TimeQuest Timing Analyzer report for FPGA_EP2C
Wed Aug 12 09:33:44 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'NOE'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'NWE'
 15. Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 16. Slow 1200mV 85C Model Hold: 'NOE'
 17. Slow 1200mV 85C Model Hold: 'NWE'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 20. Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 21. Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. MTBF Summary
 34. Synchronizer Summary
 35. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 61. Slow 1200mV 0C Model Fmax Summary
 62. Slow 1200mV 0C Model Setup Summary
 63. Slow 1200mV 0C Model Hold Summary
 64. Slow 1200mV 0C Model Recovery Summary
 65. Slow 1200mV 0C Model Removal Summary
 66. Slow 1200mV 0C Model Minimum Pulse Width Summary
 67. Slow 1200mV 0C Model Setup: 'NOE'
 68. Slow 1200mV 0C Model Setup: 'clk'
 69. Slow 1200mV 0C Model Setup: 'NWE'
 70. Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 71. Slow 1200mV 0C Model Hold: 'NOE'
 72. Slow 1200mV 0C Model Hold: 'NWE'
 73. Slow 1200mV 0C Model Hold: 'clk'
 74. Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 75. Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 76. Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. MTBF Summary
 89. Synchronizer Summary
 90. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
116. Fast 1200mV 0C Model Setup Summary
117. Fast 1200mV 0C Model Hold Summary
118. Fast 1200mV 0C Model Recovery Summary
119. Fast 1200mV 0C Model Removal Summary
120. Fast 1200mV 0C Model Minimum Pulse Width Summary
121. Fast 1200mV 0C Model Setup: 'NOE'
122. Fast 1200mV 0C Model Setup: 'clk'
123. Fast 1200mV 0C Model Setup: 'NWE'
124. Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
125. Fast 1200mV 0C Model Hold: 'NOE'
126. Fast 1200mV 0C Model Hold: 'NWE'
127. Fast 1200mV 0C Model Hold: 'clk'
128. Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
129. Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
130. Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. MTBF Summary
143. Synchronizer Summary
144. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
170. Multicorner Timing Analysis Summary
171. Setup Times
172. Hold Times
173. Clock to Output Times
174. Minimum Clock to Output Times
175. Progagation Delay
176. Minimum Progagation Delay
177. Board Trace Model Assignments
178. Input Transition Times
179. Signal Integrity Metrics (Slow 1200mv 0c Model)
180. Signal Integrity Metrics (Slow 1200mv 85c Model)
181. Signal Integrity Metrics (Fast 1200mv 0c Model)
182. Setup Transfers
183. Hold Transfers
184. Recovery Transfers
185. Removal Transfers
186. Report TCCS
187. Report RSKM
188. Unconstrained Paths
189. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                    ;
; NADV                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NADV }                   ;
; NOE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NOE }                    ;
; NWE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NWE }                    ;
; SAVE_ADDR:inst|ADDR[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SAVE_ADDR:inst|ADDR[0] } ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 170.13 MHz ; 170.13 MHz      ; NOE        ;      ;
; 190.66 MHz ; 190.66 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -4.878 ; -197.196      ;
; clk                    ; -4.245 ; -288.696      ;
; NWE                    ; -3.624 ; -121.869      ;
; SAVE_ADDR:inst|ADDR[0] ; -1.743 ; -12.885       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.136 ; -36.107       ;
; NWE                    ; 0.106  ; 0.000         ;
; clk                    ; 0.390  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 1.019  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.824 ; -5.751        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.239 ; -1.383        ;
+------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------------+--------+-----------------+
; Clock                  ; Slack  ; End Point TNS   ;
+------------------------+--------+-----------------+
; clk                    ; -3.201 ; -232.304        ;
; NOE                    ; -3.201 ; -126.171        ;
; NWE                    ; -3.201 ; -60.187         ;
; NADV                   ; -3.000 ; -31.253         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.247  ; 0.000           ;
+------------------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.878 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.678      ;
; -4.844 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.641      ;
; -4.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.152     ; 5.708      ;
; -4.830 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.106     ; 5.745      ;
; -4.809 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.650      ;
; -4.749 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.053     ; 5.717      ;
; -4.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.531      ;
; -4.712 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.071     ; 5.662      ;
; -4.701 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.071     ; 5.651      ;
; -4.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.608      ;
; -4.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.494      ;
; -4.694 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.040     ; 5.675      ;
; -4.690 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.595      ;
; -4.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.584      ;
; -4.677 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.477      ;
; -4.662 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.503      ;
; -4.650 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.450      ;
; -4.650 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.450      ;
; -4.646 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.169     ; 5.498      ;
; -4.643 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.440      ;
; -4.618 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.178     ; 5.461      ;
; -4.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.413      ;
; -4.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.413      ;
; -4.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.449      ;
; -4.604 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.401      ;
; -4.599 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.152     ; 5.468      ;
; -4.588 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.388      ;
; -4.581 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.422      ;
; -4.581 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.422      ;
; -4.577 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.128     ; 5.470      ;
; -4.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.363      ;
; -4.554 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.351      ;
; -4.552 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.461      ;
; -4.543 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.448      ;
; -4.541 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.341      ;
; -4.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.437      ;
; -4.529 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.326      ;
; -4.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.360      ;
; -4.505 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.305      ;
; -4.498 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.407      ;
; -4.494 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.335      ;
; -4.493 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.106     ; 5.408      ;
; -4.491 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.097     ; 5.415      ;
; -4.489 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.394      ;
; -4.480 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.097     ; 5.404      ;
; -4.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.383      ;
; -4.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.066     ; 5.428      ;
; -4.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.380      ;
; -4.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.380      ;
; -4.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.311      ;
; -4.462 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.367      ;
; -4.462 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.367      ;
; -4.457 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.106     ; 5.372      ;
; -4.457 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.254      ;
; -4.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.356      ;
; -4.451 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.356      ;
; -4.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.340      ;
; -4.426 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.040     ; 5.407      ;
; -4.425 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.222      ;
; -4.420 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.152     ; 5.289      ;
; -4.410 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.053     ; 5.378      ;
; -4.409 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.318      ;
; -4.403 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.200      ;
; -4.400 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.305      ;
; -4.394 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.194      ;
; -4.389 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.294      ;
; -4.384 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.293      ;
; -4.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.182      ;
; -4.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.178     ; 5.221      ;
; -4.376 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.173      ;
; -4.376 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.173      ;
; -4.375 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.280      ;
; -4.369 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.210      ;
; -4.364 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.269      ;
; -4.358 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.158      ;
; -4.348 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.145      ;
; -4.340 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.140      ;
; -4.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.071     ; 5.278      ;
; -4.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.164      ;
; -4.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.020     ; 5.315      ;
; -4.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.111      ;
; -4.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.113      ;
; -4.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.113      ;
; -4.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.154      ;
; -4.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.053     ; 5.277      ;
; -4.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.169     ; 5.161      ;
; -4.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.116     ; 5.211      ;
; -4.304 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.104      ;
; -4.289 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.086      ;
; -4.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.193      ;
; -4.282 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.055     ; 5.248      ;
; -4.278 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.075      ;
; -4.277 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.077      ;
; -4.277 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.077      ;
; -4.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.224     ; 5.071      ;
; -4.273 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.169     ; 5.125      ;
; -4.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.152     ; 5.138      ;
; -4.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.180     ; 5.110      ;
; -4.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.221     ; 5.051      ;
; -4.250 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; -0.192     ; 5.126      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.245 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 5.164      ;
; -4.217 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 5.136      ;
; -4.073 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.983      ;
; -4.073 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.983      ;
; -4.045 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.955      ;
; -4.045 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.955      ;
; -3.956 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.874      ;
; -3.955 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.873      ;
; -3.948 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.082     ; 4.867      ;
; -3.948 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.867      ;
; -3.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.851      ;
; -3.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.851      ;
; -3.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.851      ;
; -3.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.851      ;
; -3.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.851      ;
; -3.928 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.846      ;
; -3.927 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.845      ;
; -3.920 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.082     ; 4.839      ;
; -3.920 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.839      ;
; -3.909 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.828      ;
; -3.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.823      ;
; -3.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.823      ;
; -3.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.823      ;
; -3.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.823      ;
; -3.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.823      ;
; -3.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 5.256      ;
; -3.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.310      ; 5.256      ;
; -3.897 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.317      ; 5.262      ;
; -3.891 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.309      ; 5.248      ;
; -3.891 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.309      ; 5.248      ;
; -3.890 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.316      ; 5.254      ;
; -3.880 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.799      ;
; -3.875 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.794      ;
; -3.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 5.228      ;
; -3.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.310      ; 5.228      ;
; -3.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.317      ; 5.234      ;
; -3.863 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.309      ; 5.220      ;
; -3.863 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.309      ; 5.220      ;
; -3.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.316      ; 5.226      ;
; -3.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.315      ; 5.214      ;
; -3.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.315      ; 5.214      ;
; -3.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 5.209      ;
; -3.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.310      ; 5.209      ;
; -3.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.322      ; 5.220      ;
; -3.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.317      ; 5.215      ;
; -3.844 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.073     ; 4.772      ;
; -3.843 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.073     ; 4.771      ;
; -3.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.752      ;
; -3.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.315      ; 5.186      ;
; -3.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.315      ; 5.186      ;
; -3.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 5.181      ;
; -3.823 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.310      ; 5.181      ;
; -3.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.322      ; 5.192      ;
; -3.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.317      ; 5.187      ;
; -3.805 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.724      ;
; -3.797 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.073     ; 4.725      ;
; -3.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.073     ; 4.724      ;
; -3.779 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.698      ;
; -3.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.083     ; 4.656      ;
; -3.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.647      ;
; -3.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.647      ;
; -3.710 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.083     ; 4.628      ;
; -3.708 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.618      ;
; -3.708 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.618      ;
; -3.703 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.613      ;
; -3.703 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.613      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.616      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.671 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.588      ;
; -3.650 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.072     ; 4.579      ;
; -3.620 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.538      ;
; -3.619 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.537      ;
; -3.612 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.082     ; 4.531      ;
; -3.612 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.531      ;
; -3.607 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.517      ;
; -3.607 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 4.517      ;
; -3.603 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.072     ; 4.532      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.082     ; 4.515      ;
; -3.591 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.509      ;
; -3.590 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.508      ;
; -3.586 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.504      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NWE'                                                                                               ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.624 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.903      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.621 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.901      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.614 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.894      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.613 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.891      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.610 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.889      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.603 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.882      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.559 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.838      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.552 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.832      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.549 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.830      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.713     ; 3.826      ;
; -3.543 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.823      ;
; -3.543 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.823      ;
; -3.543 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.711     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.542 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.823      ;
; -3.540 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.821      ;
; -3.540 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.821      ;
; -3.540 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.710     ; 3.821      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
; -3.536 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.815      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.743 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.343      ; 1.434      ;
; -1.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.321      ; 1.526      ;
; -1.717 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.320      ; 1.523      ;
; -1.672 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.341      ; 1.361      ;
; -1.661 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.357      ; 1.366      ;
; -1.654 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.357      ; 1.359      ;
; -1.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.305      ; 1.356      ;
; -1.355 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.306      ; 1.348      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                      ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.136 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 2.950      ;
; -1.133 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.832      ; 3.201      ;
; -1.133 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.832      ; 3.201      ;
; -1.071 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.806      ; 3.237      ;
; -1.071 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.806      ; 3.237      ;
; -1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.637      ; 3.079      ;
; -1.038 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.783      ; 3.247      ;
; -1.038 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.783      ; 3.247      ;
; -0.937 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.149      ;
; -0.932 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.637      ; 3.208      ;
; -0.926 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.644      ; 3.220      ;
; -0.926 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.644      ; 3.220      ;
; -0.918 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.168      ;
; -0.893 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.832      ; 2.941      ;
; -0.893 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.832      ; 2.941      ;
; -0.875 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.634      ; 3.262      ;
; -0.875 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.634      ; 3.262      ;
; -0.875 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.634      ; 3.262      ;
; -0.855 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.806      ; 2.953      ;
; -0.855 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.806      ; 2.953      ;
; -0.852 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.234      ;
; -0.842 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.637      ; 3.298      ;
; -0.842 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.788      ; 3.491      ;
; -0.838 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.837      ; 3.544      ;
; -0.835 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.251      ;
; -0.835 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.251      ;
; -0.831 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.811      ; 3.525      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 2.767      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.706      ; 3.404      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.706      ; 3.404      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.706      ; 3.404      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.706      ; 3.404      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.706      ; 3.404      ;
; -0.800 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.783      ; 2.985      ;
; -0.800 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.783      ; 2.985      ;
; -0.787 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.299      ;
; -0.729 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.665      ; 3.439      ;
; -0.711 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.583      ; 3.375      ;
; -0.698 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.649      ; 3.496      ;
; -0.688 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.637      ; 2.952      ;
; -0.686 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.637      ; 2.954      ;
; -0.684 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.644      ; 2.962      ;
; -0.684 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.644      ; 2.962      ;
; -0.670 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.837      ; 3.212      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.715      ; 3.551      ;
; -0.645 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.811      ; 3.211      ;
; -0.644 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.788      ; 3.189      ;
; -0.614 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.634      ; 3.023      ;
; -0.614 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.634      ; 3.023      ;
; -0.614 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.634      ; 3.023      ;
; -0.607 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 2.979      ;
; -0.607 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 2.979      ;
; -0.576 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.637      ; 3.064      ;
; -0.575 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 3.011      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 3.058      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 3.058      ;
; -0.509 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.706      ; 3.200      ;
; -0.509 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.706      ; 3.200      ;
; -0.509 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.706      ; 3.200      ;
; -0.509 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.706      ; 3.200      ;
; -0.509 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.706      ; 3.200      ;
; -0.500 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.649      ; 3.194      ;
; -0.479 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 3.107      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.440 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.715      ; 3.278      ;
; -0.430 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.665      ; 3.238      ;
; -0.315 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.583      ; 3.271      ;
; 0.414  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NOE                    ; NOE         ; 0.000        ; 0.178      ; 0.804      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NWE'                                                                                                                                                                                                  ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.106 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.009      ; 3.660      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.200 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.322      ;
; 0.212 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.335      ;
; 0.212 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.335      ;
; 0.212 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.335      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.234 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.357      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.293 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.414      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.295 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.417      ;
; 0.400 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.009      ; 3.454      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.379      ;
; 0.769 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.392      ;
; 0.769 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.392      ;
; 0.769 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.392      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.402      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.837 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.458      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.848 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.470      ;
; 0.997 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.097     ; 1.184      ;
; 1.231 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.416      ;
; 1.237 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.422      ;
; 1.249 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.434      ;
; 1.286 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.471      ;
; 1.496 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.681      ;
; 1.496 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 1.681      ;
; 1.846 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.031      ;
; 1.848 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.097     ; 2.035      ;
; 1.986 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.092     ; 2.178      ;
; 1.986 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.092     ; 2.178      ;
; 1.989 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.174      ;
; 1.989 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.174      ;
; 2.058 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.243      ;
; 2.091 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.276      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.474 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.489     ; 2.227      ;
; 2.486 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.240      ;
; 2.486 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.240      ;
; 2.486 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.240      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.508 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.488     ; 2.262      ;
; 2.548 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.092     ; 2.740      ;
; 2.551 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 2.736      ;
; 2.567 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.490     ; 2.319      ;
; 2.567 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.490     ; 2.319      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.116      ;
; 0.398 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.124      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.472      ; 1.196      ;
; 0.482 ; ADC_FIFO:inst4|aclk_p[0]                                                                                                       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.101      ; 0.795      ;
; 0.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.260      ;
; 0.533 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.542 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.835      ;
; 0.590 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.318      ;
; 0.626 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.648 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.481      ; 1.383      ;
; 0.666 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.959      ;
; 0.687 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.979      ;
; 0.693 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.985      ;
; 0.706 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.471      ; 1.431      ;
; 0.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.015      ;
; 0.724 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.018      ;
; 0.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.025      ;
; 0.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.026      ;
; 0.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.476      ; 1.464      ;
; 0.735 ; phase_acc:inst3|acc[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; phase_acc:inst3|acc[6]                                                                                                         ; phase_acc:inst3|acc[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; phase_acc:inst3|acc[16]                                                                                                        ; phase_acc:inst3|acc[16]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; phase_acc:inst3|acc[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[4]                                                                                                         ; phase_acc:inst3|acc[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[14]                                                                                                        ; phase_acc:inst3|acc[14]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[15]                                                                                                        ; phase_acc:inst3|acc[15]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[18]                                                                                                        ; phase_acc:inst3|acc[18]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[22]                                                                                                        ; phase_acc:inst3|acc[22]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; phase_acc:inst3|acc[1]                                                                                                         ; phase_acc:inst3|acc[1]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[5]                                                                                                         ; phase_acc:inst3|acc[5]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[8]                                                                                                         ; phase_acc:inst3|acc[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[11]                                                                                                        ; phase_acc:inst3|acc[11]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[13]                                                                                                        ; phase_acc:inst3|acc[13]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[19]                                                                                                        ; phase_acc:inst3|acc[19]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[20]                                                                                                        ; phase_acc:inst3|acc[20]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; phase_acc:inst3|acc[9]                                                                                                         ; phase_acc:inst3|acc[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; phase_acc:inst3|acc[17]                                                                                                        ; phase_acc:inst3|acc[17]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; phase_acc:inst3|acc[21]                                                                                                        ; phase_acc:inst3|acc[21]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; phase_acc:inst3|acc[7]                                                                                                         ; phase_acc:inst3|acc[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; phase_acc:inst3|acc[23]                                                                                                        ; phase_acc:inst3|acc[23]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.471      ; 1.467      ;
; 0.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.751 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.043      ;
; 0.755 ; phase_acc:inst3|acc[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.049      ;
; 0.762 ; phase_acc:inst3|acc[30]                                                                                                        ; phase_acc:inst3|acc[30]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; phase_acc:inst3|acc[24]                                                                                                        ; phase_acc:inst3|acc[24]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; phase_acc:inst3|acc[26]                                                                                                        ; phase_acc:inst3|acc[26]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; phase_acc:inst3|acc[28]                                                                                                        ; phase_acc:inst3|acc[28]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; phase_acc:inst3|acc[29]                                                                                                        ; phase_acc:inst3|acc[29]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; phase_acc:inst3|acc[31]                                                                                                        ; phase_acc:inst3|acc[31]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; phase_acc:inst3|acc[25]                                                                                                        ; phase_acc:inst3|acc[25]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.780 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.470      ; 1.508      ;
; 0.789 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.082      ;
; 0.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.088      ;
; 0.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.089      ;
; 0.800 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.476      ; 1.530      ;
; 0.801 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.534      ;
; 0.801 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.094      ;
; 0.812 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.473      ; 1.539      ;
; 0.813 ; ADC_FIFO:inst4|current_state.START                                                                                             ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                         ; clk          ; clk         ; 0.000        ; 0.101      ; 1.126      ;
; 0.813 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.106      ;
; 0.815 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.471      ; 1.540      ;
; 0.829 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.562      ;
; 0.854 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.485      ; 1.593      ;
; 0.857 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.470      ; 1.581      ;
; 0.863 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.155      ;
; 0.872 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.166      ;
; 0.874 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.478      ; 1.606      ;
; 0.874 ; ADC_FIFO:inst4|aclk_p[2]                                                                                                       ; ADC_FIFO:inst4|rd_enable                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.167      ;
; 0.878 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.471      ; 1.603      ;
; 0.888 ; BUFF:inst5|DATA_OUT[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.220      ;
; 0.889 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.473      ; 1.616      ;
; 0.895 ; ADC_FIFO:inst4|wr_enable                                                                                                       ; ADC_FIFO:inst4|current_state.START                                                                                             ; clk          ; clk         ; 0.000        ; 0.580      ; 1.687      ;
; 0.896 ; BUFF:inst5|DATA_OUT[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.081      ; 1.229      ;
; 0.898 ; BUFF:inst5|DATA_OUT[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.230      ;
; 0.899 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.627      ;
; 0.902 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.478      ; 1.634      ;
; 0.919 ; BUFF:inst5|DATA_OUT[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.081      ; 1.252      ;
; 0.923 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.473      ; 1.650      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 1.019 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.688      ; 1.237      ;
; 1.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.688      ; 1.244      ;
; 1.031 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.638      ; 1.199      ;
; 1.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.673      ; 1.240      ;
; 1.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.638      ; 1.205      ;
; 1.090 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.674      ; 1.294      ;
; 1.250 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.637      ; 1.417      ;
; 1.253 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.638      ; 1.421      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.824 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.964      ; 4.274      ;
; -0.822 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.965      ; 4.274      ;
; -0.805 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.147      ; 4.300      ;
; -0.803 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.149      ; 4.300      ;
; -0.742 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.140      ; 4.230      ;
; -0.742 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.140      ; 4.230      ;
; -0.508 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.137      ; 4.331      ;
; -0.505 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.138      ; 4.330      ;
; -0.420 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.147      ; 4.415      ;
; -0.419 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.149      ; 4.416      ;
; -0.384 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.964      ; 4.334      ;
; -0.382 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.965      ; 4.334      ;
; -0.377 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.140      ; 4.365      ;
; -0.376 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.140      ; 4.364      ;
; -0.104 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.137      ; 4.427      ;
; -0.102 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.138      ; 4.427      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.239 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.337      ; 4.128      ;
; -0.239 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.337      ; 4.128      ;
; -0.198 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.345      ; 4.177      ;
; -0.197 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.344      ; 4.177      ;
; -0.158 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.334      ; 4.206      ;
; -0.157 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.334      ; 4.207      ;
; -0.098 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.154      ; 4.086      ;
; -0.097 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.153      ; 4.086      ;
; 0.129  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.337      ; 3.996      ;
; 0.129  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.337      ; 3.996      ;
; 0.188  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.345      ; 4.063      ;
; 0.189  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.344      ; 4.063      ;
; 0.246  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.334      ; 4.110      ;
; 0.247  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.334      ; 4.111      ;
; 0.359  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.154      ; 4.043      ;
; 0.360  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.153      ; 4.043      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[0]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[2]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.123  ; 0.358        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.124  ; 0.359        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.124  ; 0.359        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.125  ; 0.360        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.127  ; 0.362        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.169  ; 0.404        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.169  ; 0.404        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.186  ; 0.374        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; 0.186  ; 0.374        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; 0.200  ; 0.388        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; 0.200  ; 0.388        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; 0.200  ; 0.388        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; 0.200  ; 0.388        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; 0.200  ; 0.388        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.101  ; 0.336        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.101  ; 0.336        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.103  ; 0.338        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.376  ; 0.564        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.376  ; 0.564        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.376  ; 0.564        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.376  ; 0.564        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.404  ; 0.592        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                      ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.247 ; 0.247        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.248 ; 0.248        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.700 ; 0.700        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.700 ; 0.700        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.700 ; 0.700        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.708 ; 0.708        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.709 ; 0.709        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.710 ; 0.710        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.710 ; 0.710        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.710 ; 0.710        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.712 ; 0.712        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.712 ; 0.712        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.746 ; 0.746        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.747 ; 0.747        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.691 ; 1.977 ; Rise       ; NADV            ;
; A17             ; NADV       ; 1.808 ; 2.081 ; Rise       ; NADV            ;
; A18             ; NADV       ; 2.105 ; 2.356 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.405 ; 2.689 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 2.092 ; 2.420 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.927 ; 2.252 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 1.861 ; 2.184 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.496 ; 1.774 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 1.699 ; 1.969 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.445 ; 1.720 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 1.520 ; 1.789 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 1.540 ; 1.814 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.868 ; 2.122 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 2.086 ; 2.346 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 2.178 ; 2.427 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 2.063 ; 2.372 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 2.405 ; 2.689 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 2.167 ; 2.488 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.947 ; 2.276 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 2.130 ; 2.467 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.891 ; 3.104 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.447 ; 2.759 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.680 ; 3.020 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.503 ; 2.816 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.364 ; 2.642 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 2.236 ; 2.519 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.313 ; 2.541 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 2.572 ; 2.802 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 2.384 ; 2.611 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 2.450 ; 2.704 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 2.891 ; 3.072 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.499 ; 2.732 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.661 ; 2.976 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.730 ; 3.032 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.682 ; 3.010 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.762 ; 3.104 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.558 ; 2.865 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; 2.761 ; 3.132 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; 2.498 ; 2.873 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.474 ; 2.873 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.402 ; 2.761 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.306 ; 2.667 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.242 ; 2.579 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 2.112 ; 2.439 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 2.145 ; 2.480 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.498 ; 2.840 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.467 ; 2.807 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -1.207 ; -1.480 ; Rise       ; NADV            ;
; A17             ; NADV       ; -1.319 ; -1.580 ; Rise       ; NADV            ;
; A18             ; NADV       ; -1.604 ; -1.844 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.949 ; -1.205 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -1.587 ; -1.904 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -1.412 ; -1.715 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -1.348 ; -1.650 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.999 ; -1.256 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -1.209 ; -1.472 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.949 ; -1.205 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -1.021 ; -1.270 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -1.039 ; -1.293 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -1.354 ; -1.589 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -1.581 ; -1.832 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -1.669 ; -1.911 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -1.559 ; -1.859 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -1.887 ; -2.162 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -1.659 ; -1.970 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -1.431 ; -1.738 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -1.623 ; -1.950 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.760 ; -1.081 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -1.437 ; -1.734 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -1.470 ; -1.800 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -1.500 ; -1.838 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -1.275 ; -1.517 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -1.480 ; -1.826 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -1.274 ; -1.504 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.804 ; -1.125 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.760 ; -1.081 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -1.904 ; -2.166 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -2.389 ; -2.554 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -1.994 ; -2.226 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -2.185 ; -2.489 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -2.223 ; -2.494 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -2.204 ; -2.521 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -2.248 ; -2.588 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -2.040 ; -2.328 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; -2.244 ; -2.603 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; -1.652 ; -1.966 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -1.995 ; -2.382 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -1.927 ; -2.275 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -1.834 ; -2.185 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -1.778 ; -2.101 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -1.652 ; -1.966 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -1.683 ; -2.005 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -2.023 ; -2.351 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -1.994 ; -2.319 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 11.211 ; 10.795 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 6.184  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 11.089 ; 10.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 9.417  ; 9.028  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 9.209  ; 8.913  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.062  ; 8.694  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.205  ; 8.948  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 9.283  ; 9.018  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 11.089 ; 10.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 8.192  ; 7.996  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.168  ; 7.969  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.766  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.613  ; 5.627  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 8.193  ; 7.931  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.598  ; 5.707  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 8.413  ; 8.064  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 8.413  ; 8.064  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 8.103  ; 7.823  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.923  ; 7.696  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 8.144  ; 7.866  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 8.109  ; 7.844  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 8.169  ; 7.926  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.882  ; 7.679  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 8.032  ; 7.735  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.460  ; 7.628  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.613  ; 5.627  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.598  ; 5.707  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 9.673  ; 9.207  ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.936  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 7.836  ; 7.641  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 9.035  ; 8.657  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.836  ; 8.547  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.695  ; 8.337  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.832  ; 8.581  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.908  ; 8.648  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 10.730 ; 10.144 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.860  ; 7.667  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.836  ; 7.641  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.528  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.438  ; 5.450  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.902  ; 7.646  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.416  ; 5.522  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 7.616  ; 7.417  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 8.132  ; 7.792  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.834  ; 7.561  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.662  ; 7.439  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 7.874  ; 7.602  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 7.834  ; 7.575  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.892  ; 7.654  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.616  ; 7.417  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.760  ; 7.472  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.194  ; 7.360  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.438  ; 5.450  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.416  ; 5.522  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.604 ;    ;    ; 8.776 ;
; J7_DIN     ; ADS930_DIN  ; 8.070 ;    ;    ; 8.261 ;
; J7_DIN     ; J1_DIN      ; 8.316 ;    ;    ; 8.510 ;
; J7_SCLK    ; ADS930_SCLK ; 8.683 ;    ;    ; 8.820 ;
; J7_SCLK    ; J1_SCLk     ; 8.343 ;    ;    ; 8.552 ;
; J7_SYNC    ; J1_SYNC     ; 8.606 ;    ;    ; 8.776 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.299 ;    ;    ; 8.462 ;
; J7_DIN     ; ADS930_DIN  ; 7.791 ;    ;    ; 7.969 ;
; J7_DIN     ; J1_DIN      ; 8.026 ;    ;    ; 8.207 ;
; J7_SCLK    ; ADS930_SCLK ; 8.380 ;    ;    ; 8.506 ;
; J7_SCLK    ; J1_SCLk     ; 8.052 ;    ;    ; 8.248 ;
; J7_SYNC    ; J1_SYNC     ; 8.305 ;    ;    ; 8.462 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.372         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -1.563       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -4.809       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.996         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -1.526       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -4.470       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.971         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -1.602       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -4.369       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.778         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -1.079       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -4.699       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.659         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -1.228       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -4.431       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.603         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -1.289       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -4.314       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.579         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -1.782       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -3.797       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -1.307       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -4.247       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.404         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -1.672       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -3.732       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.379         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -1.314       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -4.065       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.288         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.255       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -4.033       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.220         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.601       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -3.619       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.218         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -1.109       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -4.109       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.920         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -1.565       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -3.355       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.715         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; -1.217       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -3.498       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.675         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.798       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -3.877       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.433         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -1.406       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -3.027       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.375         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.158       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -4.217       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.347         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -1.203       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -3.144       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.282         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -1.208       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -3.074       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.150         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.371       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -3.779       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.040         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.160       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -3.880       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.810         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.368       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.442       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.788         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; -0.646       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -3.142       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.730         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.655       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -3.075       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.531         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; -0.645       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -2.886       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 181.03 MHz ; 181.03 MHz      ; NOE        ;      ;
; 202.22 MHz ; 202.22 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -4.524 ; -183.330      ;
; clk                    ; -3.945 ; -257.744      ;
; NWE                    ; -3.469 ; -116.352      ;
; SAVE_ADDR:inst|ADDR[0] ; -1.729 ; -12.803       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.019 ; -31.514       ;
; NWE                    ; 0.242  ; 0.000         ;
; clk                    ; 0.374  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 1.066  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.920 ; -6.591        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.192 ; -1.029        ;
+------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk                    ; -3.201 ; -232.304       ;
; NOE                    ; -3.201 ; -126.171       ;
; NWE                    ; -3.201 ; -60.187        ;
; NADV                   ; -3.000 ; -31.253        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.079  ; 0.000          ;
+------------------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.155     ; 5.391      ;
; -4.520 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.338      ;
; -4.511 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.316      ;
; -4.493 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.102     ; 5.413      ;
; -4.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.314      ;
; -4.414 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.047     ; 5.389      ;
; -4.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.220      ;
; -4.398 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.077     ; 5.343      ;
; -4.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 5.375      ;
; -4.393 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.198      ;
; -4.387 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.077     ; 5.332      ;
; -4.383 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.300      ;
; -4.358 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.268      ;
; -4.348 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.166      ;
; -4.347 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.257      ;
; -4.339 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.144      ;
; -4.335 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.196      ;
; -4.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.155     ; 5.199      ;
; -4.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.154     ; 5.192      ;
; -4.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.139      ;
; -4.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.139      ;
; -4.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.172     ; 5.170      ;
; -4.319 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.124      ;
; -4.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.117      ;
; -4.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.117      ;
; -4.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.142      ;
; -4.265 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.182      ;
; -4.258 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.076      ;
; -4.257 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.111     ; 5.168      ;
; -4.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.115      ;
; -4.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.115      ;
; -4.249 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.054      ;
; -4.240 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.058      ;
; -4.240 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.150      ;
; -4.231 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.036      ;
; -4.229 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.139      ;
; -4.211 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.128      ;
; -4.207 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.025      ;
; -4.201 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 5.006      ;
; -4.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.094     ; 5.122      ;
; -4.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.060     ; 5.154      ;
; -4.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 5.010      ;
; -4.191 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.052      ;
; -4.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.096      ;
; -4.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.101      ;
; -4.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.101      ;
; -4.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.094     ; 5.111      ;
; -4.180 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.102     ; 5.100      ;
; -4.175 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.085      ;
; -4.173 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.034      ;
; -4.165 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.102     ; 5.085      ;
; -4.159 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 5.138      ;
; -4.159 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.069      ;
; -4.159 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.069      ;
; -4.148 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.058      ;
; -4.148 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.058      ;
; -4.147 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.952      ;
; -4.146 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.063      ;
; -4.140 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.155     ; 5.007      ;
; -4.139 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 5.000      ;
; -4.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.172     ; 4.978      ;
; -4.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.932      ;
; -4.121 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.038      ;
; -4.120 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.925      ;
; -4.120 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.925      ;
; -4.103 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.105     ; 5.020      ;
; -4.100 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.047     ; 5.075      ;
; -4.096 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 5.006      ;
; -4.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.907      ;
; -4.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 4.995      ;
; -4.078 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 4.988      ;
; -4.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.892      ;
; -4.072 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.077     ; 5.017      ;
; -4.067 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.112     ; 4.977      ;
; -4.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.884      ;
; -4.060 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 4.921      ;
; -4.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.862      ;
; -4.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.862      ;
; -4.039 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.844      ;
; -4.038 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.024     ; 5.036      ;
; -4.035 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.853      ;
; -4.032 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.112     ; 4.942      ;
; -4.028 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 4.945      ;
; -4.021 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.047     ; 4.996      ;
; -4.021 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 4.882      ;
; -4.020 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.838      ;
; -4.011 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.154     ; 4.879      ;
; -4.010 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.155     ; 4.877      ;
; -4.009 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.814      ;
; -4.008 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.826      ;
; -4.008 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.826      ;
; -3.999 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.161     ; 4.860      ;
; -3.997 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.217     ; 4.802      ;
; -3.996 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.154     ; 4.864      ;
; -3.993 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.811      ;
; -3.993 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.811      ;
; -3.988 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.049     ; 4.961      ;
; -3.985 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; -0.206     ; 4.838      ;
; -3.975 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.204     ; 4.793      ;
; -3.974 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.105     ; 4.891      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.945 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.871      ;
; -3.921 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.847      ;
; -3.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.658      ;
; -3.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.658      ;
; -3.717 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.634      ;
; -3.717 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.634      ;
; -3.635 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.561      ;
; -3.634 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.559      ;
; -3.634 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.076     ; 4.560      ;
; -3.634 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.560      ;
; -3.633 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.558      ;
; -3.620 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.546      ;
; -3.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.545      ;
; -3.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.545      ;
; -3.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.545      ;
; -3.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.545      ;
; -3.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.545      ;
; -3.610 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.535      ;
; -3.610 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.076     ; 4.536      ;
; -3.610 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.536      ;
; -3.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.535      ;
; -3.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.534      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.521      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.521      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.521      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.521      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.521      ;
; -3.564 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.065     ; 4.501      ;
; -3.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.065     ; 4.500      ;
; -3.552 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.275      ; 4.866      ;
; -3.551 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.270      ; 4.860      ;
; -3.551 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.270      ; 4.860      ;
; -3.550 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.277      ; 4.866      ;
; -3.549 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.272      ; 4.860      ;
; -3.549 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.272      ; 4.860      ;
; -3.530 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.456      ;
; -3.528 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.275      ; 4.842      ;
; -3.527 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.270      ; 4.836      ;
; -3.527 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.270      ; 4.836      ;
; -3.526 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.277      ; 4.842      ;
; -3.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.272      ; 4.836      ;
; -3.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.272      ; 4.836      ;
; -3.523 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.065     ; 4.460      ;
; -3.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.065     ; 4.459      ;
; -3.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.076     ; 4.438      ;
; -3.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.279      ; 4.830      ;
; -3.511 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.274      ; 4.824      ;
; -3.511 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.274      ; 4.824      ;
; -3.510 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.276      ; 4.825      ;
; -3.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.271      ; 4.819      ;
; -3.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.271      ; 4.819      ;
; -3.488 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.076     ; 4.414      ;
; -3.488 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.279      ; 4.806      ;
; -3.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.274      ; 4.800      ;
; -3.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.274      ; 4.800      ;
; -3.486 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.276      ; 4.801      ;
; -3.485 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.271      ; 4.795      ;
; -3.485 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.271      ; 4.795      ;
; -3.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.348      ;
; -3.431 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.348      ;
; -3.425 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.077     ; 4.350      ;
; -3.416 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.333      ;
; -3.416 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.333      ;
; -3.414 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.064     ; 4.352      ;
; -3.405 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.322      ;
; -3.405 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.322      ;
; -3.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.077     ; 4.326      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.310      ;
; -3.373 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.064     ; 4.311      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.362 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.078     ; 4.286      ;
; -3.326 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.243      ;
; -3.326 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 4.243      ;
; -3.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.249      ;
; -3.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.076     ; 4.250      ;
; -3.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.250      ;
; -3.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.248      ;
; -3.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.234      ;
; -3.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.076     ; 4.235      ;
; -3.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.235      ;
; -3.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.076     ; 4.234      ;
; -3.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.077     ; 4.233      ;
; -3.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.235      ;
; -3.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.235      ;
; -3.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.073     ; 4.235      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.469 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.682      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.465 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.779     ; 3.678      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.655      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.442 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.663      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.782     ; 3.651      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.418 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.636      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.395 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.616      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.391 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.605      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.387 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.601      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.381 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.771     ; 3.602      ;
; -3.374 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.588      ;
; -3.374 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.588      ;
; -3.374 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.588      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.371 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.774     ; 3.589      ;
; -3.370 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.584      ;
; -3.370 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.584      ;
; -3.370 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.778     ; 3.584      ;
; -3.364 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.770     ; 3.586      ;
; -3.364 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.770     ; 3.586      ;
; -3.364 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.770     ; 3.586      ;
; -3.364 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.770     ; 3.586      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.729 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.201      ; 1.365      ;
; -1.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.175      ; 1.442      ;
; -1.702 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.174      ; 1.441      ;
; -1.659 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.200      ; 1.294      ;
; -1.645 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.217      ; 1.298      ;
; -1.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.217      ; 1.292      ;
; -1.367 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.164      ; 1.274      ;
; -1.360 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.165      ; 1.269      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                      ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.019 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 2.786      ;
; -1.011 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.537      ; 2.986      ;
; -1.011 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.537      ; 2.986      ;
; -0.960 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 2.898      ;
; -0.946 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.511      ; 3.025      ;
; -0.946 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.511      ; 3.025      ;
; -0.917 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.489      ; 3.032      ;
; -0.917 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.489      ; 3.032      ;
; -0.857 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.537      ; 2.640      ;
; -0.857 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.537      ; 2.640      ;
; -0.839 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.466      ;
; -0.833 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 2.972      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.368      ; 3.005      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.368      ; 3.005      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.511      ; 2.651      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.511      ; 2.651      ;
; -0.811 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 2.994      ;
; -0.806 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 3.052      ;
; -0.769 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 3.089      ;
; -0.769 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 3.089      ;
; -0.769 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 3.089      ;
; -0.768 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.489      ; 2.681      ;
; -0.768 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.489      ; 2.681      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 3.058      ;
; -0.741 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 3.064      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 3.065      ;
; -0.739 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.393      ; 3.119      ;
; -0.730 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.628      ;
; -0.715 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.643      ;
; -0.714 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.453      ; 3.204      ;
; -0.714 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.453      ; 3.204      ;
; -0.714 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.453      ; 3.204      ;
; -0.714 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.453      ; 3.204      ;
; -0.714 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.453      ; 3.204      ;
; -0.692 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.496      ; 3.304      ;
; -0.689 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 3.116      ;
; -0.684 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.518      ; 3.334      ;
; -0.680 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.544      ; 3.364      ;
; -0.671 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.544      ; 2.873      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.368      ; 2.661      ;
; -0.667 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.368      ; 2.661      ;
; -0.649 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.656      ;
; -0.649 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.656      ;
; -0.644 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.518      ; 2.874      ;
; -0.642 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.496      ; 2.854      ;
; -0.635 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.340      ; 3.170      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.726      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.726      ;
; -0.632 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.726      ;
; -0.631 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.410      ; 3.244      ;
; -0.627 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.678      ;
; -0.625 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.393      ; 2.733      ;
; -0.575 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.730      ;
; -0.575 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.730      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.570 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.471      ; 3.366      ;
; -0.566 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.375      ; 3.309      ;
; -0.539 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.766      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.453      ; 2.890      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.453      ; 2.890      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.453      ; 2.890      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.453      ; 2.890      ;
; -0.528 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.453      ; 2.890      ;
; -0.516 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.375      ; 2.859      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.491 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.471      ; 2.945      ;
; -0.484 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.410      ; 2.891      ;
; -0.382 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.340      ; 2.923      ;
; 0.372  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NOE                    ; NOE         ; 0.000        ; 0.172      ; 0.739      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                   ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.112      ;
; 0.257 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.128      ;
; 0.257 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.128      ;
; 0.257 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.128      ;
; 0.261 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.745      ; 3.506      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.267 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.138      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.322 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.405      ; 3.192      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.327 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.194      ;
; 0.380 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.745      ; 3.125      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.731 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.101      ;
; 0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.112      ;
; 0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.112      ;
; 0.741 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.112      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.128      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.809 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.176      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 0.831 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.405      ; 3.201      ;
; 1.054 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.233     ; 1.081      ;
; 1.255 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.290      ;
; 1.258 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.293      ;
; 1.264 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.299      ;
; 1.298 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.333      ;
; 1.479 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.514      ;
; 1.499 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.534      ;
; 1.803 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.838      ;
; 1.811 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.233     ; 1.838      ;
; 1.929 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.219     ; 1.970      ;
; 1.932 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.967      ;
; 1.949 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.219     ; 1.990      ;
; 1.952 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 1.987      ;
; 1.984 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 2.019      ;
; 2.013 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 2.048      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.359 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.019      ;
; 2.374 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.035      ;
; 2.374 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.035      ;
; 2.374 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.035      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.384 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.564     ; 2.045      ;
; 2.434 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.219     ; 2.475      ;
; 2.437 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.225     ; 2.472      ;
; 2.439 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.099      ;
; 2.439 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.565     ; 2.099      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.017      ;
; 0.380 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.023      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.091      ;
; 0.451 ; ADC_FIFO:inst4|aclk_p[0]                                                                                                       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.092      ; 0.738      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.147      ;
; 0.500 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.505 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.773      ;
; 0.555 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.203      ;
; 0.579 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.847      ;
; 0.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.876      ;
; 0.613 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.880      ;
; 0.616 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.884      ;
; 0.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; clk          ; clk         ; 0.000        ; 0.076      ; 0.910      ;
; 0.641 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.425      ; 1.296      ;
; 0.642 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; clk          ; clk         ; 0.000        ; 0.076      ; 0.913      ;
; 0.649 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.916      ;
; 0.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.298      ;
; 0.656 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.924      ;
; 0.662 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; clk          ; clk         ; 0.000        ; 0.076      ; 0.933      ;
; 0.664 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.931      ;
; 0.679 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.416      ; 1.325      ;
; 0.683 ; phase_acc:inst3|acc[6]                                                                                                         ; phase_acc:inst3|acc[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; phase_acc:inst3|acc[15]                                                                                                        ; phase_acc:inst3|acc[15]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; phase_acc:inst3|acc[22]                                                                                                        ; phase_acc:inst3|acc[22]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; phase_acc:inst3|acc[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[5]                                                                                                         ; phase_acc:inst3|acc[5]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[11]                                                                                                        ; phase_acc:inst3|acc[11]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[13]                                                                                                        ; phase_acc:inst3|acc[13]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[14]                                                                                                        ; phase_acc:inst3|acc[14]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[16]                                                                                                        ; phase_acc:inst3|acc[16]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.328      ;
; 0.686 ; phase_acc:inst3|acc[4]                                                                                                         ; phase_acc:inst3|acc[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[8]                                                                                                         ; phase_acc:inst3|acc[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[18]                                                                                                        ; phase_acc:inst3|acc[18]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[19]                                                                                                        ; phase_acc:inst3|acc[19]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[21]                                                                                                        ; phase_acc:inst3|acc[21]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[1]                                                                                                         ; phase_acc:inst3|acc[1]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; phase_acc:inst3|acc[20]                                                                                                        ; phase_acc:inst3|acc[20]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; phase_acc:inst3|acc[17]                                                                                                        ; phase_acc:inst3|acc[17]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; phase_acc:inst3|acc[7]                                                                                                         ; phase_acc:inst3|acc[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; phase_acc:inst3|acc[9]                                                                                                         ; phase_acc:inst3|acc[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; phase_acc:inst3|acc[23]                                                                                                        ; phase_acc:inst3|acc[23]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.706 ; phase_acc:inst3|acc[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; phase_acc:inst3|acc[29]                                                                                                        ; phase_acc:inst3|acc[29]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; phase_acc:inst3|acc[26]                                                                                                        ; phase_acc:inst3|acc[26]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; phase_acc:inst3|acc[28]                                                                                                        ; phase_acc:inst3|acc[28]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; phase_acc:inst3|acc[30]                                                                                                        ; phase_acc:inst3|acc[30]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; phase_acc:inst3|acc[24]                                                                                                        ; phase_acc:inst3|acc[24]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; phase_acc:inst3|acc[31]                                                                                                        ; phase_acc:inst3|acc[31]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; phase_acc:inst3|acc[25]                                                                                                        ; phase_acc:inst3|acc[25]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.725 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.411      ; 1.367      ;
; 0.729 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.997      ;
; 0.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.001      ;
; 0.735 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.423      ; 1.388      ;
; 0.735 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.004      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.009      ;
; 0.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.416      ; 1.388      ;
; 0.745 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.013      ;
; 0.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.014      ;
; 0.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.396      ;
; 0.758 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.401      ;
; 0.760 ; ADC_FIFO:inst4|current_state.START                                                                                             ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 1.047      ;
; 0.761 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.029      ;
; 0.762 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.423      ; 1.415      ;
; 0.775 ; ADC_FIFO:inst4|wr_enable                                                                                                       ; ADC_FIFO:inst4|current_state.START                                                                                             ; clk          ; clk         ; 0.000        ; 0.540      ; 1.510      ;
; 0.786 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.428      ; 1.444      ;
; 0.794 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.411      ; 1.435      ;
; 0.797 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.064      ;
; 0.801 ; BUFF:inst5|DATA_OUT[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.072      ; 1.108      ;
; 0.803 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.072      ;
; 0.804 ; BUFF:inst5|DATA_OUT[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.072      ; 1.111      ;
; 0.807 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.413      ; 1.450      ;
; 0.808 ; ADC_FIFO:inst4|aclk_p[2]                                                                                                       ; ADC_FIFO:inst4|rd_enable                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.076      ;
; 0.813 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.421      ; 1.464      ;
; 0.815 ; BUFF:inst5|DATA_OUT[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.073      ; 1.123      ;
; 0.816 ; BUFF:inst5|DATA_OUT[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.073      ; 1.124      ;
; 0.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                         ; clk          ; clk         ; 0.000        ; 0.078      ; 1.095      ;
; 0.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.418      ; 1.470      ;
; 0.827 ; BUFF:inst5|DATA_OUT[8]                                                                                                         ; phase_acc:inst3|acc[8]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.072      ; 1.134      ;
; 0.828 ; BUFF:inst5|DATA_OUT[4]                                                                                                         ; phase_acc:inst3|acc[4]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.072      ; 1.135      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 1.066 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.505      ; 1.101      ;
; 1.072 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.505      ; 1.107      ;
; 1.080 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.453      ; 1.063      ;
; 1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.489      ; 1.103      ;
; 1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.453      ; 1.068      ;
; 1.131 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.490      ; 1.151      ;
; 1.289 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.450      ; 1.269      ;
; 1.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.451      ; 1.272      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.920 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.542      ; 4.027      ;
; -0.919 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.543      ; 4.027      ;
; -0.903 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.711      ; 4.049      ;
; -0.902 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.712      ; 4.049      ;
; -0.837 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.706      ; 3.979      ;
; -0.837 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.706      ; 3.979      ;
; -0.638 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.701      ; 4.082      ;
; -0.635 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.702      ; 4.081      ;
; -0.328 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.711      ; 3.974      ;
; -0.327 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.712      ; 3.974      ;
; -0.296 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.542      ; 3.903      ;
; -0.295 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.543      ; 3.903      ;
; -0.284 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.706      ; 3.926      ;
; -0.284 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.706      ; 3.926      ;
; -0.043 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.701      ; 3.987      ;
; -0.040 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.702      ; 3.986      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.192 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.879      ; 3.717      ;
; -0.192 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.879      ; 3.717      ;
; -0.152 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.885      ; 3.763      ;
; -0.151 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.884      ; 3.763      ;
; -0.118 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.874      ; 3.786      ;
; -0.118 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.874      ; 3.786      ;
; -0.053 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.710      ; 3.687      ;
; -0.053 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.709      ; 3.686      ;
; 0.360  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.879      ; 3.769      ;
; 0.361  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.879      ; 3.770      ;
; 0.422  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.885      ; 3.837      ;
; 0.423  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.884      ; 3.837      ;
; 0.474  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.874      ; 3.878      ;
; 0.475  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.874      ; 3.879      ;
; 0.579  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.710      ; 3.819      ;
; 0.579  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.709      ; 3.818      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[0]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[2]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.194  ; 0.424        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.194  ; 0.424        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.194  ; 0.424        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.197  ; 0.427        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.197  ; 0.427        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.197  ; 0.427        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.201  ; 0.431        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.201  ; 0.431        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.201  ; 0.431        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; 0.241  ; 0.471        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.241  ; 0.471        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.241  ; 0.471        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.099  ; 0.329        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.099  ; 0.329        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.101  ; 0.331        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.071  ; 0.287        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.071  ; 0.287        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.071  ; 0.287        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.071  ; 0.287        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.517  ; 0.701        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.517  ; 0.701        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.517  ; 0.701        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.517  ; 0.701        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.523  ; 0.707        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.079 ; 0.079        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.079 ; 0.079        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.110 ; 0.110        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.110 ; 0.110        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.116 ; 0.116        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.116 ; 0.116        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.116 ; 0.116        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.117 ; 0.117        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.125 ; 0.125        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.125 ; 0.125        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.133 ; 0.133        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.146 ; 0.146        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.146 ; 0.146        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.842 ; 0.842        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.842 ; 0.842        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.855 ; 0.855        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.862 ; 0.862        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.862 ; 0.862        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.871 ; 0.871        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.871 ; 0.871        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.871 ; 0.871        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.871 ; 0.871        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.875 ; 0.875        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.875 ; 0.875        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.907 ; 0.907        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.907 ; 0.907        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.361 ; 1.517 ; Rise       ; NADV            ;
; A17             ; NADV       ; 1.475 ; 1.611 ; Rise       ; NADV            ;
; A18             ; NADV       ; 1.757 ; 1.855 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.051 ; 2.147 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 1.746 ; 1.911 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.592 ; 1.739 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 1.547 ; 1.673 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.170 ; 1.316 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 1.358 ; 1.512 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.126 ; 1.268 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 1.204 ; 1.317 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 1.220 ; 1.340 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.534 ; 1.620 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 1.736 ; 1.831 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 1.842 ; 1.919 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 1.724 ; 1.869 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 2.051 ; 2.147 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 1.820 ; 1.970 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.615 ; 1.770 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 1.777 ; 1.962 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.639 ; 2.659 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.187 ; 2.322 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.390 ; 2.574 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.250 ; 2.366 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.089 ; 2.236 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 1.956 ; 2.129 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.048 ; 2.134 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 2.307 ; 2.383 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 2.146 ; 2.192 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 2.194 ; 2.281 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 2.639 ; 2.600 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.245 ; 2.302 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.386 ; 2.537 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.477 ; 2.586 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.397 ; 2.570 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.477 ; 2.659 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.297 ; 2.426 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; 2.485 ; 2.661 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; 2.286 ; 2.456 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.257 ; 2.456 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.197 ; 2.357 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.107 ; 2.268 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.028 ; 2.204 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 1.909 ; 2.081 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 1.928 ; 2.118 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.286 ; 2.427 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.252 ; 2.404 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.919 ; -1.070 ; Rise       ; NADV            ;
; A17             ; NADV       ; -1.028 ; -1.159 ; Rise       ; NADV            ;
; A18             ; NADV       ; -1.299 ; -1.394 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.675 ; -0.806 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -1.287 ; -1.448 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -1.123 ; -1.259 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -1.079 ; -1.195 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.717 ; -0.852 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -0.914 ; -1.065 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.675 ; -0.806 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.750 ; -0.853 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.765 ; -0.875 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -1.066 ; -1.144 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -1.276 ; -1.372 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -1.379 ; -1.457 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -1.265 ; -1.408 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -1.579 ; -1.675 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -1.357 ; -1.506 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -1.145 ; -1.289 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -1.316 ; -1.497 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.636 ; -0.865 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -1.298 ; -1.445 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -1.325 ; -1.502 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -1.363 ; -1.539 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -1.126 ; -1.249 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -1.330 ; -1.525 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -1.132 ; -1.240 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.679 ; -0.904 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.636 ; -0.865 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -1.715 ; -1.791 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -2.185 ; -2.143 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -1.790 ; -1.854 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -1.958 ; -2.106 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -1.989 ; -2.085 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -1.967 ; -2.137 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -2.008 ; -2.202 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -1.824 ; -1.948 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; -2.018 ; -2.191 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; -1.496 ; -1.661 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -1.828 ; -2.021 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -1.770 ; -1.927 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -1.683 ; -1.840 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -1.609 ; -1.778 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -1.496 ; -1.661 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -1.514 ; -1.696 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -1.857 ; -1.992 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -1.824 ; -1.969 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+------------------+------------------------+--------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 10.489 ; 9.813 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.711  ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 9.975  ; 9.256 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.607  ; 8.079 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.399  ; 7.974 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.291  ; 7.763 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.374  ; 8.015 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.449  ; 8.067 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.975  ; 9.256 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.400  ; 7.156 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.377  ; 7.136 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.097 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.054  ; 5.153 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.569  ; 7.165 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.070  ; 5.317 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 7.721  ; 7.275 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 7.721  ; 7.275 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.432  ; 7.053 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.259  ; 6.939 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 7.474  ; 7.088 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 7.452  ; 7.067 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.508  ; 7.145 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.228  ; 6.918 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.368  ; 6.970 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 6.751  ; 7.003 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.054  ; 5.153 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.070  ; 5.317 ; Fall       ; clk                    ;
+------------------+------------------------+--------+-------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 9.002 ; 8.391 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.464 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 7.060 ; 6.824 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.241 ; 7.730 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.041 ; 7.628 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 7.937 ; 7.425 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.016 ; 7.668 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.090 ; 7.719 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.631 ; 8.920 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.082 ; 6.844 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.060 ; 6.824 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 4.867 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 4.878 ; 4.972 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.281 ; 6.889 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 4.889 ; 5.126 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 6.972 ; 6.671 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 7.449 ; 7.017 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.172 ; 6.803 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.006 ; 6.694 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 7.212 ; 6.837 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 7.188 ; 6.814 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.242 ; 6.889 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 6.972 ; 6.671 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.107 ; 6.721 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 6.491 ; 6.738 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 4.878 ; 4.972 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 4.889 ; 5.126 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.760 ;    ;    ; 7.726 ;
; J7_DIN     ; ADS930_DIN  ; 7.261 ;    ;    ; 7.260 ;
; J7_DIN     ; J1_DIN      ; 7.545 ;    ;    ; 7.548 ;
; J7_SCLK    ; ADS930_SCLK ; 7.870 ;    ;    ; 7.759 ;
; J7_SCLK    ; J1_SCLk     ; 7.572 ;    ;    ; 7.588 ;
; J7_SYNC    ; J1_SYNC     ; 7.833 ;    ;    ; 7.785 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.468 ;    ;    ; 7.434 ;
; J7_DIN     ; ADS930_DIN  ; 6.992 ;    ;    ; 6.986 ;
; J7_DIN     ; J1_DIN      ; 7.264 ;    ;    ; 7.263 ;
; J7_SCLK    ; ADS930_SCLK ; 7.576 ;    ;    ; 7.465 ;
; J7_SCLK    ; J1_SCLk     ; 7.290 ;    ;    ; 7.301 ;
; J7_SYNC    ; J1_SYNC     ; 7.541 ;    ;    ; 7.490 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.923         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -1.470       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -4.453       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.594         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -1.455       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -4.139       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.556         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -1.496       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -4.060       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.394         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.998       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -4.396       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.316         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -1.157       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -4.159       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.251         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -1.213       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -4.038       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.186         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -1.213       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -3.973       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.161         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -1.638       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -3.523       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.037         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -1.564       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -3.473       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.002         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -1.221       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -3.781       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.915         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.167       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.748       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.857         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.503       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -3.354       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.824         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -1.013       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -3.811       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.547         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -1.419       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -3.128       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.297         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.691       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -3.606       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; -1.086       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -3.205       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.105         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -1.281       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.824       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.014         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.093       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -3.921       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.962         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -1.074       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.888       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.900         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -1.079       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.821       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.275       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -3.530       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.704         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.095       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -3.609       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.491         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.273       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.218       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.462         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; -0.545       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -2.917       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.377         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.554       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.823       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.185         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; -0.540       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -2.645       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.537 ; -52.531       ;
; clk                    ; -1.234 ; -65.004       ;
; NWE                    ; -0.872 ; -28.465       ;
; SAVE_ADDR:inst|ADDR[0] ; -0.241 ; -1.359        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.544 ; -17.823       ;
; NWE                    ; 0.008  ; 0.000         ;
; clk                    ; 0.128  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.445  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.018 ; -0.046        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.004 ; -0.008        ;
+------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk                    ; -3.000 ; -172.064       ;
; NOE                    ; -3.000 ; -108.150       ;
; NWE                    ; -3.000 ; -49.189        ;
; NADV                   ; -3.000 ; -30.440        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.342  ; 0.000          ;
+------------------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.537 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.445      ;
; -1.523 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 2.487      ;
; -1.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.051     ; 2.477      ;
; -1.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.439      ;
; -1.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.435      ;
; -1.497 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.023     ; 2.481      ;
; -1.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.021     ; 2.459      ;
; -1.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.021     ; 2.457      ;
; -1.467 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.470      ;
; -1.462 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.428      ;
; -1.456 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.417      ;
; -1.454 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.415      ;
; -1.442 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.076     ; 2.373      ;
; -1.438 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.346      ;
; -1.432 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.051     ; 2.388      ;
; -1.427 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.346      ;
; -1.424 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.068     ; 2.363      ;
; -1.421 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.061     ; 2.367      ;
; -1.417 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.340      ;
; -1.417 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.336      ;
; -1.408 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.316      ;
; -1.391 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.299      ;
; -1.391 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.299      ;
; -1.387 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.310      ;
; -1.387 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.306      ;
; -1.383 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.291      ;
; -1.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.286      ;
; -1.376 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.038     ; 2.345      ;
; -1.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.038     ; 2.343      ;
; -1.373 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.281      ;
; -1.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.021     ; 2.356      ;
; -1.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.293      ;
; -1.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.293      ;
; -1.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.289      ;
; -1.370 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.289      ;
; -1.369 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 2.333      ;
; -1.364 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 2.328      ;
; -1.363 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.366      ;
; -1.363 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.329      ;
; -1.358 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.324      ;
; -1.357 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.280      ;
; -1.357 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.318      ;
; -1.355 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.316      ;
; -1.353 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.261      ;
; -1.352 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.275      ;
; -1.352 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.271      ;
; -1.349 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.051     ; 2.305      ;
; -1.344 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.263      ;
; -1.343 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.266      ;
; -1.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.023     ; 2.322      ;
; -1.335 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.068     ; 2.274      ;
; -1.333 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.299      ;
; -1.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.255      ;
; -1.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.251      ;
; -1.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.247      ;
; -1.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.288      ;
; -1.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.286      ;
; -1.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.023     ; 2.308      ;
; -1.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.021     ; 2.308      ;
; -1.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.229      ;
; -1.316 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.282      ;
; -1.316 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.282      ;
; -1.310 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.271      ;
; -1.310 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.271      ;
; -1.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.269      ;
; -1.308 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.269      ;
; -1.305 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.266      ;
; -1.300 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.223      ;
; -1.300 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.219      ;
; -1.298 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.264      ;
; -1.298 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.217      ;
; -1.294 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; -0.095     ; 2.228      ;
; -1.292 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.253      ;
; -1.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; -0.087     ; 2.233      ;
; -1.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.199      ;
; -1.290 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.251      ;
; -1.288 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.076     ; 2.219      ;
; -1.286 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.003     ; 2.290      ;
; -1.286 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.051     ; 2.242      ;
; -1.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.192      ;
; -1.283 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.076     ; 2.214      ;
; -1.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.200      ;
; -1.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.200      ;
; -1.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.200      ;
; -1.279 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.187      ;
; -1.278 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.244      ;
; -1.277 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.043     ; 2.241      ;
; -1.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.003     ; 2.278      ;
; -1.273 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; -0.080     ; 2.222      ;
; -1.272 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.233      ;
; -1.270 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.046     ; 2.231      ;
; -1.266 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.021     ; 2.252      ;
; -1.265 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.024     ; 2.248      ;
; -1.263 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE          ; NOE         ; 1.000        ; -0.088     ; 2.182      ;
; -1.262 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.061     ; 2.208      ;
; -1.259 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.041     ; 2.225      ;
; -1.258 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.084     ; 2.181      ;
; -1.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE          ; NOE         ; 1.000        ; -0.099     ; 2.162      ;
; -1.253 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE          ; NOE         ; 1.000        ; -0.024     ; 2.236      ;
; -1.252 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE          ; NOE         ; 1.000        ; -0.068     ; 2.191      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.234 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.184      ;
; -1.227 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.177      ;
; -1.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 2.123      ;
; -1.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 2.123      ;
; -1.176 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 2.116      ;
; -1.176 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 2.116      ;
; -1.115 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.064      ;
; -1.114 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.063      ;
; -1.108 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.057      ;
; -1.107 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.056      ;
; -1.105 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.135      ; 2.249      ;
; -1.105 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.135      ; 2.249      ;
; -1.103 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.037     ; 2.053      ;
; -1.103 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.053      ;
; -1.103 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.138      ; 2.250      ;
; -1.101 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.133      ; 2.243      ;
; -1.101 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.133      ; 2.243      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.136      ; 2.244      ;
; -1.098 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.135      ; 2.242      ;
; -1.098 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.135      ; 2.242      ;
; -1.096 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.037     ; 2.046      ;
; -1.096 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.046      ;
; -1.096 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.138      ; 2.243      ;
; -1.094 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.133      ; 2.236      ;
; -1.094 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.133      ; 2.236      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.042      ;
; -1.092 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.136      ; 2.237      ;
; -1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.137      ; 2.237      ;
; -1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.137      ; 2.237      ;
; -1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.134      ; 2.234      ;
; -1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.134      ; 2.234      ;
; -1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.140      ; 2.238      ;
; -1.089 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.137      ; 2.235      ;
; -1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.035      ;
; -1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.035      ;
; -1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.035      ;
; -1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.035      ;
; -1.085 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                ; clk          ; clk         ; 1.000        ; -0.037     ; 2.035      ;
; -1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.137      ; 2.230      ;
; -1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.137      ; 2.230      ;
; -1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.134      ; 2.227      ;
; -1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.134      ; 2.227      ;
; -1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.032      ;
; -1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.140      ; 2.231      ;
; -1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.137      ; 2.228      ;
; -1.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.024      ;
; -1.068 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.018      ;
; -1.063 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.027     ; 2.023      ;
; -1.062 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.037     ; 2.012      ;
; -1.062 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.027     ; 2.022      ;
; -1.056 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.006      ;
; -1.055 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; ADC_FIFO:inst4|wr_enable                                                                                                     ; clk          ; clk         ; 1.000        ; -0.037     ; 2.005      ;
; -1.037 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.027     ; 1.997      ;
; -1.036 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.027     ; 1.996      ;
; -1.031 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.971      ;
; -1.031 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.971      ;
; -1.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.038     ; 1.972      ;
; -1.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.963      ;
; -1.023 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.963      ;
; -1.017 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.957      ;
; -1.017 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.957      ;
; -1.016 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; clk          ; clk         ; 1.000        ; -0.038     ; 1.965      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.953      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.945      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                ; clk          ; clk         ; 1.000        ; -0.047     ; 1.945      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                       ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                               ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                ; clk          ; clk         ; 1.000        ; -0.039     ; 1.946      ;
; -0.967 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.918      ;
; -0.966 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.917      ;
; -0.965 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                    ; clk          ; clk         ; 1.000        ; -0.026     ; 1.926      ;
; -0.963 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.038     ; 1.912      ;
; -0.962 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; BUFF:inst5|DATA_OUT[1]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                      ; NWE          ; clk         ; 1.000        ; -0.057     ; 1.872      ;
; -0.958 ; BUFF:inst5|DATA_OUT[1]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                      ; NWE          ; clk         ; 1.000        ; -0.057     ; 1.868      ;
; -0.955 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; clk          ; clk         ; 1.000        ; -0.038     ; 1.904      ;
; -0.954 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                   ; clk          ; clk         ; 1.000        ; -0.038     ; 1.903      ;
; -0.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.135      ; 2.097      ;
; -0.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.135      ; 2.097      ;
; -0.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]              ; clk          ; clk         ; 1.000        ; -0.037     ; 1.901      ;
; -0.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.901      ;
; -0.951 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.138      ; 2.098      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.872 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.650      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.871 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.648      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.623      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.837 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.615      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.836 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.613      ;
; -0.833 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.612      ;
; -0.833 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.612      ;
; -0.833 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.612      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.825 ; SAVE_ADDR:inst|ADDR[15] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.603      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.809 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst5|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.588      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.805 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.583      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.804 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.200     ; 1.581      ;
; -0.798 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.577      ;
; -0.798 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.577      ;
; -0.798 ; SAVE_ADDR:inst|ADDR[13] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.198     ; 1.577      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.194     ; 1.579      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.796 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.199     ; 1.574      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.195     ; 1.577      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.195     ; 1.577      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.195     ; 1.577      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.195     ; 1.577      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[7]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.195     ; 1.577      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.241 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.391      ; 0.630      ;
; -0.216 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.390      ; 0.604      ;
; -0.207 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.415      ; 0.679      ;
; -0.204 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.415      ; 0.677      ;
; -0.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.408      ; 0.606      ;
; -0.195 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.408      ; 0.602      ;
; -0.050 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.381      ; 0.582      ;
; -0.047 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.380      ; 0.577      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                                      ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.544 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.157      ;
; -0.519 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.205      ;
; -0.510 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.602      ; 1.317      ;
; -0.510 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.602      ; 1.317      ;
; -0.498 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.599      ; 1.326      ;
; -0.498 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.599      ; 1.326      ;
; -0.482 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.219      ;
; -0.479 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.245      ;
; -0.476 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.225      ;
; -0.464 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.578      ; 1.339      ;
; -0.464 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.578      ; 1.339      ;
; -0.453 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.248      ;
; -0.443 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.258      ;
; -0.443 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.258      ;
; -0.438 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.500      ; 1.281      ;
; -0.438 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.500      ; 1.281      ;
; -0.438 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.500      ; 1.281      ;
; -0.423 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.278      ;
; -0.422 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.302      ;
; -0.407 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.603      ; 1.435      ;
; -0.403 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.600      ; 1.436      ;
; -0.394 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.523      ; 1.348      ;
; -0.392 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.501      ; 1.334      ;
; -0.392 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.501      ; 1.334      ;
; -0.390 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.538      ; 1.367      ;
; -0.390 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.538      ; 1.367      ;
; -0.390 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.538      ; 1.367      ;
; -0.390 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.538      ; 1.367      ;
; -0.390 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.538      ; 1.367      ;
; -0.386 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.579      ; 1.432      ;
; -0.381 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.320      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.352 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.530      ; 1.397      ;
; -0.304 ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.502      ; 1.437      ;
; 0.014  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.602      ; 1.341      ;
; 0.014  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.602      ; 1.341      ;
; 0.023  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.599      ; 1.347      ;
; 0.023  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.599      ; 1.347      ;
; 0.060  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.261      ;
; 0.065  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.578      ; 1.368      ;
; 0.065  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.578      ; 1.368      ;
; 0.080  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.505      ; 1.304      ;
; 0.105  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.306      ;
; 0.105  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.306      ;
; 0.108  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.505      ; 1.332      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.500      ; 1.338      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.500      ; 1.338      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.500      ; 1.338      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.501      ; 1.360      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.501      ; 1.360      ;
; 0.139  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.340      ;
; 0.143  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.344      ;
; 0.143  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.344      ;
; 0.170  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.603      ; 1.512      ;
; 0.175  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NOE                    ; NOE         ; 0.000        ; 0.068      ; 0.327      ;
; 0.176  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.600      ; 1.515      ;
; 0.184  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.482      ; 1.385      ;
; 0.188  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.505      ; 1.412      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.538      ; 1.447      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.538      ; 1.447      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.538      ; 1.447      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.538      ; 1.447      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.538      ; 1.447      ;
; 0.190  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.579      ; 1.508      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.206  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NOE                    ; NOE         ; 0.000        ; 0.046      ; 0.336      ;
; 0.208  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NOE                    ; NOE         ; 0.000        ; 0.025      ; 0.317      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.211  ; SAVE_ADDR:inst|ADDR[0]                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.530      ; 1.460      ;
; 0.214  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NOE                    ; NOE         ; 0.000        ; 0.183      ; 0.501      ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                   ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.008 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.298      ; 1.545      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.025 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.363      ;
; 0.032 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.371      ;
; 0.032 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.371      ;
; 0.032 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.371      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.044 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.383      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.406      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.070 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.408      ;
; 0.270 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.086      ; 0.490      ;
; 0.380 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.594      ;
; 0.381 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.595      ;
; 0.384 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.598      ;
; 0.399 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.613      ;
; 0.524 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.738      ;
; 0.526 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.740      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.602 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.440      ;
; 0.606 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.445      ;
; 0.606 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.445      ;
; 0.606 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.445      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.446      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.627 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.465      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.633 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.470      ;
; 0.652 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.086      ; 0.872      ;
; 0.671 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.885      ;
; 0.711 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.298      ; 1.748      ;
; 0.734 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.948      ;
; 0.746 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.960      ;
; 0.746 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.082      ; 0.962      ;
; 0.746 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.960      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.080      ; 0.962      ;
; 0.748 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.082      ; 0.964      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.935      ;
; 0.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.940      ;
; 0.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.940      ;
; 0.924 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.940      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.098     ; 0.941      ;
; 0.945 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.960      ;
; 0.945 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.960      ;
; 0.945 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.960      ;
; 0.945 ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.099     ; 0.960      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.217      ; 0.449      ;
; 0.131 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.217      ; 0.452      ;
; 0.173 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.217      ; 0.494      ;
; 0.185 ; ADC_FIFO:inst4|aclk_p[0]                                                                                                       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.520      ;
; 0.210 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.219 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.542      ;
; 0.224 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.344      ;
; 0.252 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.270 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.602      ;
; 0.272 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.216      ; 0.596      ;
; 0.279 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.282 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.605      ;
; 0.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.216      ; 0.608      ;
; 0.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.620      ;
; 0.292 ; phase_acc:inst3|acc[6]                                                                                                         ; phase_acc:inst3|acc[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; phase_acc:inst3|acc[15]                                                                                                        ; phase_acc:inst3|acc[15]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; phase_acc:inst3|acc[16]                                                                                                        ; phase_acc:inst3|acc[16]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[1]                                                                                                         ; phase_acc:inst3|acc[1]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[4]                                                                                                         ; phase_acc:inst3|acc[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[5]                                                                                                         ; phase_acc:inst3|acc[5]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[8]                                                                                                         ; phase_acc:inst3|acc[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[11]                                                                                                        ; phase_acc:inst3|acc[11]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[13]                                                                                                        ; phase_acc:inst3|acc[13]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[14]                                                                                                        ; phase_acc:inst3|acc[14]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[18]                                                                                                        ; phase_acc:inst3|acc[18]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[19]                                                                                                        ; phase_acc:inst3|acc[19]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[22]                                                                                                        ; phase_acc:inst3|acc[22]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[7]                                                                                                         ; phase_acc:inst3|acc[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[9]                                                                                                         ; phase_acc:inst3|acc[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[17]                                                                                                        ; phase_acc:inst3|acc[17]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[20]                                                                                                        ; phase_acc:inst3|acc[20]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[21]                                                                                                        ; phase_acc:inst3|acc[21]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[23]                                                                                                        ; phase_acc:inst3|acc[23]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; phase_acc:inst3|acc[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.304 ; phase_acc:inst3|acc[31]                                                                                                        ; phase_acc:inst3|acc[31]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; phase_acc:inst3|acc[24]                                                                                                        ; phase_acc:inst3|acc[24]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; phase_acc:inst3|acc[29]                                                                                                        ; phase_acc:inst3|acc[29]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; phase_acc:inst3|acc[30]                                                                                                        ; phase_acc:inst3|acc[30]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.634      ;
; 0.306 ; phase_acc:inst3|acc[25]                                                                                                        ; phase_acc:inst3|acc[25]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; phase_acc:inst3|acc[26]                                                                                                        ; phase_acc:inst3|acc[26]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; phase_acc:inst3|acc[28]                                                                                                        ; phase_acc:inst3|acc[28]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.215      ; 0.631      ;
; 0.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.637      ;
; 0.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.650      ;
; 0.317 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.218      ; 0.646      ;
; 0.324 ; BUFF:inst5|DATA_OUT[3]                                                                                                         ; phase_acc:inst3|acc[3]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.479      ;
; 0.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; BUFF:inst5|DATA_OUT[2]                                                                                                         ; phase_acc:inst3|acc[2]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.480      ;
; 0.326 ; BUFF:inst5|DATA_OUT[10]                                                                                                        ; phase_acc:inst3|acc[10]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.482      ;
; 0.328 ; ADC_FIFO:inst4|current_state.START                                                                                             ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.457      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.216      ; 0.652      ;
; 0.332 ; BUFF:inst5|DATA_OUT[0]                                                                                                         ; phase_acc:inst3|acc[0]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.488      ;
; 0.333 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.339 ; BUFF:inst5|DATA_OUT[4]                                                                                                         ; phase_acc:inst3|acc[4]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.494      ;
; 0.339 ; BUFF:inst5|DATA_OUT[8]                                                                                                         ; phase_acc:inst3|acc[8]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.494      ;
; 0.340 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.215      ; 0.659      ;
; 0.341 ; BUFF:inst5|DATA_OUT[6]                                                                                                         ; phase_acc:inst3|acc[6]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.497      ;
; 0.342 ; BUFF:inst5|DATA_OUT[11]                                                                                                        ; phase_acc:inst3|acc[11]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.498      ;
; 0.342 ; BUFF:inst5|DATA_OUT[12]                                                                                                        ; phase_acc:inst3|acc[12]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.498      ;
; 0.342 ; BUFF:inst5|DATA_OUT[13]                                                                                                        ; phase_acc:inst3|acc[13]                                                                                                        ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.497      ;
; 0.343 ; BUFF:inst5|DATA_OUT[1]                                                                                                         ; phase_acc:inst3|acc[1]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.499      ;
; 0.343 ; BUFF:inst5|DATA_OUT[7]                                                                                                         ; phase_acc:inst3|acc[7]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.498      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.445 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.538      ; 0.513      ;
; 0.446 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.538      ; 0.514      ;
; 0.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.564      ; 0.542      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.564      ; 0.546      ;
; 0.466 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.548      ; 0.544      ;
; 0.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.549      ; 0.562      ;
; 0.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.566      ; 0.608      ;
; 0.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.565      ; 0.607      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.018 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.989      ; 2.505      ;
; -0.018 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.990      ; 2.506      ;
; -0.006 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.916      ; 2.479      ;
; -0.004 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.916      ; 2.478      ;
; 0.015  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.986      ; 2.470      ;
; 0.016  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.986      ; 2.469      ;
; 0.121  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.982      ; 2.511      ;
; 0.124  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.983      ; 2.510      ;
; 0.237  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.989      ; 1.750      ;
; 0.237  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.990      ; 1.751      ;
; 0.245  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.916      ; 1.728      ;
; 0.246  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.916      ; 1.728      ;
; 0.272  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.986      ; 1.713      ;
; 0.272  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.986      ; 1.713      ;
; 0.377  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.982      ; 1.755      ;
; 0.379  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.983      ; 1.755      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.004 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.081      ; 1.607      ;
; -0.004 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.081      ; 1.607      ;
; 0.028  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.086      ; 1.644      ;
; 0.029  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.085      ; 1.644      ;
; 0.046  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.078      ; 1.654      ;
; 0.046  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.078      ; 1.654      ;
; 0.085  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.009      ; 1.624      ;
; 0.086  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.008      ; 1.624      ;
; 0.248  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.081      ; 2.359      ;
; 0.248  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.081      ; 2.359      ;
; 0.277  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.086      ; 2.393      ;
; 0.278  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.085      ; 2.393      ;
; 0.295  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.078      ; 2.403      ;
; 0.296  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.078      ; 2.404      ;
; 0.320  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.009      ; 2.359      ;
; 0.320  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 2.008      ; 2.358      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[0]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[1]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|aclk_p[2]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.ACLK_WAIT                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; -0.394 ; -0.164       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -0.394 ; -0.164       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -0.394 ; -0.164       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -0.390 ; -0.160       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -0.390 ; -0.160       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -0.390 ; -0.160       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -0.384 ; -0.200       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -0.380 ; -0.196       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; -0.373 ; -0.189       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -0.373 ; -0.189       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -0.373 ; -0.189       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -0.373 ; -0.189       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -0.373 ; -0.189       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -0.372 ; -0.188       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -0.365 ; -0.181       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -0.365 ; -0.181       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -0.365 ; -0.181       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.310 ; -0.080       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.310 ; -0.080       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.308 ; -0.078       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[0]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[10]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[11]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[12]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[13]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[14]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[15]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[1]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[2]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[3]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[4]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[5]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[6]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[7]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[8]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[9]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[0]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[10]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[11]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[12]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[13]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[14]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[15]|clk                                                                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[1]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[2]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[3]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[4]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[5]|clk                                                                                            ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[6]|clk                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.321 ; -0.137       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.321 ; -0.137       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.321 ; -0.137       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.321 ; -0.137       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.308 ; -0.124       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.141 ; -0.141       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; -0.141 ; -0.141       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; -0.141 ; -0.141       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; -0.141 ; -0.141       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; -0.128 ; -0.128       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.904  ; 1.120        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.917  ; 1.133        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.917  ; 1.133        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.917  ; 1.133        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.917  ; 1.133        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 1.126  ; 1.126        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 1.139  ; 1.139        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 1.139  ; 1.139        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 1.139  ; 1.139        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 1.139  ; 1.139        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.342 ; 0.342        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0|combout                 ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|inclk[0]         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst14|Equal3~0clkctrl|outclk           ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datad          ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.649 ; 0.649        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.649 ; 0.649        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.650 ; 0.650        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.650 ; 0.650        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.650 ; 0.650        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.651 ; 0.651        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 0.890 ; 1.632 ; Rise       ; NADV            ;
; A17             ; NADV       ; 0.932 ; 1.691 ; Rise       ; NADV            ;
; A18             ; NADV       ; 1.057 ; 1.826 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 1.193 ; 2.002 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 1.065 ; 1.861 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.007 ; 1.818 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 0.962 ; 1.770 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 0.841 ; 1.590 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 0.908 ; 1.643 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 0.816 ; 1.563 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 0.845 ; 1.599 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 0.854 ; 1.614 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 0.986 ; 1.767 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 1.080 ; 1.849 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 1.099 ; 1.886 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 1.061 ; 1.845 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 1.193 ; 2.002 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 1.098 ; 1.902 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.031 ; 1.845 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 1.097 ; 1.899 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 1.289 ; 2.090 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 1.125 ; 1.920 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 1.215 ; 2.013 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 1.126 ; 1.942 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 1.082 ; 1.834 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 1.031 ; 1.766 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 1.065 ; 1.821 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 1.153 ; 1.910 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 1.089 ; 1.856 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 1.123 ; 1.903 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 1.289 ; 2.090 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 1.148 ; 1.929 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 1.212 ; 1.999 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 1.242 ; 2.050 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 1.226 ; 2.019 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 1.255 ; 2.070 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 1.178 ; 1.987 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; 1.309 ; 2.151 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; 1.197 ; 2.058 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 1.197 ; 2.058 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 1.148 ; 2.002 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 1.110 ; 1.952 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 1.082 ; 1.905 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 1.032 ; 1.837 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 1.050 ; 1.860 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 1.183 ; 2.021 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 1.165 ; 2.001 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.677 ; -1.414 ; Rise       ; NADV            ;
; A17             ; NADV       ; -0.718 ; -1.470 ; Rise       ; NADV            ;
; A18             ; NADV       ; -0.838 ; -1.600 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.604 ; -1.336 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -0.847 ; -1.634 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -0.787 ; -1.580 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -0.743 ; -1.534 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.628 ; -1.361 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -0.696 ; -1.424 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.604 ; -1.336 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.631 ; -1.370 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.640 ; -1.384 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -0.766 ; -1.531 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -0.861 ; -1.621 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -0.880 ; -1.657 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -0.844 ; -1.618 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -0.970 ; -1.768 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -0.879 ; -1.673 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -0.810 ; -1.606 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -0.878 ; -1.670 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.423 ; -1.155 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -0.694 ; -1.475 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -0.705 ; -1.507 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -0.724 ; -1.536 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -0.628 ; -1.372 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -0.713 ; -1.503 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -0.620 ; -1.366 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.441 ; -1.176 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.423 ; -1.155 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -0.878 ; -1.646 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -1.073 ; -1.857 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -0.935 ; -1.701 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -1.004 ; -1.781 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -1.022 ; -1.809 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -1.016 ; -1.798 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -1.038 ; -1.837 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -0.957 ; -1.747 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; -1.083 ; -1.913 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; -0.818 ; -1.614 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -0.978 ; -1.826 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -0.931 ; -1.773 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -0.894 ; -1.725 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -0.866 ; -1.679 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -0.818 ; -1.614 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -0.835 ; -1.636 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -0.963 ; -1.791 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -0.946 ; -1.771 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.944 ; 5.034 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.932 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 5.862 ; 5.636 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.520 ; 4.551 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.462 ; 4.489 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.368 ; 4.383 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.499 ; 4.547 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.490 ; 4.531 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.862 ; 5.636 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 4.048 ; 4.026 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 4.038 ; 4.013 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.990 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.792 ; 3.169 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.789 ; 3.855 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.785 ; 3.184 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.915 ; 3.939 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.915 ; 3.939 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.788 ; 3.815 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.727 ; 3.754 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.806 ; 3.831 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.767 ; 3.811 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.803 ; 3.868 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.671 ; 3.714 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.723 ; 3.744 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.623 ; 3.565 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.792 ; 3.169 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.785 ; 3.184 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.324 ; 4.316 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.829 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 3.885 ; 3.859 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.349 ; 4.377 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.294 ; 4.317 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.203 ; 4.216 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.328 ; 4.372 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.320 ; 4.357 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.697 ; 5.468 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 3.895 ; 3.871 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 3.885 ; 3.859 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.880 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.715 ; 3.097 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.663 ; 3.725 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.705 ; 3.108 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.559 ; 3.598 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.792 ; 3.813 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.670 ; 3.694 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.612 ; 3.635 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.687 ; 3.710 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.651 ; 3.691 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.685 ; 3.746 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.559 ; 3.598 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.609 ; 3.627 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.501 ; 3.449 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.715 ; 3.097 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.705 ; 3.108 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.173 ;    ;    ; 4.904 ;
; J7_DIN     ; ADS930_DIN  ; 3.899 ;    ;    ; 4.616 ;
; J7_DIN     ; J1_DIN      ; 4.019 ;    ;    ; 4.768 ;
; J7_SCLK    ; ADS930_SCLK ; 4.137 ;    ;    ; 4.896 ;
; J7_SCLK    ; J1_SCLk     ; 4.029 ;    ;    ; 4.786 ;
; J7_SYNC    ; J1_SYNC     ; 4.127 ;    ;    ; 4.898 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.037 ;    ;    ; 4.758 ;
; J7_DIN     ; ADS930_DIN  ; 3.772 ;    ;    ; 4.482 ;
; J7_DIN     ; J1_DIN      ; 3.884 ;    ;    ; 4.624 ;
; J7_SCLK    ; ADS930_SCLK ; 4.001 ;    ;    ; 4.751 ;
; J7_SCLK    ; J1_SCLk     ; 3.894 ;    ;    ; 4.641 ;
; J7_SYNC    ; J1_SYNC     ; 3.988 ;    ;    ; 4.749 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.612         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.096       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.516       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.425         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.082       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.343       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.423         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.066       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.357       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.358         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.109        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -1.467       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.296         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.067        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.363       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.266         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.229       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.037       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.242         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; 0.044        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -1.286       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.225         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; 0.049        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -1.274       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.179         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.007        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.186       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.154         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.106       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.048       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.153         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; 0.048        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -1.201       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.141         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.073        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.214       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.096         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.080       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.016       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.997         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.127       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.870       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.905         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.212        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -1.117       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.869         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; 0.043        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -0.912       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.760         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.034       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.726       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.743         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.484        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.227       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.724         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.051        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.775       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.709         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.051        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.760       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.641         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.415        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -1.056       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.587         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.481        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -1.068       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.483         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; 0.296        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -0.779       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.481         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.416        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.897       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.475         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.285        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.760       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.388         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 0.287        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -0.675       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+-------------------------+----------+---------+----------+---------+---------------------+
; Clock                   ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack        ; -4.878   ; -1.136  ; -0.920   ; -0.239  ; -3.201              ;
;  NADV                   ; N/A      ; N/A     ; N/A      ; N/A     ; -3.000              ;
;  NOE                    ; -4.878   ; -1.136  ; N/A      ; N/A     ; -3.201              ;
;  NWE                    ; -3.624   ; 0.008   ; N/A      ; N/A     ; -3.201              ;
;  SAVE_ADDR:inst|ADDR[0] ; -1.743   ; 0.445   ; -0.920   ; -0.239  ; 0.079               ;
;  clk                    ; -4.245   ; 0.128   ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS         ; -620.646 ; -36.107 ; -6.591   ; -1.383  ; -449.915            ;
;  NADV                   ; N/A      ; N/A     ; N/A      ; N/A     ; -31.253             ;
;  NOE                    ; -197.196 ; -36.107 ; N/A      ; N/A     ; -126.171            ;
;  NWE                    ; -121.869 ; 0.000   ; N/A      ; N/A     ; -60.187             ;
;  SAVE_ADDR:inst|ADDR[0] ; -12.885  ; 0.000   ; -6.591   ; -1.383  ; 0.000               ;
;  clk                    ; -288.696 ; 0.000   ; N/A      ; N/A     ; -232.304            ;
+-------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.691 ; 1.977 ; Rise       ; NADV            ;
; A17             ; NADV       ; 1.808 ; 2.081 ; Rise       ; NADV            ;
; A18             ; NADV       ; 2.105 ; 2.356 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.405 ; 2.689 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 2.092 ; 2.420 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.927 ; 2.252 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 1.861 ; 2.184 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.496 ; 1.774 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 1.699 ; 1.969 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.445 ; 1.720 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 1.520 ; 1.789 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 1.540 ; 1.814 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.868 ; 2.122 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 2.086 ; 2.346 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 2.178 ; 2.427 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 2.063 ; 2.372 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 2.405 ; 2.689 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 2.167 ; 2.488 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.947 ; 2.276 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 2.130 ; 2.467 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.891 ; 3.104 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.447 ; 2.759 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.680 ; 3.020 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.503 ; 2.816 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.364 ; 2.642 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 2.236 ; 2.519 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.313 ; 2.541 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 2.572 ; 2.802 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 2.384 ; 2.611 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 2.450 ; 2.704 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 2.891 ; 3.072 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.499 ; 2.732 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.661 ; 2.976 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.730 ; 3.032 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.682 ; 3.010 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.762 ; 3.104 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.558 ; 2.865 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; 2.761 ; 3.132 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; 2.498 ; 2.873 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.474 ; 2.873 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.402 ; 2.761 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.306 ; 2.667 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.242 ; 2.579 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 2.112 ; 2.439 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 2.145 ; 2.480 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.498 ; 2.840 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.467 ; 2.807 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.677 ; -1.070 ; Rise       ; NADV            ;
; A17             ; NADV       ; -0.718 ; -1.159 ; Rise       ; NADV            ;
; A18             ; NADV       ; -0.838 ; -1.394 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.604 ; -0.806 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -0.847 ; -1.448 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -0.787 ; -1.259 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -0.743 ; -1.195 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.628 ; -0.852 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -0.696 ; -1.065 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.604 ; -0.806 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.631 ; -0.853 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.640 ; -0.875 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -0.766 ; -1.144 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -0.861 ; -1.372 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -0.880 ; -1.457 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -0.844 ; -1.408 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -0.970 ; -1.675 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -0.879 ; -1.506 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -0.810 ; -1.289 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -0.878 ; -1.497 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.423 ; -0.865 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -0.694 ; -1.445 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -0.705 ; -1.502 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -0.724 ; -1.536 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -0.628 ; -1.249 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -0.713 ; -1.503 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -0.620 ; -1.240 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.441 ; -0.904 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.423 ; -0.865 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -0.878 ; -1.646 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -1.073 ; -1.857 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -0.935 ; -1.701 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -1.004 ; -1.781 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -1.022 ; -1.809 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -1.016 ; -1.798 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -1.038 ; -1.837 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -0.957 ; -1.747 ; Rise       ; NWE             ;
; ACLK_IN         ; clk        ; -1.083 ; -1.913 ; Rise       ; clk             ;
; ADS930_DATA[*]  ; clk        ; -0.818 ; -1.614 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -0.978 ; -1.826 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -0.931 ; -1.773 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -0.894 ; -1.725 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -0.866 ; -1.679 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -0.818 ; -1.614 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -0.835 ; -1.636 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -0.963 ; -1.791 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -0.946 ; -1.771 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 11.211 ; 10.795 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 6.184  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 11.089 ; 10.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 9.417  ; 9.028  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 9.209  ; 8.913  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.062  ; 8.694  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.205  ; 8.948  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 9.283  ; 9.018  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 11.089 ; 10.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 8.192  ; 7.996  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.168  ; 7.969  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.766  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.613  ; 5.627  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 8.193  ; 7.931  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.598  ; 5.707  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 8.413  ; 8.064  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 8.413  ; 8.064  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 8.103  ; 7.823  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.923  ; 7.696  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 8.144  ; 7.866  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 8.109  ; 7.844  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 8.169  ; 7.926  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.882  ; 7.679  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 8.032  ; 7.735  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.460  ; 7.628  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.613  ; 5.627  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.598  ; 5.707  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.324 ; 4.316 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.829 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 3.885 ; 3.859 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.349 ; 4.377 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.294 ; 4.317 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.203 ; 4.216 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.328 ; 4.372 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.320 ; 4.357 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.697 ; 5.468 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 3.895 ; 3.871 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 3.885 ; 3.859 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.880 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.715 ; 3.097 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.663 ; 3.725 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.705 ; 3.108 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.559 ; 3.598 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.792 ; 3.813 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.670 ; 3.694 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.612 ; 3.635 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.687 ; 3.710 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.651 ; 3.691 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.685 ; 3.746 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.559 ; 3.598 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.609 ; 3.627 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.501 ; 3.449 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.715 ; 3.097 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.705 ; 3.108 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.604 ;    ;    ; 8.776 ;
; J7_DIN     ; ADS930_DIN  ; 8.070 ;    ;    ; 8.261 ;
; J7_DIN     ; J1_DIN      ; 8.316 ;    ;    ; 8.510 ;
; J7_SCLK    ; ADS930_SCLK ; 8.683 ;    ;    ; 8.820 ;
; J7_SCLK    ; J1_SCLk     ; 8.343 ;    ;    ; 8.552 ;
; J7_SYNC    ; J1_SYNC     ; 8.606 ;    ;    ; 8.776 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.037 ;    ;    ; 4.758 ;
; J7_DIN     ; ADS930_DIN  ; 3.772 ;    ;    ; 4.482 ;
; J7_DIN     ; J1_DIN      ; 3.884 ;    ;    ; 4.624 ;
; J7_SCLK    ; ADS930_SCLK ; 4.001 ;    ;    ; 4.751 ;
; J7_SCLK    ; J1_SCLk     ; 3.894 ;    ;    ; 4.641 ;
; J7_SYNC    ; J1_SYNC     ; 3.988 ;    ;    ; 4.749 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; INT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT4             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adclk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCOE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AD_IN[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_DIN                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SYNC                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SCLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS_SYNC                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A16                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NADV                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A18                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A17                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NWE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NOE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ACLK_IN                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk                    ; clk                    ; 2118     ; 0        ; 0        ; 0        ;
; NOE                    ; clk                    ; 65       ; 0        ; 0        ; 0        ;
; NWE                    ; clk                    ; 528      ; 0        ; 0        ; 0        ;
; clk                    ; NOE                    ; 13       ; 0        ; 0        ; 0        ;
; NADV                   ; NOE                    ; 774      ; 0        ; 0        ; 0        ;
; NOE                    ; NOE                    ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NOE                    ; 43       ; 43       ; 0        ; 0        ;
; NADV                   ; NWE                    ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NWE                    ; 33       ; 33       ; 0        ; 0        ;
; NOE                    ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk                    ; clk                    ; 2118     ; 0        ; 0        ; 0        ;
; NOE                    ; clk                    ; 65       ; 0        ; 0        ; 0        ;
; NWE                    ; clk                    ; 528      ; 0        ; 0        ; 0        ;
; clk                    ; NOE                    ; 13       ; 0        ; 0        ; 0        ;
; NADV                   ; NOE                    ; 774      ; 0        ; 0        ; 0        ;
; NOE                    ; NOE                    ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NOE                    ; 43       ; 43       ; 0        ; 0        ;
; NADV                   ; NWE                    ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NWE                    ; 33       ; 33       ; 0        ; 0        ;
; NOE                    ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 12 09:33:35 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cif1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name NOE NOE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.878
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.878      -197.196 NOE 
    Info (332119):    -4.245      -288.696 clk 
    Info (332119):    -3.624      -121.869 NWE 
    Info (332119):    -1.743       -12.885 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -1.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.136       -36.107 NOE 
    Info (332119):     0.106         0.000 NWE 
    Info (332119):     0.390         0.000 clk 
    Info (332119):     1.019         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.824        -5.751 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.239        -1.383 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -232.304 clk 
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.247         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.524      -183.330 NOE 
    Info (332119):    -3.945      -257.744 clk 
    Info (332119):    -3.469      -116.352 NWE 
    Info (332119):    -1.729       -12.803 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -1.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.019       -31.514 NOE 
    Info (332119):     0.242         0.000 NWE 
    Info (332119):     0.374         0.000 clk 
    Info (332119):     1.066         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.920        -6.591 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.192        -1.029 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -232.304 clk 
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.079         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.537       -52.531 NOE 
    Info (332119):    -1.234       -65.004 clk 
    Info (332119):    -0.872       -28.465 NWE 
    Info (332119):    -0.241        -1.359 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -0.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.544       -17.823 NOE 
    Info (332119):     0.008         0.000 NWE 
    Info (332119):     0.128         0.000 clk 
    Info (332119):     0.445         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.018        -0.046 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.004        -0.008 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -172.064 clk 
    Info (332119):    -3.000      -108.150 NOE 
    Info (332119):    -3.000       -49.189 NWE 
    Info (332119):    -3.000       -30.440 NADV 
    Info (332119):     0.342         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 519 megabytes
    Info: Processing ended: Wed Aug 12 09:33:44 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


