###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4704   # Number of WRITE/WRITEP commands
num_reads_done                 =       225971   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       194783   # Number of read row buffer hits
num_read_cmds                  =       225971   # Number of READ/READP commands
num_writes_done                =         4707   # Number of read requests issued
num_write_row_hits             =         2974   # Number of write row buffer hits
num_act_cmds                   =        32964   # Number of ACT commands
num_pre_cmds                   =        32939   # Number of PRE commands
num_ondemand_pres              =        15755   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8708586   # Cyles of rank active rank.0
rank_active_cycles.1           =      8192444   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1291414   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1807556   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       206916   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1098   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          359   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          293   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          451   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          837   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2236   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          576   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           54   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           63   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17795   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           27   # Write cmd latency (cycles)
write_latency[60-79]           =           52   # Write cmd latency (cycles)
write_latency[80-99]           =          101   # Write cmd latency (cycles)
write_latency[100-119]         =          120   # Write cmd latency (cycles)
write_latency[120-139]         =           94   # Write cmd latency (cycles)
write_latency[140-159]         =           98   # Write cmd latency (cycles)
write_latency[160-179]         =           96   # Write cmd latency (cycles)
write_latency[180-199]         =           75   # Write cmd latency (cycles)
write_latency[200-]            =         4037   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       127972   # Read request latency (cycles)
read_latency[40-59]            =        40935   # Read request latency (cycles)
read_latency[60-79]            =        20977   # Read request latency (cycles)
read_latency[80-99]            =         5851   # Read request latency (cycles)
read_latency[100-119]          =         4446   # Read request latency (cycles)
read_latency[120-139]          =         3515   # Read request latency (cycles)
read_latency[140-159]          =         2012   # Read request latency (cycles)
read_latency[160-179]          =         1706   # Read request latency (cycles)
read_latency[180-199]          =         1493   # Read request latency (cycles)
read_latency[200-]             =        17064   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.34824e+07   # Write energy
read_energy                    =  9.11115e+08   # Read energy
act_energy                     =  9.01895e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.19879e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.67627e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.43416e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.11209e+09   # Active standby energy rank.1
average_read_latency           =      71.8304   # Average read request latency (cycles)
average_interarrival           =      43.3494   # Average request interarrival latency (cycles)
total_energy                   =  1.37632e+10   # Total energy (pJ)
average_power                  =      1376.32   # Average power (mW)
average_bandwidth              =      1.96845   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        11348   # Number of WRITE/WRITEP commands
num_reads_done                 =       239941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       202328   # Number of read row buffer hits
num_read_cmds                  =       239940   # Number of READ/READP commands
num_writes_done                =        11348   # Number of read requests issued
num_write_row_hits             =         8304   # Number of write row buffer hits
num_act_cmds                   =        40723   # Number of ACT commands
num_pre_cmds                   =        40698   # Number of PRE commands
num_ondemand_pres              =        23648   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8464502   # Cyles of rank active rank.0
rank_active_cycles.1           =      8319207   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1535498   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1680793   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       227814   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1007   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          304   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          280   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          431   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          843   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2268   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          563   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           33   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           64   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17682   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          143   # Write cmd latency (cycles)
write_latency[80-99]           =          284   # Write cmd latency (cycles)
write_latency[100-119]         =          367   # Write cmd latency (cycles)
write_latency[120-139]         =          383   # Write cmd latency (cycles)
write_latency[140-159]         =          377   # Write cmd latency (cycles)
write_latency[160-179]         =          375   # Write cmd latency (cycles)
write_latency[180-199]         =          300   # Write cmd latency (cycles)
write_latency[200-]            =         9073   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       126874   # Read request latency (cycles)
read_latency[40-59]            =        41333   # Read request latency (cycles)
read_latency[60-79]            =        25382   # Read request latency (cycles)
read_latency[80-99]            =         6701   # Read request latency (cycles)
read_latency[100-119]          =         5185   # Read request latency (cycles)
read_latency[120-139]          =         4673   # Read request latency (cycles)
read_latency[140-159]          =         2444   # Read request latency (cycles)
read_latency[160-179]          =         1991   # Read request latency (cycles)
read_latency[180-199]          =         1761   # Read request latency (cycles)
read_latency[200-]             =        23596   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.66492e+07   # Write energy
read_energy                    =  9.67438e+08   # Read energy
act_energy                     =  1.11418e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.37039e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.06781e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.28185e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.19119e+09   # Active standby energy rank.1
average_read_latency           =      88.7859   # Average read request latency (cycles)
average_interarrival           =      39.7939   # Average request interarrival latency (cycles)
total_energy                   =   1.3857e+10   # Total energy (pJ)
average_power                  =       1385.7   # Average power (mW)
average_bandwidth              =      2.14433   # Average bandwidth
