{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 05 00:01:14 2018 " "Info: Processing started: Fri Oct 05 00:01:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab_3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab_3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 1099 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "Critical Warning: No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[7] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[6] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[5] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[4] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[3] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[2] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[1] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[0] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 600 816 992 616 "data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[7\] " "Info: Pin inputdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[7] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[6\] " "Info: Pin inputdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[6] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[5\] " "Info: Pin inputdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[5] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[4\] " "Info: Pin inputdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[4] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[3\] " "Info: Pin inputdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[3] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[2\] " "Info: Pin inputdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[2] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[1\] " "Info: Pin inputdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[1] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata\[0\] " "Info: Pin inputdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { inputdata[0] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_read " "Info: Pin clk_read not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_read } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[0] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 136 24 192 152 "address\[4..0\]" "" } { 120 280 672 144 "address\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_init " "Info: Pin ram_init not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_init } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 128 648 664 296 "ram_init" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[1] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 136 24 192 152 "address\[4..0\]" "" } { 120 280 672 144 "address\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[2] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 136 24 192 152 "address\[4..0\]" "" } { 120 280 672 144 "address\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[3] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 136 24 192 152 "address\[4..0\]" "" } { 120 280 672 144 "address\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[4] } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 136 24 192 152 "address\[4..0\]" "" } { 120 280 672 144 "address\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_getData " "Info: Pin clk_getData not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_getData } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_start " "Info: Pin clk_start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_start } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_read (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk_read (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a1 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 58 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a2 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 79 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a3 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 100 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a4 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 121 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a5 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 142 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a6 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 163 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a7 " "Info: Destination node RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 184 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|inst1 " "Info: Destination node RAM:inst2\|inst1" {  } { { "RAM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/RAM.bdf" { { 288 160 224 336 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_read } } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:inst3\|inst11  " "Info: Automatically promoted node ROM:inst3\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 35 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 36 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 38 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 39 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 40 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 41 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 42 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 44 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]  " "Info: Automatically promoted node Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 47 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 8 16 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.931 ns memory register " "Info: Estimated most critical path is memory to register delay of 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a7~porta_address_reg4 1 MEM M4K_X20_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y13; Fanout = 1; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a7~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 256 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.130 ns) 2.130 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[7\] 2 MEM M4K_X20_Y13 16 " "Info: 2: + IC(0.000 ns) + CELL(2.130 ns) = 2.130 ns; Loc. = M4K_X20_Y13; Fanout = 16; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a7~porta_address_reg4 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[7] } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.155 ns) 2.931 ns Buffer:inst\|lpm_dff1:inst10\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LAB_X23_Y13 1 " "Info: 3: + IC(0.646 ns) + CELL(0.155 ns) = 2.931 ns; Loc. = LAB_X23_Y13; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst10\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[7] Buffer:inst|lpm_dff1:inst10|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.285 ns ( 77.96 % ) " "Info: Total cell delay = 2.285 ns ( 77.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 22.04 % ) " "Info: Total interconnect delay = 0.646 ns ( 22.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a7~porta_address_reg4 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[7] Buffer:inst|lpm_dff1:inst10|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[7\] 0 " "Info: Pin \"inputdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[6\] 0 " "Info: Pin \"inputdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[5\] 0 " "Info: Pin \"inputdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[4\] 0 " "Info: Pin \"inputdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[3\] 0 " "Info: Pin \"inputdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[2\] 0 " "Info: Pin \"inputdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[1\] 0 " "Info: Pin \"inputdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputdata\[0\] 0 " "Info: Pin \"inputdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 00:01:19 2018 " "Info: Processing ended: Fri Oct 05 00:01:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
