<html>
<head>
<title>High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces</title>
<meta name="Subject" content="Datasheet;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZD;STM32F103ZE">
<meta name="Keywords" content="Datasheet;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZD;STM32F103ZE">
<meta name="Author" content="STMicroelectronics">
<meta name="Creator" content="FrameMaker 8.0">
<meta name="Producer" content="Acrobat Distiller 9.0.0 (Windows) (via http://big.faceless.org/products/pdf?version=2.6.5)">
<meta name="CreationDate" content="">
</head>
<body>
<pre>
Pinouts and pin descriptions Table 5.
LFBGA144 LFBGA100

STM32F103xC, STM32F103xD, STM32F103xE

High-density STM32F103xx pin definitions
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

A3 A2

A3 B3

-

1 2 3 4 5 6 7 8 9

1 2 3 4 5 6 7 8 9 -

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

PE2 PE3 PE4 PE5 PE6 VBAT

I/O I/O I/O I/O I/O S

FT FT FT FT FT

PE2 PE3 PE4 PE5 PE6 VBAT PC13(6) PC14(6) PC15(6) PF0 PF1 PF2 PF3 PF4 PF5 VSS_5 VDD_5 PF6 PF7 PF8 PF9 PF10 OSC_IN OSC_OUT NRST PC0 PC1 PC2 PC3 VSSA

TRACECK/ FSMC_A23 TRACED0/FSMC_A19 TRACED1/FSMC_A20 TRACED2/FSMC_A21 TRACED3/FSMC_A22

B2 C3 B3 D3 B4 E3

C2 B2 C6 A1 B1 A2 C8 A1 B8

PC13-TAMPERI/O RTC(5) PC14OSC32_IN(5) I/O

TAMPER-RTC OSC32_IN OSC32_OUT FSMC_A0 FSMC_A1 FSMC_A2 FSMC_A3 FSMC_A4 FSMC_A5

C1 B1 B7 C3 C4 D4 E2 E3 E4 -

PC15I/O OSC32_OUT(5) PF0 PF1 PF2 PF3 PF4 PF5 VSS_5 VDD_5 PF6 PF7 PF8 PF9 PF10 OSC_IN OSC_OUT NRST PC0 PC1 PC2 PC3 VSSA I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S I/O I/O I/O I/O I/O I O I/O I/O I/O I/O I/O S

D2 C2 D3 D2 F3 F2 G3 G2 G1 -

10 16 11 17 18 19 20 21 22

ADC3_IN4/FSMC_NIORD ADC3_IN5/FSMC_NREG ADC3_IN6/FSMC_NIOWR ADC3_IN7/FSMC_CD ADC3_IN8/FSMC_INTR

D1 C1 D8 E1 D1 D7 F1 H1 H2 E1 C7 F1 E8 F2 F8

12 23 13 24 14 25 15 26 16 27

ADC123_IN10 ADC123_IN11 ADC123_IN12 ADC123_IN13

H3 E2 D6 10 17 28 H4 J1 F3 11 18 29

G1 E7 12 19 30

30/123

Doc ID 14611 Rev 7

STM32F103xC, STM32F103xD, STM32F103xE Table 5.
LFBGA144 LFBGA100

Pinouts and pin descriptions

High-density STM32F103xx pin definitions (continued)
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

K1 H1 L1 J1

F7
(7)

-

20 31 21 32

VREFVREF+ VDDA

S S S

VREFVREF+ VDDA WKUP/USART2_CTS(8) ADC123_IN0 TIM2_CH1_ETR TIM5_CH1/TIM8_ETR USART2_RTS(8) ADC123_IN1/ TIM5_CH2/TIM2_CH2(8) USART2_TX(8)/TIM5_CH3 ADC123_IN2/ TIM2_CH3 (8) USART2_RX(8)/TIM5_CH4 ADC123_IN3/TIM2_CH4(8)

M1 K1 G8 13 22 33

J2

G2 F6 14 23 34

PA0-WKUP

I/O

PA0

K2 H2 E6 15 24 35

PA1

I/O

PA1

L2

J2 H8 16 25 36

PA2

I/O

PA2

M2 K2 G7 17 26 37 G4 E4 F5 18 27 38 F4 J3 F4 G6 19 28 39 G3 H7 20 29 40

PA3 VSS_4 VDD_4 PA4

I/O S S I/O

PA3 VSS_4 VDD_4 PA4

SPI1_NSS(8)/ USART2_CK(8) DAC_OUT1/ADC12_IN4 SPI1_SCK(8) DAC_OUT2 ADC12_IN5 SPI1_MISO(8) TIM8_BKIN/ADC12_IN6 TIM3_CH1(8) SPI1_MOSI(8)/ TIM8_CH1N/ADC12_IN7 TIM3_CH2(8) ADC12_IN14 ADC12_IN15 ADC12_IN8/TIM3_CH3 TIM8_CH2N ADC12_IN9/TIM3_CH4(8) TIM8_CH3N TIM1_CH2N TIM1_CH3N TIM1_BKIN

K3 H3 E5 21 30 41

PA5

I/O

PA5

L3

J3 G5 22 31 42

PA6

I/O

PA6

M3 K3 G4 23 32 43 J4 G4 H6 24 33 44

PA7 PC4 PC5 PB0 PB1 PB2 PF11 PF12

I/O I/O I/O I/O I/O

PA7 PC4 PC5 PB0 PB1

TIM1_CH1N

K4 H4 H5 25 34 45 L4 J4 H4 26 35 46

M4 K4 F4 27 36 47 J5 M5 L5 G5 H3 28 37 48 49 50

I/O FT PB2/BOOT1 I/O FT I/O FT PF11 PF12 FSMC_NIOS16 FSMC_A6

Doc ID 14611 Rev 7

31/123

Pinouts and pin descriptions Table 5.
LFBGA144 LFBGA100

STM32F103xC, STM32F103xD, STM32F103xE

High-density STM32F103xx pin definitions (continued)
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

H5 G5 K5 M6 L6 K6 J6

-

-

-

-

51 52 53 54 55 56 57

VSS_6 VDD_6 PF13 PF14 PF15 PG0 PG1 PE7 PE8 PE9 VSS_7 VDD_7 PE10 PE11 PE12 PE13 PE14 PE15 PB10 PB11 VSS_1 VDD_1

S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S

VSS_6 VDD_6 PF13 PF14 PF15 PG0 PG1 PE7 PE8 PE9 VSS_7 VDD_7 PE10 PE11 PE12 PE13 PE14 PE15 PB10 PB11 VSS_1 VDD_1 SPI2_NSS/I2S2_WS/ I2C2_SMBA/ USART3_CK(8)/ TIM1_BKIN(8) SPI2_SCK/I2S2_CK USART3_CTS(8)/ TIM1_CH1N SPI2_MISO/TIM1_CH2N USART3_RTS(8)/ SPI2_MOSI/I2S2_SD TIM1_CH3N(8)/ FSMC_D13 FSMC_D14 USART3_TX USART3_RX FSMC_D7 FSMC_D8 FSMC_D9 FSMC_D10 FSMC_D11 FSMC_D12 I2C2_SCL/USART3_TX(8) I2C2_SDA/USART3_RX(8) TIM1_CH2N TIM1_CH2 TIM1_CH3N TIM1_CH3 TIM1_CH4 TIM1_BKIN TIM2_CH3 TIM2_CH4 FSMC_A7 FSMC_A8 FSMC_A9 FSMC_A10 FSMC_A11 FSMC_D4 FSMC_D5 FSMC_D6 TIM1_ETR TIM1_CH1N TIM1_CH1

M7 H5 L7 K7 H6 G6 J7 J5 K5 G6

38 58 39 59 40 60 61 62

41 63 42 64 43 65 44 66 45 67 46 68

H8 H6 J8 K8 J6 K6

L8 G7 M8 H7 M9

J7 G3 29 47 69

M10 K7 F3 30 48 70 H7 E7 H2 31 49 71 G7 F7 H1 32 50 72

M11 K8 G2 33 51 73

PB12

I/O FT

PB12

M12 J8 G1 34 52 74

PB13

I/O FT

PB13

L11 H8 F2 35 53 75 L12 G8 F1 36 54 76 L9 K9 K9 J9 55 77 56 78

PB14 PB15 PD8 PD9

I/O FT I/O FT I/O FT I/O FT

PB14 PB15 PD8 PD9

32/123

Doc ID 14611 Rev 7

STM32F103xC, STM32F103xD, STM32F103xE Table 5.
LFBGA144 LFBGA100

Pinouts and pin descriptions

High-density STM32F103xx pin definitions (continued)
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

J9

H9

-

-

57 79 58 80 59 81 60 82 83 84

PD10 PD11 PD12 PD13 VSS_8 VDD_8 PD14 PD15 PG2 PG3 PG4 PG5 PG6 PG7 PG8 VSS_9 VDD_9 PC6 PC7 PC8 PC9 PA8 PA9 PA10 PA11 PA12

I/O FT I/O FT I/O FT I/O FT S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT

PD10 PD11 PD12 PD13 VSS_8 VDD_8 PD14 PD15 PG2 PG3 PG4 PG5 PG6 PG7 PG8 VSS_9 VDD_9 PC6 PC7 PC8 PC9 PA8 PA9 PA10 PA11 PA12

FSMC_D15 FSMC_A16 FSMC_A17 FSMC_A18

USART3_CK USART3_CTS TIM4_CH1 / USART3_RTS TIM4_CH2

H9 G9 L10 K10 K10 J10 G8 F8 -

K11 H10 K12 G10 J12 J11 J10 H12 H11 H10 G11 G10 F10 -

61 85 62 86 87 88 89 90 91 92 93 94 95

FSMC_D0 FSMC_D1 FSMC_A12 FSMC_A13 FSMC_A14 FSMC_A15 FSMC_INT2 FSMC_INT3

TIM4_CH3 TIM4_CH4

G12 F10 E1 37 63 96 F12 E10 E2 38 64 97 F11 F9 E3 39 65 98 E11 E9 D1 40 66 99 E12 D9 E4 41 67 100 D12 C9 D2 42 68 101 D11 D10 D3 43 69 102 C12 C10 C1 44 70 103 B12 B10 C2 45 71 104

I2S2_MCK/ TIM8_CH1/SDIO_D6 I2S3_MCK/ TIM8_CH2/SDIO_D7 TIM8_CH3/SDIO_D0 TIM8_CH4/SDIO_D1 USART1_CK/ TIM1_CH1(8)/MCO USART1_TX(8)/ TIM1_CH2(8) USART1_RX(8)/ TIM1_CH3(8) USART1_CTS/USBDM CAN_RX(8)/TIM1_CH4(8) USART1_RTS/USBDP/ CAN_TX(8)/TIM1_ETR(8)

TIM3_CH1 TIM3_CH2 TIM3_CH3 TIM3_CH4

Doc ID 14611 Rev 7

33/123

Pinouts and pin descriptions Table 5.
LFBGA144 LFBGA100

STM32F103xC, STM32F103xD, STM32F103xE

High-density STM32F103xx pin definitions (continued)
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

A12 A10 D4 46 72 105 C11 F8 73 106

PA13

I/O FT

JTMSSWDIO Not connected

PA13

G9 E6 B1 47 74 107 F9 F6 A1 48 75 108

VSS_2 VDD_2 PA14 PA15 PC10 PC11 PC12 PD0 PD1 PD2 PD3 PD4 PD5 VSS_10 VDD_10 PD6 PD7 PG9 PG10 PG11 PG12 PG13 PG14 VSS_11 VDD_11 PG15

S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT I/O FT S S I/O FT

VSS_2 VDD_2 JTCKSWCLK JTDI PC10 PC11 PC12 OSC_IN(9) OSC_OUT(9) PD2 PD3 PD4 PD5 VSS_10 VDD_10 PD6 PD7 PG9 PG10 PG11 PG12 PG13 PG14 VSS_11 VDD_11 PG15 FSMC_NWAIT FSMC_NE1/FSMC_NCE2 FSMC_NE2/FSMC_NCE3 FSMC_NCE4_1/ FSMC_NE3 FSMC_NCE4_2 FSMC_NE4 FSMC_A24 FSMC_A25 USART2_RX USART2_CK SPI3_NSS/ I2S3_WS UART4_TX/SDIO_D2 UART4_RX/SDIO_D3 UART5_TX/SDIO_CK FSMC_D2(10) FSMC_D3(10) TIM3_ETR/UART5_RX SDIO_CMD FSMC_CLK FSMC_NOE FSMC_NWE USART2_CTS USART2_RTS USART2_TX PA14 TIM2_CH1_ETR PA15 / SPI1_NSS USART3_TX USART3_RX USART3_CK CAN_RX CAN_TX

A11 A9 B2 49 76 109 A10 A8 C3 50 77 110 B11 B9 A2 51 78 111 B10 B8 B3 52 79 112 C10 C8 C4 53 80 113 E10 D8 D8 D10 E8 D7 E9 5 6 81 114 82 115

B7 A3 54 83 116 84 117 85 118 86 119 - 120 - 121 87 122 88 123 - 124 - 125 - 126 - 127 - 128 - 129 - 130 - 131 - 132

D9 C7 C9 D7 B9 E7 F7 B6 -

A8 C6 A9 D6 E8 D8 C8 B8 D7 C7 E6 F6 B7 -

34/123

Doc ID 14611 Rev 7

STM32F103xC, STM32F103xD, STM32F103xE Table 5.
LFBGA144 LFBGA100

Pinouts and pin descriptions

High-density STM32F103xx pin definitions (continued)
I / O Level(2) Pins WLCSP64 LQFP100 LQFP144 LQFP64 Pin name Type(1) Alternate functions(4) Main function(3) (after reset)

Default

Remap

A7

A7 A4 55 89 133

PB3/

I/O FT

JTDO

SPI3_SCK / I2S3_CK/

PB3/TRACESWO TIM2_CH2 / SPI1_SCK PB4 / TIM3_CH1 SPI1_MISO TIM3_CH2 / SPI1_MOSI USART1_TX USART1_RX

A6

A6 B4 56 90 134

PB4 PB5 PB6 PB7 BOOT0 PB8 PB9 PE0 PE1 VSS_3 VDD_3

I/O FT I/O I/O FT I/O FT I I/O FT I/O FT I/O FT I/O FT S S

NJTRST PB5 PB6 PB7 BOOT0 PB8 PB9 PE0 PE1 VSS_3 VDD_3

SPI3_MISO I2C1_SMBA/ SPI3_MOSI I2S3_SD I2C1_SCL(8)/ TIM4_CH1(8) / FSMC_NADV / TIM4_CH2(8) I2C1_SDA(8)

B6 C5 A5 57 91 135 C6 B5 B5 58 92 136 D6 A5 C5 59 93 137 D5 D5 A6 60 94 138 C5 B4 D5 61 95 139 B5 A4 B6 62 96 140 97 141 98 142

TIM4_CH3(8)/SDIO_D4 TIM4_CH4(8)/SDIO_D5 TIM4_ETR / FSMC_NBL0 FSMC_NBL1

I2C1_SCL/ CAN_RX I2C1_SDA / CAN_TX

A5 D4 A4 C4 E5 F5

E5 A7 63 99 143 F5 A8 64 100 144

1. I = input, O = output, S = supply. 2. FT = 5 V tolerant. 3. Function availability depends on the chosen device. 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register). 5. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED). 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com. 7. Unlike in the LQFP64 package, there is no PC3 in the WLCSP package. The VREF+ functionality is provided instead. 8. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com. 9. For the LQFP64 package, the pins number 5 and 6 are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100/BGA100 and LQFP144/BGA144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual. 10. For devices delivered in LQFP64 packages, the FSMC function is not available.

Doc ID 14611 Rev 7

35/123

</pre>
</body>
</html>
