//IP Functional Simulation Model
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_simgen 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Intel disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = cycloneive_pll 1 lut 6 
`timescale 1 ps / 1 ps
module  soc_sample_clk
	( 
	address,
	areset,
	c0,
	clk,
	configupdate,
	locked,
	phasecounterselect,
	phasedone,
	phasestep,
	phaseupdown,
	read,
	readdata,
	reset,
	scanclk,
	scanclkena,
	scandata,
	scandataout,
	scandone,
	write,
	writedata) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  address;
	input   areset;
	output   c0;
	input   clk;
	input   configupdate;
	output   locked;
	input   [3:0]  phasecounterselect;
	output   phasedone;
	input   phasestep;
	input   phaseupdown;
	input   read;
	output   [31:0]  readdata;
	input   reset;
	input   scanclk;
	input   scanclkena;
	input   scandata;
	output   scandataout;
	output   scandone;
	input   write;
	input   [31:0]  writedata;

	wire  [4:0]   wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_clk;
	wire  wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_fbout;
	wire  wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_locked;
	reg	soc_sample_clk_soc_sample_clk_altpll_h842_sd1_pll_lock_sync_135q;
	reg	soc_sample_clk_pfdena_reg_7q;
	reg	soc_sample_clk_prev_reset_5q;
	reg	soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe4a_0_127q;
	reg	soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe5a_0_130q;
	reg	soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe6a_0_128q;
	wire  s_wire_soc_sample_clk_comb_4_dataout;
	wire  s_wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_locked_138_dataout;
	wire  s_wire_soc_sample_clk_w_select_control_18_dataout;
	wire  s_wire_soc_sample_clk_w_select_status_21_dataout;
	wire  s_wire_soc_sample_clk_wire_pfdena_reg_ena_16_dataout;
	wire  s_wire_vcc;

	cycloneive_pll   soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158
	( 
	.activeclock(),
	.areset(s_wire_soc_sample_clk_comb_4_dataout),
	.clk(wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_clk),
	.clkbad(),
	.fbin(wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_fbout),
	.fbout(wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_fbout),
	.inclk({1'b0, clk}),
	.locked(wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_locked),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.vcooverrange(),
	.vcounderrange(),
	.clkswitch(),
	.configupdate(),
	.pfdena(),
	.phasecounterselect(),
	.phasestep(),
	.phaseupdown(),
	.scanclk(),
	.scanclkena(),
	.scandata()
	);
	defparam
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.bandwidth_type = "auto",
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.clk0_divide_by = 3125,
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.clk0_duty_cycle = 50,
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.clk0_multiply_by = 3,
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.clk0_phase_shift = "0",
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.compensate_clock = "clk0",
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.inclk0_input_frequency = 20000,
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.lpm_type = "cycloneive_pll",
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.operation_mode = "normal",
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158.pll_type = "auto";
	initial
	begin
		soc_sample_clk_soc_sample_clk_altpll_h842_sd1_pll_lock_sync_135q = 0;
	end
	always @ ( posedge wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_locked or  posedge s_wire_soc_sample_clk_comb_4_dataout)
	begin
		if (s_wire_soc_sample_clk_comb_4_dataout == 1'b1) 
		begin
			soc_sample_clk_soc_sample_clk_altpll_h842_sd1_pll_lock_sync_135q <= 0;
		end
		else 
		begin
			soc_sample_clk_soc_sample_clk_altpll_h842_sd1_pll_lock_sync_135q <= s_wire_vcc;
		end
	end
	initial
	begin
		soc_sample_clk_pfdena_reg_7q = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			soc_sample_clk_pfdena_reg_7q <= 1;
		end
		else if  (s_wire_soc_sample_clk_wire_pfdena_reg_ena_16_dataout == 1'b1) 
		begin
			soc_sample_clk_pfdena_reg_7q <= writedata[1];
		end
	end
	event soc_sample_clk_pfdena_reg_7q_event;
	initial
		#1 ->soc_sample_clk_pfdena_reg_7q_event;
	always @(soc_sample_clk_pfdena_reg_7q_event)
		soc_sample_clk_pfdena_reg_7q <= 1;
	initial
	begin
		soc_sample_clk_prev_reset_5q = 0;
		soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe4a_0_127q = 0;
		soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe5a_0_130q = 0;
		soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe6a_0_128q = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			soc_sample_clk_prev_reset_5q <= 0;
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe4a_0_127q <= 0;
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe5a_0_130q <= 0;
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe6a_0_128q <= 0;
		end
		else 
		begin
			soc_sample_clk_prev_reset_5q <= (s_wire_soc_sample_clk_wire_pfdena_reg_ena_16_dataout & writedata[0]);
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe4a_0_127q <= s_wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_locked_138_dataout;
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe5a_0_130q <= soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe4a_0_127q;
			soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe6a_0_128q <= soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe5a_0_130q;
		end
	end
	assign
		c0 = wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_clk[0],
		locked = s_wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_locked_138_dataout,
		phasedone = 1'b0,
		readdata = {{30{1'b0}}, (((soc_sample_clk_pfdena_reg_7q & s_wire_soc_sample_clk_w_select_control_18_dataout) | s_wire_soc_sample_clk_w_select_status_21_dataout) & read), (((soc_sample_clk_prev_reset_5q & s_wire_soc_sample_clk_w_select_control_18_dataout) | (s_wire_soc_sample_clk_w_select_status_21_dataout & soc_sample_clk_soc_sample_clk_stdsync_sv6_stdsync2_soc_sample_clk_dffpipe_l2c_dffpipe3_dffe6a_0_128q)) & read)},
		s_wire_soc_sample_clk_comb_4_dataout = (soc_sample_clk_prev_reset_5q | areset),
		s_wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_locked_138_dataout = (soc_sample_clk_soc_sample_clk_altpll_h842_sd1_pll_lock_sync_135q & wire_soc_sample_clk_soc_sample_clk_altpll_h842_sd1_cycloneive_pll_pll7_158_locked),
		s_wire_soc_sample_clk_w_select_control_18_dataout = (address[0] & (~ address[1])),
		s_wire_soc_sample_clk_w_select_status_21_dataout = ((~ address[0]) & (~ address[1])),
		s_wire_soc_sample_clk_wire_pfdena_reg_ena_16_dataout = (s_wire_soc_sample_clk_w_select_control_18_dataout & write),
		s_wire_vcc = 1'b1,
		scandataout = 1'b0,
		scandone = 1'b0;
endmodule //soc_sample_clk
//synopsys translate_on
//VALID FILE
