

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Tue Jan  7 17:04:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25345|  25345|  25345|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25344|  25344|      1584|          -|          -|    16|    no    |
        | + Loop 1.1  |      8|      8|         1|          1|          1|     8|    yes   |
        | + Loop 1.2  |   1571|   1571|         5|          1|          0|  1568|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    459|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    195|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        0|      -|    1068|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1068|    969|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_1_1_x_U106  |network_mux_1287_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_164_16_1_1_x_U105   |network_mux_164_16_1_1_x   |        0|      0|  0|  65|    0|
    |network_mux_164_32_1_1_U107     |network_mux_164_32_1_1     |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0| 195|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_9ns_9s_12_1_1_U108  |network_mac_muladd_4ns_9ns_9s_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_1350_p2       |     *    |      2|  0|  20|          32|          16|
    |add_ln24_fu_594_p2        |     +    |      0|  0|  12|          12|           8|
    |add_ln31_fu_1074_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln33_fu_1224_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln39_4_fu_1204_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln39_fu_1062_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln47_1_fu_1422_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln47_fu_1260_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_1380_p2         |     +    |      0|  0|  30|          23|          23|
    |i_fu_672_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_1218_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_606_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_1080_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_1172_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp_3_fu_687_p129         |     +    |      0|  0|  15|           7|           7|
    |sub_ln39_2_fu_1124_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln39_fu_1052_p2       |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_1158_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_600_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln26_fu_666_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_1068_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln33_fu_1086_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln36_2_fu_1255_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_1152_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln36_fu_1178_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_1164_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln32_3_fu_1355_p3  |  select  |      0|  0|  23|           1|          23|
    |select_ln32_4_fu_1130_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_5_fu_1138_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_fu_1092_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1230_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln36_4_fu_1184_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln36_5_fu_1196_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_6_fu_1210_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_fu_1361_p3    |  select  |      0|  0|  23|           1|          23|
    |select_ln46_fu_1404_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_1146_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_1398_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 459|         242|         268|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_583_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_562_p4  |   9|          2|    4|          8|
    |buffer_0_reg_569                  |   9|          2|   23|         46|
    |i_0_reg_514                       |   9|          2|    4|          8|
    |in_d_0_reg_579                    |   9|          2|    4|          8|
    |indvar_flatten18_reg_525          |   9|          2|   11|         22|
    |indvar_flatten_reg_547            |   9|          2|    8|         16|
    |out_d_0_reg_492                   |   9|          2|    5|         10|
    |out_h_0_reg_536                   |   9|          2|    4|          8|
    |out_w_0_reg_558                   |   9|          2|    4|          8|
    |phi_mul_reg_503                   |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 155|         33|   86|        177|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1540                     |  12|   0|   12|          0|
    |add_ln47_reg_1640                     |   9|   0|    9|          0|
    |and_ln32_reg_1593                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |buffer_0_reg_569                      |  23|   0|   23|          0|
    |i_0_reg_514                           |   4|   0|    4|          0|
    |icmp_ln31_reg_1574                    |   1|   0|    1|          0|
    |icmp_ln33_reg_1583                    |   1|   0|    1|          0|
    |icmp_ln36_2_reg_1636                  |   1|   0|    1|          0|
    |in_d_0_reg_579                        |   4|   0|    4|          0|
    |in_d_reg_1620                         |   4|   0|    4|          0|
    |indvar_flatten18_reg_525              |  11|   0|   11|          0|
    |indvar_flatten_reg_547                |   8|   0|    8|          0|
    |input_load_reg_1645                   |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_462           |  32|   0|   32|          0|
    |kernel_buffer_15_17_fu_410            |  32|   0|   32|          0|
    |kernel_buffer_15_18_fu_414            |  32|   0|   32|          0|
    |kernel_buffer_15_19_fu_418            |  32|   0|   32|          0|
    |kernel_buffer_15_20_fu_422            |  32|   0|   32|          0|
    |kernel_buffer_15_21_fu_426            |  32|   0|   32|          0|
    |kernel_buffer_15_22_fu_430            |  32|   0|   32|          0|
    |kernel_buffer_15_23_fu_434            |  32|   0|   32|          0|
    |kernel_buffer_15_24_fu_438            |  32|   0|   32|          0|
    |kernel_buffer_15_25_fu_442            |  32|   0|   32|          0|
    |kernel_buffer_15_26_fu_446            |  32|   0|   32|          0|
    |kernel_buffer_15_27_fu_450            |  32|   0|   32|          0|
    |kernel_buffer_15_28_fu_454            |  32|   0|   32|          0|
    |kernel_buffer_15_29_fu_458            |  32|   0|   32|          0|
    |kernel_buffer_15_fu_406               |  32|   0|   32|          0|
    |mul_ln39_reg_1655                     |  32|   0|   32|          0|
    |out_d_0_reg_492                       |   5|   0|    5|          0|
    |out_d_reg_1549                        |   5|   0|    5|          0|
    |out_h_0_reg_536                       |   4|   0|    4|          0|
    |out_w_0_reg_558                       |   4|   0|    4|          0|
    |phi_mul_reg_503                       |  12|   0|   12|          0|
    |select_ln32_4_reg_1588                |   8|   0|    9|          1|
    |select_ln36_4_reg_1603                |   4|   0|    4|          0|
    |select_ln36_4_reg_1603_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln36_5_reg_1609                |   4|   0|    4|          0|
    |select_ln36_6_reg_1615                |   9|   0|    9|          0|
    |sext_ln34_reg_1554                    |  23|   0|   23|          0|
    |shl_ln_reg_1561                       |   4|   0|    7|          3|
    |tmp_reg_1650                          |  32|   0|   32|          0|
    |zext_ln24_reg_1535                    |  12|   0|   13|          1|
    |add_ln47_reg_1640                     |  64|  32|    9|          0|
    |and_ln32_reg_1593                     |  64|  32|    1|          0|
    |icmp_ln31_reg_1574                    |  64|  32|    1|          0|
    |icmp_ln33_reg_1583                    |  64|  32|    1|          0|
    |icmp_ln36_2_reg_1636                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1068| 160|  766|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %phi_mul to i13" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 29 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln24 = add i12 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 35 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.06ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 4191, i16 3299, i16 217, i16 -3268, i16 4729, i16 3727, i16 -1138, i16 -2589, i16 -3492, i16 -1563, i16 -1994, i16 -2535, i16 -1655, i16 -384, i16 2008, i16 2273, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 36 'mux' 'tmp_9' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_9 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 37 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln25, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 39 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.10>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 42 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 43 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (4.23ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 8596, i16 3186, i16 2265, i16 -3799, i16 -10390, i16 5004, i16 -5693, i16 -5441, i16 -2342, i16 17912, i16 588, i16 1599, i16 -8882, i16 -10783, i16 3482, i16 8317, i16 5019, i16 353, i16 2523, i16 -5254, i16 -1195, i16 -1625, i16 2022, i16 -6200, i16 3019, i16 -5987, i16 13989, i16 -2246, i16 -5290, i16 2895, i16 -11950, i16 2861, i16 -2308, i16 2184, i16 614, i16 8406, i16 -375, i16 -7853, i16 -589, i16 -2442, i16 38, i16 -6294, i16 1598, i16 2225, i16 6486, i16 -5076, i16 3443, i16 -264, i16 -2767, i16 1038, i16 5618, i16 -684, i16 5376, i16 -2570, i16 8142, i16 9206, i16 6526, i16 3394, i16 -2678, i16 -1608, i16 -7293, i16 3303, i16 -5559, i16 35, i16 -1630, i16 672, i16 -5577, i16 -4033, i16 517, i16 1119, i16 1858, i16 1027, i16 -543, i16 1410, i16 2926, i16 -1670, i16 -5836, i16 -9274, i16 -2721, i16 7018, i16 -1988, i16 -1780, i16 4238, i16 -4259, i16 -4983, i16 8247, i16 -6720, i16 -469, i16 5032, i16 2190, i16 -4507, i16 1000, i16 2666, i16 -3106, i16 4593, i16 4167, i16 3606, i16 29, i16 1507, i16 -7141, i16 -8832, i16 8788, i16 -4046, i16 -3119, i16 4664, i16 11, i16 8936, i16 -6376, i16 -13304, i16 11522, i16 -8105, i16 -10623, i16 -13215, i16 1830, i16 -3550, i16 1624, i16 3258, i16 -2179, i16 4643, i16 4193, i16 4169, i16 -1741, i16 7676, i16 -1013, i16 -3635, i16 1339, i16 907, i16 -12012, i7 %add_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'mux' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 4.23> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.36>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'store' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'br' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'store' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'br' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'store' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'store' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'br' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'br' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'store' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'br' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'store' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'br' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'br' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'br' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_s)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'specregionend' 'empty_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 84 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i11 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 86 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 87 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %select_ln36_5, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 89 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 90 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 92 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 93 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %shl_ln1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 94 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln39_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 95 'bitconcatenate' 'shl_ln39_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i5 %shl_ln39_3 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 96 'zext' 'zext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln39 = sub i9 %zext_ln39, %zext_ln39_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 97 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 98 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln39 = add i9 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 99 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp eq i11 %indvar_flatten18, -480" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 100 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.63ns)   --->   "%add_ln31 = add i11 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 101 'add' 'add_ln31' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 103 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp eq i8 %indvar_flatten, 112" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 104 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 105 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 106 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i8 %shl_ln39_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 107 'zext' 'zext_ln39_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln39_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 108 'bitconcatenate' 'shl_ln39_3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i5 %shl_ln39_3_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 109 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln39_2 = sub i9 %zext_ln39_8, %zext_ln39_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 110 'sub' 'sub_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.96ns)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i9 %sub_ln39_2, i9 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 111 'select' 'select_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_6)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i9 %sub_ln39_2, i9 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 112 'select' 'select_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 113 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 114 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 115 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 116 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln32, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 117 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_4)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 118 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36_4 = select i1 %or_ln36, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 119 'select' 'select_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 120 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.02ns)   --->   "%select_ln36_5 = select i1 %and_ln32, i4 %out_w, i4 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 121 'select' 'select_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.82ns)   --->   "%add_ln39_4 = add i9 %select_ln32_4, %zext_ln36_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 122 'add' 'add_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln36_6 = select i1 %and_ln32, i9 %add_ln39_4, i9 %select_ln32_5" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 123 'select' 'select_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln36_4, 1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 124 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.91ns)   --->   "%add_ln33 = add i8 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 125 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.24ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i8 1, i8 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 126 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 127 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.63>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i4 %select_ln36_5 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 128 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %select_ln36_6 to i12" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 129 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i4 %select_ln36_4 to i12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 130 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i12 %zext_ln39_10, 196" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 131 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i12 %sext_ln36, %mul_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 132 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i12 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 133 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'zext' 'zext_ln39_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln36_2 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 137 'icmp' 'icmp_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_2, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 138 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.82ns)   --->   "%add_ln47 = add i9 %zext_ln36_3, %select_ln32_4" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 139 'add' 'add_ln47' <Predicate = (icmp_ln36_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17_1 = load i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'load' 'kernel_buffer_15_17_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18_1 = load i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'kernel_buffer_15_18_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19_1 = load i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'load' 'kernel_buffer_15_19_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20_1 = load i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'kernel_buffer_15_20_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21_1 = load i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'kernel_buffer_15_21_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22_1 = load i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_22_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23_1 = load i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_23_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24_1 = load i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_24_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25_1 = load i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'kernel_buffer_15_25_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26_1 = load i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'load' 'kernel_buffer_15_26_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27_1 = load i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'load' 'kernel_buffer_15_27_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28_1 = load i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'load' 'kernel_buffer_15_28_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29_1 = load i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'load' 'kernel_buffer_15_29_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 155 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 156 [1/1] (2.06ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_17_1, i32 %kernel_buffer_15_18_1, i32 %kernel_buffer_15_19_1, i32 %kernel_buffer_15_20_1, i32 %kernel_buffer_15_21_1, i32 %kernel_buffer_15_22_1, i32 %kernel_buffer_15_23_1, i32 undef, i32 %kernel_buffer_15_24_1, i32 %kernel_buffer_15_25_1, i32 %kernel_buffer_15_26_1, i32 %kernel_buffer_15_27_1, i32 %kernel_buffer_15_28_1, i32 %kernel_buffer_15_29_1, i32 %kernel_buffer_15_01, i4 %select_ln36_4)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'mux' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.53>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 159 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 160 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i23 %sext_ln34, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 161 'select' 'select_ln32_3' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 162 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %and_ln32, i23 %sext_ln34, i23 %select_ln32_3" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 163 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 164 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 165 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln3 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln39, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 166 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_3 = sext i19 %trunc_ln3 to i23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 167 'sext' 'sext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %sext_ln39_3, %select_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 168 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 169 'specregionend' 'empty_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 170 'bitselect' 'tmp_4' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 171 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_4, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 172 'xor' 'xor_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 173 'select' 'select_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 174 'and' 'and_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %add_ln47 to i13" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 175 'sext' 'sext_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (1.54ns)   --->   "%add_ln47_1 = add i13 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 176 'add' 'add_ln47_1' <Predicate = (icmp_ln36_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i13 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 177 'sext' 'sext_ln47_1' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_1 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 178 'zext' 'zext_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 179 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 180 'store' <Predicate = (icmp_ln36_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 181 'br' <Predicate = (icmp_ln36_2)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 00111111111]
kernel_buffer_15_17   (alloca           ) [ 00111111111]
kernel_buffer_15_18   (alloca           ) [ 00111111111]
kernel_buffer_15_19   (alloca           ) [ 00111111111]
kernel_buffer_15_20   (alloca           ) [ 00111111111]
kernel_buffer_15_21   (alloca           ) [ 00111111111]
kernel_buffer_15_22   (alloca           ) [ 00111111111]
kernel_buffer_15_23   (alloca           ) [ 00111111111]
kernel_buffer_15_24   (alloca           ) [ 00111111111]
kernel_buffer_15_25   (alloca           ) [ 00111111111]
kernel_buffer_15_26   (alloca           ) [ 00111111111]
kernel_buffer_15_27   (alloca           ) [ 00111111111]
kernel_buffer_15_28   (alloca           ) [ 00111111111]
kernel_buffer_15_29   (alloca           ) [ 00111111111]
kernel_buffer_15_016  (alloca           ) [ 00111111111]
br_ln24               (br               ) [ 01111111111]
out_d_0               (phi              ) [ 00100000000]
phi_mul               (phi              ) [ 00100000000]
zext_ln24             (zext             ) [ 00011111110]
add_ln24              (add              ) [ 01111111111]
icmp_ln24             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d                 (add              ) [ 01111111111]
br_ln24               (br               ) [ 00000000000]
trunc_ln25            (trunc            ) [ 00000000000]
tmp_9                 (mux              ) [ 00000000000]
sext_ln34             (sext             ) [ 00011111110]
shl_ln                (bitconcatenate   ) [ 00010000000]
br_ln26               (br               ) [ 00111111111]
ret_ln0               (ret              ) [ 00000000000]
i_0                   (phi              ) [ 00010000000]
icmp_ln26             (icmp             ) [ 00111111111]
empty_19              (speclooptripcount) [ 00000000000]
i                     (add              ) [ 00111111111]
br_ln26               (br               ) [ 00000000000]
tmp_s                 (specregionbegin  ) [ 00000000000]
specpipeline_ln27     (specpipeline     ) [ 00000000000]
zext_ln28             (zext             ) [ 00000000000]
add_ln28              (add              ) [ 00000000000]
tmp_3                 (mux              ) [ 00000000000]
kernel_buffer_0       (sext             ) [ 00000000000]
switch_ln28           (switch           ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
empty_20              (specregionend    ) [ 00000000000]
br_ln26               (br               ) [ 00111111111]
br_ln32               (br               ) [ 00111111111]
indvar_flatten18      (phi              ) [ 00000111110]
out_h_0               (phi              ) [ 00000111110]
indvar_flatten        (phi              ) [ 00000111110]
out_w_0               (phi              ) [ 00000111110]
buffer_0              (phi              ) [ 00000111110]
in_d_0                (phi              ) [ 00000111110]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
shl_ln1               (bitconcatenate   ) [ 00000000000]
zext_ln39             (zext             ) [ 00000000000]
shl_ln39_3            (bitconcatenate   ) [ 00000000000]
zext_ln39_7           (zext             ) [ 00000000000]
sub_ln39              (sub              ) [ 00000000000]
zext_ln36             (zext             ) [ 00000000000]
add_ln39              (add              ) [ 00000000000]
icmp_ln31             (icmp             ) [ 00111111111]
add_ln31              (add              ) [ 00111111111]
br_ln31               (br               ) [ 00000000000]
out_h                 (add              ) [ 00000000000]
icmp_ln33             (icmp             ) [ 00000111110]
select_ln32           (select           ) [ 00000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 00000000000]
zext_ln39_8           (zext             ) [ 00000000000]
shl_ln39_3_mid1       (bitconcatenate   ) [ 00000000000]
zext_ln39_9           (zext             ) [ 00000000000]
sub_ln39_2            (sub              ) [ 00000000000]
select_ln32_4         (select           ) [ 00000110000]
select_ln32_5         (select           ) [ 00000000000]
xor_ln32              (xor              ) [ 00000000000]
icmp_ln36             (icmp             ) [ 00000000000]
and_ln32              (and              ) [ 00000111110]
select_ln31           (select           ) [ 00111111111]
out_w                 (add              ) [ 00000000000]
or_ln36               (or               ) [ 00000000000]
select_ln36_4         (select           ) [ 00000111000]
zext_ln36_2           (zext             ) [ 00000000000]
select_ln36_5         (select           ) [ 00111111111]
add_ln39_4            (add              ) [ 00000000000]
select_ln36_6         (select           ) [ 00000110000]
in_d                  (add              ) [ 00111111111]
add_ln33              (add              ) [ 00000000000]
select_ln33           (select           ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
zext_ln36_3           (zext             ) [ 00000000000]
sext_ln36             (sext             ) [ 00000000000]
zext_ln39_10          (zext             ) [ 00000000000]
mul_ln39_2            (mul              ) [ 00000000000]
add_ln39_1            (add              ) [ 00000000000]
sext_ln39             (sext             ) [ 00000000000]
zext_ln39_6           (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000101000]
icmp_ln36_2           (icmp             ) [ 00111111111]
br_ln36               (br               ) [ 00000000000]
add_ln47              (add              ) [ 00000101110]
kernel_buffer_15_lo   (load             ) [ 00000000000]
kernel_buffer_15_17_1 (load             ) [ 00000000000]
kernel_buffer_15_18_1 (load             ) [ 00000000000]
kernel_buffer_15_19_1 (load             ) [ 00000000000]
kernel_buffer_15_20_1 (load             ) [ 00000000000]
kernel_buffer_15_21_1 (load             ) [ 00000000000]
kernel_buffer_15_22_1 (load             ) [ 00000000000]
kernel_buffer_15_23_1 (load             ) [ 00000000000]
kernel_buffer_15_24_1 (load             ) [ 00000000000]
kernel_buffer_15_25_1 (load             ) [ 00000000000]
kernel_buffer_15_26_1 (load             ) [ 00000000000]
kernel_buffer_15_27_1 (load             ) [ 00000000000]
kernel_buffer_15_28_1 (load             ) [ 00000000000]
kernel_buffer_15_29_1 (load             ) [ 00000000000]
kernel_buffer_15_01   (load             ) [ 00000000000]
input_load            (load             ) [ 00000100100]
tmp                   (mux              ) [ 00000100100]
sext_ln39_1           (sext             ) [ 00000000000]
mul_ln39              (mul              ) [ 00000100010]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
empty_21              (speclooptripcount) [ 00000000000]
select_ln32_3         (select           ) [ 00000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
select_ln36           (select           ) [ 00000000000]
tmp_8                 (specregionbegin  ) [ 00000000000]
specpipeline_ln38     (specpipeline     ) [ 00000000000]
trunc_ln3             (partselect       ) [ 00000000000]
sext_ln39_3           (sext             ) [ 00000000000]
buffer                (add              ) [ 00111100001]
empty_22              (specregionend    ) [ 00000000000]
tmp_4                 (bitselect        ) [ 00000000000]
trunc_ln46            (trunc            ) [ 00000000000]
xor_ln46              (xor              ) [ 00000000000]
select_ln46           (select           ) [ 00000000000]
and_ln47              (and              ) [ 00000000000]
sext_ln47             (sext             ) [ 00000000000]
add_ln47_1            (add              ) [ 00000000000]
sext_ln47_1           (sext             ) [ 00000000000]
zext_ln47             (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000000000]
store_ln47            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
br_ln0                (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.128i16.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1004" name="kernel_buffer_15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="kernel_buffer_15_17_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_17/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="kernel_buffer_15_18_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_18/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="kernel_buffer_15_19_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_19/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="kernel_buffer_15_20_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_20/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="kernel_buffer_15_21_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_21/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="kernel_buffer_15_22_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_22/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="kernel_buffer_15_23_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_23/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="kernel_buffer_15_24_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_24/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kernel_buffer_15_25_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_25/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="kernel_buffer_15_26_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_26/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="kernel_buffer_15_27_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_27/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="kernel_buffer_15_28_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_28/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="kernel_buffer_15_29_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_29/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="kernel_buffer_15_016_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="input_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="output_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln47_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/9 "/>
</bind>
</comp>

<comp id="492" class="1005" name="out_d_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="out_d_0_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="phi_mul_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="1"/>
<pin id="505" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="507" class="1004" name="phi_mul_phi_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="12" slack="0"/>
<pin id="511" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_0_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="i_0_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="indvar_flatten18_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="1"/>
<pin id="527" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="indvar_flatten18_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="out_h_0_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="1"/>
<pin id="538" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="out_h_0_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_flatten_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="indvar_flatten_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="out_w_0_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="out_w_0_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="569" class="1005" name="buffer_0_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="23" slack="4"/>
<pin id="571" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="buffer_0_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="23" slack="1"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="16" slack="3"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="579" class="1005" name="in_d_0_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="in_d_0_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln24_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln24_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="0"/>
<pin id="596" dir="0" index="1" bw="9" slack="0"/>
<pin id="597" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln24_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="out_d_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln25_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_9_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="14" slack="0"/>
<pin id="619" dir="0" index="2" bw="13" slack="0"/>
<pin id="620" dir="0" index="3" bw="9" slack="0"/>
<pin id="621" dir="0" index="4" bw="13" slack="0"/>
<pin id="622" dir="0" index="5" bw="14" slack="0"/>
<pin id="623" dir="0" index="6" bw="13" slack="0"/>
<pin id="624" dir="0" index="7" bw="12" slack="0"/>
<pin id="625" dir="0" index="8" bw="13" slack="0"/>
<pin id="626" dir="0" index="9" bw="13" slack="0"/>
<pin id="627" dir="0" index="10" bw="12" slack="0"/>
<pin id="628" dir="0" index="11" bw="12" slack="0"/>
<pin id="629" dir="0" index="12" bw="13" slack="0"/>
<pin id="630" dir="0" index="13" bw="12" slack="0"/>
<pin id="631" dir="0" index="14" bw="10" slack="0"/>
<pin id="632" dir="0" index="15" bw="12" slack="0"/>
<pin id="633" dir="0" index="16" bw="13" slack="0"/>
<pin id="634" dir="0" index="17" bw="4" slack="0"/>
<pin id="635" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln34_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="shl_ln_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln26_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="0"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="i_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln28_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln28_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="1"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="15" slack="0"/>
<pin id="690" dir="0" index="2" bw="13" slack="0"/>
<pin id="691" dir="0" index="3" bw="13" slack="0"/>
<pin id="692" dir="0" index="4" bw="13" slack="0"/>
<pin id="693" dir="0" index="5" bw="15" slack="0"/>
<pin id="694" dir="0" index="6" bw="14" slack="0"/>
<pin id="695" dir="0" index="7" bw="14" slack="0"/>
<pin id="696" dir="0" index="8" bw="14" slack="0"/>
<pin id="697" dir="0" index="9" bw="13" slack="0"/>
<pin id="698" dir="0" index="10" bw="16" slack="0"/>
<pin id="699" dir="0" index="11" bw="11" slack="0"/>
<pin id="700" dir="0" index="12" bw="12" slack="0"/>
<pin id="701" dir="0" index="13" bw="15" slack="0"/>
<pin id="702" dir="0" index="14" bw="15" slack="0"/>
<pin id="703" dir="0" index="15" bw="13" slack="0"/>
<pin id="704" dir="0" index="16" bw="15" slack="0"/>
<pin id="705" dir="0" index="17" bw="14" slack="0"/>
<pin id="706" dir="0" index="18" bw="10" slack="0"/>
<pin id="707" dir="0" index="19" bw="13" slack="0"/>
<pin id="708" dir="0" index="20" bw="14" slack="0"/>
<pin id="709" dir="0" index="21" bw="12" slack="0"/>
<pin id="710" dir="0" index="22" bw="12" slack="0"/>
<pin id="711" dir="0" index="23" bw="12" slack="0"/>
<pin id="712" dir="0" index="24" bw="14" slack="0"/>
<pin id="713" dir="0" index="25" bw="13" slack="0"/>
<pin id="714" dir="0" index="26" bw="14" slack="0"/>
<pin id="715" dir="0" index="27" bw="15" slack="0"/>
<pin id="716" dir="0" index="28" bw="13" slack="0"/>
<pin id="717" dir="0" index="29" bw="14" slack="0"/>
<pin id="718" dir="0" index="30" bw="13" slack="0"/>
<pin id="719" dir="0" index="31" bw="15" slack="0"/>
<pin id="720" dir="0" index="32" bw="13" slack="0"/>
<pin id="721" dir="0" index="33" bw="13" slack="0"/>
<pin id="722" dir="0" index="34" bw="13" slack="0"/>
<pin id="723" dir="0" index="35" bw="11" slack="0"/>
<pin id="724" dir="0" index="36" bw="15" slack="0"/>
<pin id="725" dir="0" index="37" bw="10" slack="0"/>
<pin id="726" dir="0" index="38" bw="14" slack="0"/>
<pin id="727" dir="0" index="39" bw="11" slack="0"/>
<pin id="728" dir="0" index="40" bw="13" slack="0"/>
<pin id="729" dir="0" index="41" bw="7" slack="0"/>
<pin id="730" dir="0" index="42" bw="14" slack="0"/>
<pin id="731" dir="0" index="43" bw="12" slack="0"/>
<pin id="732" dir="0" index="44" bw="13" slack="0"/>
<pin id="733" dir="0" index="45" bw="14" slack="0"/>
<pin id="734" dir="0" index="46" bw="14" slack="0"/>
<pin id="735" dir="0" index="47" bw="13" slack="0"/>
<pin id="736" dir="0" index="48" bw="10" slack="0"/>
<pin id="737" dir="0" index="49" bw="13" slack="0"/>
<pin id="738" dir="0" index="50" bw="12" slack="0"/>
<pin id="739" dir="0" index="51" bw="14" slack="0"/>
<pin id="740" dir="0" index="52" bw="11" slack="0"/>
<pin id="741" dir="0" index="53" bw="14" slack="0"/>
<pin id="742" dir="0" index="54" bw="13" slack="0"/>
<pin id="743" dir="0" index="55" bw="14" slack="0"/>
<pin id="744" dir="0" index="56" bw="15" slack="0"/>
<pin id="745" dir="0" index="57" bw="14" slack="0"/>
<pin id="746" dir="0" index="58" bw="13" slack="0"/>
<pin id="747" dir="0" index="59" bw="13" slack="0"/>
<pin id="748" dir="0" index="60" bw="12" slack="0"/>
<pin id="749" dir="0" index="61" bw="14" slack="0"/>
<pin id="750" dir="0" index="62" bw="13" slack="0"/>
<pin id="751" dir="0" index="63" bw="14" slack="0"/>
<pin id="752" dir="0" index="64" bw="7" slack="0"/>
<pin id="753" dir="0" index="65" bw="12" slack="0"/>
<pin id="754" dir="0" index="66" bw="11" slack="0"/>
<pin id="755" dir="0" index="67" bw="14" slack="0"/>
<pin id="756" dir="0" index="68" bw="13" slack="0"/>
<pin id="757" dir="0" index="69" bw="11" slack="0"/>
<pin id="758" dir="0" index="70" bw="12" slack="0"/>
<pin id="759" dir="0" index="71" bw="12" slack="0"/>
<pin id="760" dir="0" index="72" bw="12" slack="0"/>
<pin id="761" dir="0" index="73" bw="11" slack="0"/>
<pin id="762" dir="0" index="74" bw="12" slack="0"/>
<pin id="763" dir="0" index="75" bw="13" slack="0"/>
<pin id="764" dir="0" index="76" bw="12" slack="0"/>
<pin id="765" dir="0" index="77" bw="14" slack="0"/>
<pin id="766" dir="0" index="78" bw="15" slack="0"/>
<pin id="767" dir="0" index="79" bw="13" slack="0"/>
<pin id="768" dir="0" index="80" bw="14" slack="0"/>
<pin id="769" dir="0" index="81" bw="12" slack="0"/>
<pin id="770" dir="0" index="82" bw="12" slack="0"/>
<pin id="771" dir="0" index="83" bw="14" slack="0"/>
<pin id="772" dir="0" index="84" bw="14" slack="0"/>
<pin id="773" dir="0" index="85" bw="14" slack="0"/>
<pin id="774" dir="0" index="86" bw="15" slack="0"/>
<pin id="775" dir="0" index="87" bw="14" slack="0"/>
<pin id="776" dir="0" index="88" bw="10" slack="0"/>
<pin id="777" dir="0" index="89" bw="14" slack="0"/>
<pin id="778" dir="0" index="90" bw="13" slack="0"/>
<pin id="779" dir="0" index="91" bw="14" slack="0"/>
<pin id="780" dir="0" index="92" bw="11" slack="0"/>
<pin id="781" dir="0" index="93" bw="13" slack="0"/>
<pin id="782" dir="0" index="94" bw="13" slack="0"/>
<pin id="783" dir="0" index="95" bw="14" slack="0"/>
<pin id="784" dir="0" index="96" bw="14" slack="0"/>
<pin id="785" dir="0" index="97" bw="13" slack="0"/>
<pin id="786" dir="0" index="98" bw="6" slack="0"/>
<pin id="787" dir="0" index="99" bw="12" slack="0"/>
<pin id="788" dir="0" index="100" bw="14" slack="0"/>
<pin id="789" dir="0" index="101" bw="15" slack="0"/>
<pin id="790" dir="0" index="102" bw="15" slack="0"/>
<pin id="791" dir="0" index="103" bw="13" slack="0"/>
<pin id="792" dir="0" index="104" bw="13" slack="0"/>
<pin id="793" dir="0" index="105" bw="14" slack="0"/>
<pin id="794" dir="0" index="106" bw="5" slack="0"/>
<pin id="795" dir="0" index="107" bw="15" slack="0"/>
<pin id="796" dir="0" index="108" bw="14" slack="0"/>
<pin id="797" dir="0" index="109" bw="15" slack="0"/>
<pin id="798" dir="0" index="110" bw="15" slack="0"/>
<pin id="799" dir="0" index="111" bw="14" slack="0"/>
<pin id="800" dir="0" index="112" bw="15" slack="0"/>
<pin id="801" dir="0" index="113" bw="15" slack="0"/>
<pin id="802" dir="0" index="114" bw="12" slack="0"/>
<pin id="803" dir="0" index="115" bw="13" slack="0"/>
<pin id="804" dir="0" index="116" bw="12" slack="0"/>
<pin id="805" dir="0" index="117" bw="13" slack="0"/>
<pin id="806" dir="0" index="118" bw="13" slack="0"/>
<pin id="807" dir="0" index="119" bw="14" slack="0"/>
<pin id="808" dir="0" index="120" bw="14" slack="0"/>
<pin id="809" dir="0" index="121" bw="14" slack="0"/>
<pin id="810" dir="0" index="122" bw="12" slack="0"/>
<pin id="811" dir="0" index="123" bw="14" slack="0"/>
<pin id="812" dir="0" index="124" bw="11" slack="0"/>
<pin id="813" dir="0" index="125" bw="13" slack="0"/>
<pin id="814" dir="0" index="126" bw="12" slack="0"/>
<pin id="815" dir="0" index="127" bw="11" slack="0"/>
<pin id="816" dir="0" index="128" bw="15" slack="0"/>
<pin id="817" dir="0" index="129" bw="7" slack="0"/>
<pin id="818" dir="1" index="130" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="kernel_buffer_0_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="store_ln28_store_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="2"/>
<pin id="956" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="958" class="1004" name="store_ln28_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="2"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="store_ln28_store_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="2"/>
<pin id="966" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="store_ln28_store_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="2"/>
<pin id="971" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln28_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="2"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="978" class="1004" name="store_ln28_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="2"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="store_ln28_store_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="2"/>
<pin id="986" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="988" class="1004" name="store_ln28_store_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="2"/>
<pin id="991" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="store_ln28_store_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="2"/>
<pin id="996" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln28_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="2"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln28_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="2"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="store_ln28_store_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="2"/>
<pin id="1011" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="store_ln28_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="2"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="store_ln28_store_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="2"/>
<pin id="1021" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="store_ln28_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="2"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="shl_ln1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="4" slack="0"/>
<pin id="1031" dir="0" index="2" bw="1" slack="0"/>
<pin id="1032" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln39_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="shl_ln39_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="0"/>
<pin id="1042" dir="0" index="1" bw="4" slack="0"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_3/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln39_7_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="0"/>
<pin id="1050" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_7/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sub_ln39_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="5" slack="0"/>
<pin id="1055" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/5 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln36_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="0"/>
<pin id="1060" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="add_ln39_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="9" slack="0"/>
<pin id="1064" dir="0" index="1" bw="4" slack="0"/>
<pin id="1065" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln31_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="11" slack="0"/>
<pin id="1070" dir="0" index="1" bw="11" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln31_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="11" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="out_h_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln33_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="select_ln32_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="4" slack="0"/>
<pin id="1095" dir="0" index="2" bw="4" slack="0"/>
<pin id="1096" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="shl_ln39_mid1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln39_8_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_8/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="shl_ln39_3_mid1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="0"/>
<pin id="1114" dir="0" index="1" bw="4" slack="0"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_3_mid1/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="zext_ln39_9_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="5" slack="0"/>
<pin id="1122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_9/5 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sub_ln39_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="5" slack="0"/>
<pin id="1127" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_2/5 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="select_ln32_4_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="9" slack="0"/>
<pin id="1133" dir="0" index="2" bw="9" slack="0"/>
<pin id="1134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="select_ln32_5_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="9" slack="0"/>
<pin id="1141" dir="0" index="2" bw="9" slack="0"/>
<pin id="1142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="xor_ln32_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/5 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="icmp_ln36_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="4" slack="0"/>
<pin id="1154" dir="0" index="1" bw="4" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="and_ln32_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="select_ln31_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="4" slack="0"/>
<pin id="1167" dir="0" index="2" bw="4" slack="0"/>
<pin id="1168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="out_w_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="4" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="or_ln36_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="select_ln36_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="4" slack="0"/>
<pin id="1187" dir="0" index="2" bw="4" slack="0"/>
<pin id="1188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_4/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="zext_ln36_2_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="0"/>
<pin id="1194" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="select_ln36_5_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="4" slack="0"/>
<pin id="1199" dir="0" index="2" bw="4" slack="0"/>
<pin id="1200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_5/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="add_ln39_4_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="9" slack="0"/>
<pin id="1206" dir="0" index="1" bw="4" slack="0"/>
<pin id="1207" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_4/5 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="select_ln36_6_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="9" slack="0"/>
<pin id="1213" dir="0" index="2" bw="9" slack="0"/>
<pin id="1214" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_6/5 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="in_d_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="4" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln33_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="select_ln33_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="8" slack="0"/>
<pin id="1233" dir="0" index="2" bw="8" slack="0"/>
<pin id="1234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="zext_ln36_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="4" slack="1"/>
<pin id="1240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sext_ln36_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="9" slack="1"/>
<pin id="1243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/6 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="zext_ln39_10_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="4" slack="1"/>
<pin id="1246" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_10/6 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln39_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="12" slack="0"/>
<pin id="1249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/6 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="zext_ln39_6_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="12" slack="0"/>
<pin id="1252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_6/6 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="icmp_ln36_2_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="4" slack="1"/>
<pin id="1257" dir="0" index="1" bw="4" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_2/6 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln47_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="0"/>
<pin id="1262" dir="0" index="1" bw="9" slack="1"/>
<pin id="1263" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="kernel_buffer_15_lo_load_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="6"/>
<pin id="1267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/7 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="kernel_buffer_15_17_1_load_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="6"/>
<pin id="1270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_17_1/7 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="kernel_buffer_15_18_1_load_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="6"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_18_1/7 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="kernel_buffer_15_19_1_load_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="6"/>
<pin id="1276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_19_1/7 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="kernel_buffer_15_20_1_load_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="6"/>
<pin id="1279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_20_1/7 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="kernel_buffer_15_21_1_load_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="6"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_21_1/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="kernel_buffer_15_22_1_load_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="6"/>
<pin id="1285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_22_1/7 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="kernel_buffer_15_23_1_load_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="6"/>
<pin id="1288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_23_1/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="kernel_buffer_15_24_1_load_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="6"/>
<pin id="1291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_24_1/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="kernel_buffer_15_25_1_load_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="6"/>
<pin id="1294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_25_1/7 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="kernel_buffer_15_26_1_load_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="6"/>
<pin id="1297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_26_1/7 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="kernel_buffer_15_27_1_load_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="6"/>
<pin id="1300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_27_1/7 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="kernel_buffer_15_28_1_load_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="6"/>
<pin id="1303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_28_1/7 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="kernel_buffer_15_29_1_load_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="6"/>
<pin id="1306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_29_1/7 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="kernel_buffer_15_01_load_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="6"/>
<pin id="1309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/7 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="0"/>
<pin id="1312" dir="0" index="1" bw="32" slack="0"/>
<pin id="1313" dir="0" index="2" bw="32" slack="0"/>
<pin id="1314" dir="0" index="3" bw="32" slack="0"/>
<pin id="1315" dir="0" index="4" bw="32" slack="0"/>
<pin id="1316" dir="0" index="5" bw="32" slack="0"/>
<pin id="1317" dir="0" index="6" bw="32" slack="0"/>
<pin id="1318" dir="0" index="7" bw="32" slack="0"/>
<pin id="1319" dir="0" index="8" bw="32" slack="0"/>
<pin id="1320" dir="0" index="9" bw="1" slack="0"/>
<pin id="1321" dir="0" index="10" bw="32" slack="0"/>
<pin id="1322" dir="0" index="11" bw="32" slack="0"/>
<pin id="1323" dir="0" index="12" bw="32" slack="0"/>
<pin id="1324" dir="0" index="13" bw="32" slack="0"/>
<pin id="1325" dir="0" index="14" bw="32" slack="0"/>
<pin id="1326" dir="0" index="15" bw="32" slack="0"/>
<pin id="1327" dir="0" index="16" bw="32" slack="0"/>
<pin id="1328" dir="0" index="17" bw="4" slack="2"/>
<pin id="1329" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln39_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/8 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="mul_ln39_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="0" index="1" bw="16" slack="0"/>
<pin id="1353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/8 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="select_ln32_3_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="4"/>
<pin id="1357" dir="0" index="1" bw="23" slack="7"/>
<pin id="1358" dir="0" index="2" bw="23" slack="4"/>
<pin id="1359" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/9 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="select_ln36_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="4"/>
<pin id="1363" dir="0" index="1" bw="23" slack="7"/>
<pin id="1364" dir="0" index="2" bw="23" slack="0"/>
<pin id="1365" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/9 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="trunc_ln3_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="19" slack="0"/>
<pin id="1369" dir="0" index="1" bw="32" slack="1"/>
<pin id="1370" dir="0" index="2" bw="5" slack="0"/>
<pin id="1371" dir="0" index="3" bw="6" slack="0"/>
<pin id="1372" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="sext_ln39_3_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="19" slack="0"/>
<pin id="1378" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_3/9 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="buffer_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="19" slack="0"/>
<pin id="1382" dir="0" index="1" bw="23" slack="0"/>
<pin id="1383" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/9 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="tmp_4_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="23" slack="0"/>
<pin id="1389" dir="0" index="2" bw="6" slack="0"/>
<pin id="1390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="trunc_ln46_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="23" slack="0"/>
<pin id="1396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/9 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="xor_ln46_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/9 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="select_ln46_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="0"/>
<pin id="1406" dir="0" index="1" bw="16" slack="0"/>
<pin id="1407" dir="0" index="2" bw="16" slack="0"/>
<pin id="1408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/9 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="and_ln47_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="0"/>
<pin id="1414" dir="0" index="1" bw="16" slack="0"/>
<pin id="1415" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/9 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="sext_ln47_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="9" slack="3"/>
<pin id="1421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/9 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="add_ln47_1_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="12" slack="7"/>
<pin id="1424" dir="0" index="1" bw="9" slack="0"/>
<pin id="1425" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/9 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="sext_ln47_1_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="13" slack="0"/>
<pin id="1429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/9 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="zext_ln47_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="0"/>
<pin id="1433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/9 "/>
</bind>
</comp>

<comp id="1436" class="1007" name="grp_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="4" slack="0"/>
<pin id="1438" dir="0" index="1" bw="12" slack="0"/>
<pin id="1439" dir="0" index="2" bw="9" slack="0"/>
<pin id="1440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/6 add_ln39_1/6 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="kernel_buffer_15_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="2"/>
<pin id="1447" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="kernel_buffer_15_17_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="2"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_17 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="kernel_buffer_15_18_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="2"/>
<pin id="1459" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_18 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="kernel_buffer_15_19_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="2"/>
<pin id="1465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_19 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="kernel_buffer_15_20_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="2"/>
<pin id="1471" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_20 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="kernel_buffer_15_21_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="2"/>
<pin id="1477" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_21 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="kernel_buffer_15_22_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="2"/>
<pin id="1483" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_22 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="kernel_buffer_15_23_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="2"/>
<pin id="1489" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_23 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="kernel_buffer_15_24_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="2"/>
<pin id="1495" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_24 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="kernel_buffer_15_25_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="2"/>
<pin id="1501" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_25 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="kernel_buffer_15_26_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="2"/>
<pin id="1507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_26 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="kernel_buffer_15_27_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="2"/>
<pin id="1513" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_27 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="kernel_buffer_15_28_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="2"/>
<pin id="1519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_28 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="kernel_buffer_15_29_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="2"/>
<pin id="1525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_29 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="kernel_buffer_15_016_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="2"/>
<pin id="1531" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="zext_ln24_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="13" slack="7"/>
<pin id="1537" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="add_ln24_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="12" slack="0"/>
<pin id="1542" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="icmp_ln24_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="1"/>
<pin id="1547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="out_d_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="5" slack="0"/>
<pin id="1551" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1554" class="1005" name="sext_ln34_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="23" slack="3"/>
<pin id="1556" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="shl_ln_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="7" slack="1"/>
<pin id="1563" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1569" class="1005" name="i_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="4" slack="0"/>
<pin id="1571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1574" class="1005" name="icmp_ln31_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="add_ln31_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="11" slack="0"/>
<pin id="1580" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="icmp_ln33_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="4"/>
<pin id="1585" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="select_ln32_4_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="9" slack="1"/>
<pin id="1590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_4 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="and_ln32_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="4"/>
<pin id="1595" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="select_ln31_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="4" slack="0"/>
<pin id="1600" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="select_ln36_4_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="4" slack="1"/>
<pin id="1605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_4 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="select_ln36_5_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="4" slack="0"/>
<pin id="1611" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_5 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="select_ln36_6_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="9" slack="1"/>
<pin id="1617" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_6 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="in_d_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="4" slack="0"/>
<pin id="1622" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1626" class="1005" name="select_ln33_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="0"/>
<pin id="1628" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="input_addr_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="14" slack="1"/>
<pin id="1633" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1636" class="1005" name="icmp_ln36_2_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="3"/>
<pin id="1638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="add_ln47_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="9" slack="3"/>
<pin id="1642" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="input_load_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="16" slack="1"/>
<pin id="1647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1650" class="1005" name="tmp_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="1"/>
<pin id="1652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1655" class="1005" name="mul_ln39_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="1"/>
<pin id="1657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="buffer_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="23" slack="1"/>
<pin id="1662" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="409"><net_src comp="4" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="4" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="4" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="4" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="4" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="4" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="4" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="4" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="4" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="4" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="4" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="382" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="2" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="382" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="362" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="364" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="58" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="578"><net_src comp="572" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="582"><net_src comp="58" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="507" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="507" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="10" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="496" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="12" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="496" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="18" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="496" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="636"><net_src comp="20" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="637"><net_src comp="22" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="638"><net_src comp="24" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="639"><net_src comp="26" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="640"><net_src comp="28" pin="0"/><net_sink comp="616" pin=4"/></net>

<net id="641"><net_src comp="30" pin="0"/><net_sink comp="616" pin=5"/></net>

<net id="642"><net_src comp="32" pin="0"/><net_sink comp="616" pin=6"/></net>

<net id="643"><net_src comp="34" pin="0"/><net_sink comp="616" pin=7"/></net>

<net id="644"><net_src comp="36" pin="0"/><net_sink comp="616" pin=8"/></net>

<net id="645"><net_src comp="38" pin="0"/><net_sink comp="616" pin=9"/></net>

<net id="646"><net_src comp="40" pin="0"/><net_sink comp="616" pin=10"/></net>

<net id="647"><net_src comp="42" pin="0"/><net_sink comp="616" pin=11"/></net>

<net id="648"><net_src comp="44" pin="0"/><net_sink comp="616" pin=12"/></net>

<net id="649"><net_src comp="46" pin="0"/><net_sink comp="616" pin=13"/></net>

<net id="650"><net_src comp="48" pin="0"/><net_sink comp="616" pin=14"/></net>

<net id="651"><net_src comp="50" pin="0"/><net_sink comp="616" pin=15"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="616" pin=16"/></net>

<net id="653"><net_src comp="612" pin="1"/><net_sink comp="616" pin=17"/></net>

<net id="657"><net_src comp="616" pin="18"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="54" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="612" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="518" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="518" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="518" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="819"><net_src comp="78" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="820"><net_src comp="80" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="821"><net_src comp="82" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="822"><net_src comp="84" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="823"><net_src comp="86" pin="0"/><net_sink comp="687" pin=4"/></net>

<net id="824"><net_src comp="88" pin="0"/><net_sink comp="687" pin=5"/></net>

<net id="825"><net_src comp="90" pin="0"/><net_sink comp="687" pin=6"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="687" pin=7"/></net>

<net id="827"><net_src comp="94" pin="0"/><net_sink comp="687" pin=8"/></net>

<net id="828"><net_src comp="96" pin="0"/><net_sink comp="687" pin=9"/></net>

<net id="829"><net_src comp="98" pin="0"/><net_sink comp="687" pin=10"/></net>

<net id="830"><net_src comp="100" pin="0"/><net_sink comp="687" pin=11"/></net>

<net id="831"><net_src comp="102" pin="0"/><net_sink comp="687" pin=12"/></net>

<net id="832"><net_src comp="104" pin="0"/><net_sink comp="687" pin=13"/></net>

<net id="833"><net_src comp="106" pin="0"/><net_sink comp="687" pin=14"/></net>

<net id="834"><net_src comp="108" pin="0"/><net_sink comp="687" pin=15"/></net>

<net id="835"><net_src comp="110" pin="0"/><net_sink comp="687" pin=16"/></net>

<net id="836"><net_src comp="112" pin="0"/><net_sink comp="687" pin=17"/></net>

<net id="837"><net_src comp="114" pin="0"/><net_sink comp="687" pin=18"/></net>

<net id="838"><net_src comp="116" pin="0"/><net_sink comp="687" pin=19"/></net>

<net id="839"><net_src comp="118" pin="0"/><net_sink comp="687" pin=20"/></net>

<net id="840"><net_src comp="120" pin="0"/><net_sink comp="687" pin=21"/></net>

<net id="841"><net_src comp="122" pin="0"/><net_sink comp="687" pin=22"/></net>

<net id="842"><net_src comp="124" pin="0"/><net_sink comp="687" pin=23"/></net>

<net id="843"><net_src comp="126" pin="0"/><net_sink comp="687" pin=24"/></net>

<net id="844"><net_src comp="128" pin="0"/><net_sink comp="687" pin=25"/></net>

<net id="845"><net_src comp="130" pin="0"/><net_sink comp="687" pin=26"/></net>

<net id="846"><net_src comp="132" pin="0"/><net_sink comp="687" pin=27"/></net>

<net id="847"><net_src comp="134" pin="0"/><net_sink comp="687" pin=28"/></net>

<net id="848"><net_src comp="136" pin="0"/><net_sink comp="687" pin=29"/></net>

<net id="849"><net_src comp="138" pin="0"/><net_sink comp="687" pin=30"/></net>

<net id="850"><net_src comp="140" pin="0"/><net_sink comp="687" pin=31"/></net>

<net id="851"><net_src comp="142" pin="0"/><net_sink comp="687" pin=32"/></net>

<net id="852"><net_src comp="144" pin="0"/><net_sink comp="687" pin=33"/></net>

<net id="853"><net_src comp="146" pin="0"/><net_sink comp="687" pin=34"/></net>

<net id="854"><net_src comp="148" pin="0"/><net_sink comp="687" pin=35"/></net>

<net id="855"><net_src comp="150" pin="0"/><net_sink comp="687" pin=36"/></net>

<net id="856"><net_src comp="152" pin="0"/><net_sink comp="687" pin=37"/></net>

<net id="857"><net_src comp="154" pin="0"/><net_sink comp="687" pin=38"/></net>

<net id="858"><net_src comp="156" pin="0"/><net_sink comp="687" pin=39"/></net>

<net id="859"><net_src comp="158" pin="0"/><net_sink comp="687" pin=40"/></net>

<net id="860"><net_src comp="160" pin="0"/><net_sink comp="687" pin=41"/></net>

<net id="861"><net_src comp="162" pin="0"/><net_sink comp="687" pin=42"/></net>

<net id="862"><net_src comp="164" pin="0"/><net_sink comp="687" pin=43"/></net>

<net id="863"><net_src comp="166" pin="0"/><net_sink comp="687" pin=44"/></net>

<net id="864"><net_src comp="168" pin="0"/><net_sink comp="687" pin=45"/></net>

<net id="865"><net_src comp="170" pin="0"/><net_sink comp="687" pin=46"/></net>

<net id="866"><net_src comp="172" pin="0"/><net_sink comp="687" pin=47"/></net>

<net id="867"><net_src comp="174" pin="0"/><net_sink comp="687" pin=48"/></net>

<net id="868"><net_src comp="176" pin="0"/><net_sink comp="687" pin=49"/></net>

<net id="869"><net_src comp="178" pin="0"/><net_sink comp="687" pin=50"/></net>

<net id="870"><net_src comp="180" pin="0"/><net_sink comp="687" pin=51"/></net>

<net id="871"><net_src comp="182" pin="0"/><net_sink comp="687" pin=52"/></net>

<net id="872"><net_src comp="184" pin="0"/><net_sink comp="687" pin=53"/></net>

<net id="873"><net_src comp="186" pin="0"/><net_sink comp="687" pin=54"/></net>

<net id="874"><net_src comp="188" pin="0"/><net_sink comp="687" pin=55"/></net>

<net id="875"><net_src comp="190" pin="0"/><net_sink comp="687" pin=56"/></net>

<net id="876"><net_src comp="192" pin="0"/><net_sink comp="687" pin=57"/></net>

<net id="877"><net_src comp="194" pin="0"/><net_sink comp="687" pin=58"/></net>

<net id="878"><net_src comp="196" pin="0"/><net_sink comp="687" pin=59"/></net>

<net id="879"><net_src comp="198" pin="0"/><net_sink comp="687" pin=60"/></net>

<net id="880"><net_src comp="200" pin="0"/><net_sink comp="687" pin=61"/></net>

<net id="881"><net_src comp="202" pin="0"/><net_sink comp="687" pin=62"/></net>

<net id="882"><net_src comp="204" pin="0"/><net_sink comp="687" pin=63"/></net>

<net id="883"><net_src comp="206" pin="0"/><net_sink comp="687" pin=64"/></net>

<net id="884"><net_src comp="208" pin="0"/><net_sink comp="687" pin=65"/></net>

<net id="885"><net_src comp="210" pin="0"/><net_sink comp="687" pin=66"/></net>

<net id="886"><net_src comp="212" pin="0"/><net_sink comp="687" pin=67"/></net>

<net id="887"><net_src comp="214" pin="0"/><net_sink comp="687" pin=68"/></net>

<net id="888"><net_src comp="216" pin="0"/><net_sink comp="687" pin=69"/></net>

<net id="889"><net_src comp="218" pin="0"/><net_sink comp="687" pin=70"/></net>

<net id="890"><net_src comp="220" pin="0"/><net_sink comp="687" pin=71"/></net>

<net id="891"><net_src comp="222" pin="0"/><net_sink comp="687" pin=72"/></net>

<net id="892"><net_src comp="224" pin="0"/><net_sink comp="687" pin=73"/></net>

<net id="893"><net_src comp="226" pin="0"/><net_sink comp="687" pin=74"/></net>

<net id="894"><net_src comp="228" pin="0"/><net_sink comp="687" pin=75"/></net>

<net id="895"><net_src comp="230" pin="0"/><net_sink comp="687" pin=76"/></net>

<net id="896"><net_src comp="232" pin="0"/><net_sink comp="687" pin=77"/></net>

<net id="897"><net_src comp="234" pin="0"/><net_sink comp="687" pin=78"/></net>

<net id="898"><net_src comp="236" pin="0"/><net_sink comp="687" pin=79"/></net>

<net id="899"><net_src comp="238" pin="0"/><net_sink comp="687" pin=80"/></net>

<net id="900"><net_src comp="240" pin="0"/><net_sink comp="687" pin=81"/></net>

<net id="901"><net_src comp="242" pin="0"/><net_sink comp="687" pin=82"/></net>

<net id="902"><net_src comp="244" pin="0"/><net_sink comp="687" pin=83"/></net>

<net id="903"><net_src comp="246" pin="0"/><net_sink comp="687" pin=84"/></net>

<net id="904"><net_src comp="248" pin="0"/><net_sink comp="687" pin=85"/></net>

<net id="905"><net_src comp="250" pin="0"/><net_sink comp="687" pin=86"/></net>

<net id="906"><net_src comp="252" pin="0"/><net_sink comp="687" pin=87"/></net>

<net id="907"><net_src comp="254" pin="0"/><net_sink comp="687" pin=88"/></net>

<net id="908"><net_src comp="256" pin="0"/><net_sink comp="687" pin=89"/></net>

<net id="909"><net_src comp="258" pin="0"/><net_sink comp="687" pin=90"/></net>

<net id="910"><net_src comp="260" pin="0"/><net_sink comp="687" pin=91"/></net>

<net id="911"><net_src comp="262" pin="0"/><net_sink comp="687" pin=92"/></net>

<net id="912"><net_src comp="264" pin="0"/><net_sink comp="687" pin=93"/></net>

<net id="913"><net_src comp="266" pin="0"/><net_sink comp="687" pin=94"/></net>

<net id="914"><net_src comp="268" pin="0"/><net_sink comp="687" pin=95"/></net>

<net id="915"><net_src comp="270" pin="0"/><net_sink comp="687" pin=96"/></net>

<net id="916"><net_src comp="272" pin="0"/><net_sink comp="687" pin=97"/></net>

<net id="917"><net_src comp="274" pin="0"/><net_sink comp="687" pin=98"/></net>

<net id="918"><net_src comp="276" pin="0"/><net_sink comp="687" pin=99"/></net>

<net id="919"><net_src comp="278" pin="0"/><net_sink comp="687" pin=100"/></net>

<net id="920"><net_src comp="280" pin="0"/><net_sink comp="687" pin=101"/></net>

<net id="921"><net_src comp="282" pin="0"/><net_sink comp="687" pin=102"/></net>

<net id="922"><net_src comp="284" pin="0"/><net_sink comp="687" pin=103"/></net>

<net id="923"><net_src comp="286" pin="0"/><net_sink comp="687" pin=104"/></net>

<net id="924"><net_src comp="288" pin="0"/><net_sink comp="687" pin=105"/></net>

<net id="925"><net_src comp="290" pin="0"/><net_sink comp="687" pin=106"/></net>

<net id="926"><net_src comp="292" pin="0"/><net_sink comp="687" pin=107"/></net>

<net id="927"><net_src comp="294" pin="0"/><net_sink comp="687" pin=108"/></net>

<net id="928"><net_src comp="296" pin="0"/><net_sink comp="687" pin=109"/></net>

<net id="929"><net_src comp="298" pin="0"/><net_sink comp="687" pin=110"/></net>

<net id="930"><net_src comp="300" pin="0"/><net_sink comp="687" pin=111"/></net>

<net id="931"><net_src comp="302" pin="0"/><net_sink comp="687" pin=112"/></net>

<net id="932"><net_src comp="304" pin="0"/><net_sink comp="687" pin=113"/></net>

<net id="933"><net_src comp="306" pin="0"/><net_sink comp="687" pin=114"/></net>

<net id="934"><net_src comp="308" pin="0"/><net_sink comp="687" pin=115"/></net>

<net id="935"><net_src comp="310" pin="0"/><net_sink comp="687" pin=116"/></net>

<net id="936"><net_src comp="312" pin="0"/><net_sink comp="687" pin=117"/></net>

<net id="937"><net_src comp="314" pin="0"/><net_sink comp="687" pin=118"/></net>

<net id="938"><net_src comp="316" pin="0"/><net_sink comp="687" pin=119"/></net>

<net id="939"><net_src comp="318" pin="0"/><net_sink comp="687" pin=120"/></net>

<net id="940"><net_src comp="320" pin="0"/><net_sink comp="687" pin=121"/></net>

<net id="941"><net_src comp="322" pin="0"/><net_sink comp="687" pin=122"/></net>

<net id="942"><net_src comp="324" pin="0"/><net_sink comp="687" pin=123"/></net>

<net id="943"><net_src comp="326" pin="0"/><net_sink comp="687" pin=124"/></net>

<net id="944"><net_src comp="328" pin="0"/><net_sink comp="687" pin=125"/></net>

<net id="945"><net_src comp="330" pin="0"/><net_sink comp="687" pin=126"/></net>

<net id="946"><net_src comp="332" pin="0"/><net_sink comp="687" pin=127"/></net>

<net id="947"><net_src comp="334" pin="0"/><net_sink comp="687" pin=128"/></net>

<net id="948"><net_src comp="682" pin="2"/><net_sink comp="687" pin=129"/></net>

<net id="952"><net_src comp="687" pin="130"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="949" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="949" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="949" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="949" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="949" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="949" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="949" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="949" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="949" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="949" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="949" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="949" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="949" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="949" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1033"><net_src comp="366" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="540" pin="4"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="58" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="1028" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="368" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="540" pin="4"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="370" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1036" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1048" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="562" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1052" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="529" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="372" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="529" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="374" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="540" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="64" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="551" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="376" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1097"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="58" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="562" pin="4"/><net_sink comp="1092" pin=2"/></net>

<net id="1105"><net_src comp="366" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1080" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="58" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1117"><net_src comp="368" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="1080" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="370" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1123"><net_src comp="1112" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1108" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="1086" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="1052" pin="2"/><net_sink comp="1130" pin=2"/></net>

<net id="1143"><net_src comp="1086" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1124" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="1062" pin="2"/><net_sink comp="1138" pin=2"/></net>

<net id="1150"><net_src comp="1086" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="378" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="583" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="60" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1146" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="1086" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="1080" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="540" pin="4"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="1092" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="64" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1158" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1086" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="58" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="583" pin="4"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1172" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="1158" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1172" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="1092" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1208"><net_src comp="1130" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1192" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1215"><net_src comp="1158" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="1138" pin="3"/><net_sink comp="1210" pin=2"/></net>

<net id="1222"><net_src comp="1184" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="64" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="551" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="380" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1235"><net_src comp="1086" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="380" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1237"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=2"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1259"><net_src comp="60" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="1238" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1330"><net_src comp="384" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1331"><net_src comp="1265" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1332"><net_src comp="1268" pin="1"/><net_sink comp="1310" pin=2"/></net>

<net id="1333"><net_src comp="1271" pin="1"/><net_sink comp="1310" pin=3"/></net>

<net id="1334"><net_src comp="1274" pin="1"/><net_sink comp="1310" pin=4"/></net>

<net id="1335"><net_src comp="1277" pin="1"/><net_sink comp="1310" pin=5"/></net>

<net id="1336"><net_src comp="1280" pin="1"/><net_sink comp="1310" pin=6"/></net>

<net id="1337"><net_src comp="1283" pin="1"/><net_sink comp="1310" pin=7"/></net>

<net id="1338"><net_src comp="1286" pin="1"/><net_sink comp="1310" pin=8"/></net>

<net id="1339"><net_src comp="386" pin="0"/><net_sink comp="1310" pin=9"/></net>

<net id="1340"><net_src comp="1289" pin="1"/><net_sink comp="1310" pin=10"/></net>

<net id="1341"><net_src comp="1292" pin="1"/><net_sink comp="1310" pin=11"/></net>

<net id="1342"><net_src comp="1295" pin="1"/><net_sink comp="1310" pin=12"/></net>

<net id="1343"><net_src comp="1298" pin="1"/><net_sink comp="1310" pin=13"/></net>

<net id="1344"><net_src comp="1301" pin="1"/><net_sink comp="1310" pin=14"/></net>

<net id="1345"><net_src comp="1304" pin="1"/><net_sink comp="1310" pin=15"/></net>

<net id="1346"><net_src comp="1307" pin="1"/><net_sink comp="1310" pin=16"/></net>

<net id="1354"><net_src comp="1347" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="569" pin="1"/><net_sink comp="1355" pin=2"/></net>

<net id="1366"><net_src comp="1355" pin="3"/><net_sink comp="1361" pin=2"/></net>

<net id="1373"><net_src comp="392" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="394" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1375"><net_src comp="396" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1379"><net_src comp="1367" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1361" pin="3"/><net_sink comp="1380" pin=1"/></net>

<net id="1391"><net_src comp="398" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1392"><net_src comp="1380" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1393"><net_src comp="400" pin="0"/><net_sink comp="1386" pin=2"/></net>

<net id="1397"><net_src comp="1380" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="1386" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="378" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1409"><net_src comp="1398" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="402" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1411"><net_src comp="404" pin="0"/><net_sink comp="1404" pin=2"/></net>

<net id="1416"><net_src comp="1404" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1394" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1418"><net_src comp="1412" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="1426"><net_src comp="1419" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1430"><net_src comp="1422" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="1427" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1441"><net_src comp="1244" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1442"><net_src comp="10" pin="0"/><net_sink comp="1436" pin=1"/></net>

<net id="1443"><net_src comp="1241" pin="1"/><net_sink comp="1436" pin=2"/></net>

<net id="1444"><net_src comp="1436" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1448"><net_src comp="406" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1454"><net_src comp="410" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1460"><net_src comp="414" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1466"><net_src comp="418" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1472"><net_src comp="422" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1478"><net_src comp="426" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1484"><net_src comp="430" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1490"><net_src comp="434" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1496"><net_src comp="438" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1502"><net_src comp="442" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1508"><net_src comp="446" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1514"><net_src comp="450" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1520"><net_src comp="454" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1526"><net_src comp="458" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1532"><net_src comp="462" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1538"><net_src comp="590" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1543"><net_src comp="594" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1548"><net_src comp="600" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1552"><net_src comp="606" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1557"><net_src comp="654" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1560"><net_src comp="1554" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1564"><net_src comp="658" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1572"><net_src comp="672" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1577"><net_src comp="1068" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1581"><net_src comp="1074" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1586"><net_src comp="1086" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1591"><net_src comp="1130" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1596"><net_src comp="1158" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1601"><net_src comp="1164" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1606"><net_src comp="1184" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="1310" pin=17"/></net>

<net id="1612"><net_src comp="1196" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1618"><net_src comp="1210" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1623"><net_src comp="1218" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1629"><net_src comp="1230" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1634"><net_src comp="466" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1639"><net_src comp="1255" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1643"><net_src comp="1260" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1648"><net_src comp="473" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1653"><net_src comp="1310" pin="18"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1658"><net_src comp="1350" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1663"><net_src comp="1380" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="572" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_9 : 2
		sext_ln34 : 3
		shl_ln : 2
	State 3
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		tmp_3 : 3
		kernel_buffer_0 : 4
		switch_ln28 : 1
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		empty_20 : 1
	State 4
	State 5
		shl_ln1 : 1
		zext_ln39 : 2
		shl_ln39_3 : 1
		zext_ln39_7 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39_8 : 3
		shl_ln39_3_mid1 : 2
		zext_ln39_9 : 3
		sub_ln39_2 : 4
		select_ln32_4 : 5
		select_ln32_5 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_4 : 2
		zext_ln36_2 : 4
		select_ln36_5 : 2
		add_ln39_4 : 6
		select_ln36_6 : 7
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 6
		mul_ln39_2 : 1
		add_ln39_1 : 2
		sext_ln39 : 3
		zext_ln39_6 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 7
		tmp : 1
	State 8
		mul_ln39 : 1
	State 9
		select_ln36 : 1
		sext_ln39_3 : 1
		buffer : 2
		empty_22 : 1
		tmp_4 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		add_ln47_1 : 1
		sext_ln47_1 : 2
		zext_ln47 : 3
		output_addr : 4
		store_ln47 : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln24_fu_594     |    0    |    0    |    12   |
|          |       out_d_fu_606      |    0    |    0    |    15   |
|          |         i_fu_672        |    0    |    0    |    13   |
|          |     add_ln28_fu_682     |    0    |    0    |    15   |
|          |     add_ln39_fu_1062    |    0    |    0    |    15   |
|          |     add_ln31_fu_1074    |    0    |    0    |    13   |
|    add   |      out_h_fu_1080      |    0    |    0    |    13   |
|          |      out_w_fu_1172      |    0    |    0    |    13   |
|          |    add_ln39_4_fu_1204   |    0    |    0    |    15   |
|          |       in_d_fu_1218      |    0    |    0    |    13   |
|          |     add_ln33_fu_1224    |    0    |    0    |    15   |
|          |     add_ln47_fu_1260    |    0    |    0    |    15   |
|          |      buffer_fu_1380     |    0    |    0    |    30   |
|          |    add_ln47_1_fu_1422   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_9_fu_616      |    0    |    0    |    65   |
|    mux   |       tmp_3_fu_687      |    0    |    0    |    65   |
|          |       tmp_fu_1310       |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln32_fu_1092   |    0    |    0    |    4    |
|          |  select_ln32_4_fu_1130  |    0    |    0    |    9    |
|          |  select_ln32_5_fu_1138  |    0    |    0    |    9    |
|          |   select_ln31_fu_1164   |    0    |    0    |    4    |
|          |  select_ln36_4_fu_1184  |    0    |    0    |    4    |
|  select  |  select_ln36_5_fu_1196  |    0    |    0    |    4    |
|          |  select_ln36_6_fu_1210  |    0    |    0    |    9    |
|          |   select_ln33_fu_1230   |    0    |    0    |    8    |
|          |  select_ln32_3_fu_1355  |    0    |    0    |    23   |
|          |   select_ln36_fu_1361   |    0    |    0    |    23   |
|          |   select_ln46_fu_1404   |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln24_fu_600    |    0    |    0    |    11   |
|          |     icmp_ln26_fu_666    |    0    |    0    |    9    |
|   icmp   |    icmp_ln31_fu_1068    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_1086    |    0    |    0    |    11   |
|          |    icmp_ln36_fu_1152    |    0    |    0    |    9    |
|          |   icmp_ln36_2_fu_1255   |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_1052    |    0    |    0    |    15   |
|          |    sub_ln39_2_fu_1124   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_1350    |    2    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_1158    |    0    |    0    |    2    |
|          |     and_ln47_fu_1412    |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_1146    |    0    |    0    |    2    |
|          |     xor_ln46_fu_1398    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_1178     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1436       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln24_fu_590    |    0    |    0    |    0    |
|          |     zext_ln28_fu_678    |    0    |    0    |    0    |
|          |    zext_ln39_fu_1036    |    0    |    0    |    0    |
|          |   zext_ln39_7_fu_1048   |    0    |    0    |    0    |
|          |    zext_ln36_fu_1058    |    0    |    0    |    0    |
|   zext   |   zext_ln39_8_fu_1108   |    0    |    0    |    0    |
|          |   zext_ln39_9_fu_1120   |    0    |    0    |    0    |
|          |   zext_ln36_2_fu_1192   |    0    |    0    |    0    |
|          |   zext_ln36_3_fu_1238   |    0    |    0    |    0    |
|          |   zext_ln39_10_fu_1244  |    0    |    0    |    0    |
|          |   zext_ln39_6_fu_1250   |    0    |    0    |    0    |
|          |    zext_ln47_fu_1431    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln25_fu_612    |    0    |    0    |    0    |
|          |    trunc_ln46_fu_1394   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln34_fu_654    |    0    |    0    |    0    |
|          |  kernel_buffer_0_fu_949 |    0    |    0    |    0    |
|          |    sext_ln36_fu_1241    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_1247    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_1347   |    0    |    0    |    0    |
|          |   sext_ln39_3_fu_1376   |    0    |    0    |    0    |
|          |    sext_ln47_fu_1419    |    0    |    0    |    0    |
|          |   sext_ln47_1_fu_1427   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_658      |    0    |    0    |    0    |
|          |     shl_ln1_fu_1028     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_3_fu_1040   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_1100  |    0    |    0    |    0    |
|          | shl_ln39_3_mid1_fu_1112 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|    trunc_ln3_fu_1367    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_4_fu_1386      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   653   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_reg_1540      |   12   |
|      add_ln31_reg_1578      |   11   |
|      add_ln47_reg_1640      |    9   |
|      and_ln32_reg_1593      |    1   |
|       buffer_0_reg_569      |   23   |
|       buffer_reg_1660       |   23   |
|         i_0_reg_514         |    4   |
|          i_reg_1569         |    4   |
|      icmp_ln24_reg_1545     |    1   |
|      icmp_ln31_reg_1574     |    1   |
|      icmp_ln33_reg_1583     |    1   |
|     icmp_ln36_2_reg_1636    |    1   |
|        in_d_0_reg_579       |    4   |
|        in_d_reg_1620        |    4   |
|   indvar_flatten18_reg_525  |   11   |
|    indvar_flatten_reg_547   |    8   |
|     input_addr_reg_1631     |   14   |
|     input_load_reg_1645     |   16   |
|kernel_buffer_15_016_reg_1529|   32   |
| kernel_buffer_15_17_reg_1451|   32   |
| kernel_buffer_15_18_reg_1457|   32   |
| kernel_buffer_15_19_reg_1463|   32   |
| kernel_buffer_15_20_reg_1469|   32   |
| kernel_buffer_15_21_reg_1475|   32   |
| kernel_buffer_15_22_reg_1481|   32   |
| kernel_buffer_15_23_reg_1487|   32   |
| kernel_buffer_15_24_reg_1493|   32   |
| kernel_buffer_15_25_reg_1499|   32   |
| kernel_buffer_15_26_reg_1505|   32   |
| kernel_buffer_15_27_reg_1511|   32   |
| kernel_buffer_15_28_reg_1517|   32   |
| kernel_buffer_15_29_reg_1523|   32   |
|  kernel_buffer_15_reg_1445  |   32   |
|      mul_ln39_reg_1655      |   32   |
|       out_d_0_reg_492       |    5   |
|        out_d_reg_1549       |    5   |
|       out_h_0_reg_536       |    4   |
|       out_w_0_reg_558       |    4   |
|       phi_mul_reg_503       |   12   |
|     select_ln31_reg_1598    |    4   |
|    select_ln32_4_reg_1588   |    9   |
|     select_ln33_reg_1626    |    8   |
|    select_ln36_4_reg_1603   |    4   |
|    select_ln36_5_reg_1609   |    4   |
|    select_ln36_6_reg_1615   |    9   |
|      sext_ln34_reg_1554     |   23   |
|       shl_ln_reg_1561       |    7   |
|         tmp_reg_1650        |   32   |
|      zext_ln24_reg_1535     |   13   |
+-----------------------------+--------+
|            Total            |   803  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_473 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   653  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   803  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   803  |   662  |
+-----------+--------+--------+--------+--------+
