# Verilog-To-SystemVerilog-Converter
This project involves the creation of a tool that converts Verilog code to SystemVerilog. The conversion tool is implemented in Python and handles various common constructs in Verilog, translating them to their equivalent SystemVerilog syntax.
