{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574977210780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574977210781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 18:40:10 2019 " "Processing started: Thu Nov 28 18:40:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574977210781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574977210781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574977210781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574977211227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsDecoder-arch " "Found design unit 1: SegmentsDecoder-arch" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211594 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsDecoder " "Found entity 1: SegmentsDecoder" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsvisualizer/segmentsvisualizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsvisualizer/segmentsvisualizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsVisualizer-arch " "Found design unit 1: SegmentsVisualizer-arch" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211597 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsVisualizer " "Found entity 1: SegmentsVisualizer" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211601 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch " "Found design unit 1: somador-arch" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211604 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder-arch " "Found design unit 1: remainder-arch" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211607 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder " "Found entity 1: remainder" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch " "Found design unit 1: contador-arch" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211610 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211610 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Mux/mux.vhd " "Entity \"mux\" obtained from \"../Mux/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1574977211614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/maquina de estados/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/maquina de estados/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arch " "Found design unit 1: FSM-arch" {  } { { "../Maquina de estados/FSM.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Maquina de estados/FSM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211617 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Maquina de estados/FSM.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Maquina de estados/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/trabalho/trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/trabalho/trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho-arch " "Found design unit 1: trabalho-arch" {  } { { "../Trabalho/trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211620 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "../Trabalho/trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronometro-arch " "Found design unit 1: Cronometro-arch" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977211623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977211623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cronometro " "Elaborating entity \"Cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574977211672 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Valor Cronometro.vhd(87) " "VHDL Signal Declaration warning at Cronometro.vhd(87): used explicit default value for signal \"Valor\" because signal was never assigned a value" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211673 "|Cronometro"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "one Cronometro.vhd(93) " "VHDL Variable Declaration warning at Cronometro.vhd(93): used initial value expression for variable \"one\" because variable was never assigned a value" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 93 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211673 "|Cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trabalho trabalho:instancia_datapath " "Elaborating entity \"trabalho\" for hierarchy \"trabalho:instancia_datapath\"" {  } { { "Cronometro.vhd" "instancia_datapath" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux trabalho:instancia_datapath\|mux:instancia_mux " "Elaborating entity \"mux\" for hierarchy \"trabalho:instancia_datapath\|mux:instancia_mux\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_mux" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador trabalho:instancia_datapath\|contador:instancia_contador " "Elaborating entity \"contador\" for hierarchy \"trabalho:instancia_datapath\|contador:instancia_contador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_contador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder trabalho:instancia_datapath\|remainder:instancia_remainder " "Elaborating entity \"remainder\" for hierarchy \"trabalho:instancia_datapath\|remainder:instancia_remainder\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_remainder" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211699 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y remainder.vhd(13) " "VHDL Signal Declaration warning at remainder.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211700 "|Cronometro|trabalho:instancia_datapath|remainder:instancia_remainder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador trabalho:instancia_datapath\|Comparador:instancia_comparador " "Elaborating entity \"Comparador\" for hierarchy \"trabalho:instancia_datapath\|Comparador:instancia_comparador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_comparador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211702 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y Comparador.vhd(13) " "VHDL Signal Declaration warning at Comparador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211702 "|Cronometro|trabalho:instancia_datapath|Comparador:instancia_comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador trabalho:instancia_datapath\|somador:instancia_incrementador " "Elaborating entity \"somador\" for hierarchy \"trabalho:instancia_datapath\|somador:instancia_incrementador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_incrementador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211704 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y somador.vhd(13) " "VHDL Signal Declaration warning at somador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211705 "|Cronometro|trabalho:instancia_datapath|somador:instancia_incrementador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:instancia_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:instancia_FSM\"" {  } { { "Cronometro.vhd" "instancia_FSM" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentsVisualizer SegmentsVisualizer:instancia_SegmentsVisualizer " "Elaborating entity \"SegmentsVisualizer\" for hierarchy \"SegmentsVisualizer:instancia_SegmentsVisualizer\"" {  } { { "Cronometro.vhd" "instancia_SegmentsVisualizer" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211710 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_dez SegmentsVisualizer.vhd(28) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(28): used explicit default value for signal \"Num_dez\" because signal was never assigned a value" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211712 "|Cronometro|SegmentsVisualizer:instancia_SegmentsVisualizer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_sessenta SegmentsVisualizer.vhd(29) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(29): used explicit default value for signal \"Num_sessenta\" because signal was never assigned a value" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574977211712 "|Cronometro|SegmentsVisualizer:instancia_SegmentsVisualizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentsDecoder SegmentsVisualizer:instancia_SegmentsVisualizer\|SegmentsDecoder:instancia_led0 " "Elaborating entity \"SegmentsDecoder\" for hierarchy \"SegmentsVisualizer:instancia_SegmentsVisualizer\|SegmentsDecoder:instancia_led0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "instancia_led0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977211714 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod1" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div1" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod2\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod2" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div2\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div2" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trabalho:instancia_datapath\|remainder:instancia_remainder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trabalho:instancia_datapath\|remainder:instancia_remainder\|Mod0\"" {  } { { "../Remainder/remainder.vhd" "Mod0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212173 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574977212173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212221 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574977212221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212489 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574977212489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212503 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574977212503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574977212565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574977212565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977212579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574977212579 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574977212579 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215434 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1574977215434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574977215661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574977215661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2433 " "Implemented 2433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574977215779 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574977215779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2392 " "Implemented 2392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574977215779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574977215779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574977215809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 18:40:15 2019 " "Processing ended: Thu Nov 28 18:40:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574977215809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574977215809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574977215809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574977215809 ""}
