0.7
2020.2
Jun 16 2023
19:36:26
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv,,adr_cnt,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv,,adr_inc,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv,1710709294,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv,,cmp_mag,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv,,dffre,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv,1710709492,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv,,mem2p_sw_sr,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv,1710709308,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv,,mux2,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv,1710709368,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv,,mux4,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv,1710868342,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv,,qq_control,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv,1710868342,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv,,qq_fsm,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv,,qq_node,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv,,reg_sr,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv,1710793404,systemVerilog,,/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/sim/quickq_vs_tb.sv,,reg_sr_empty,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/sim/quickq_vs_tb.sv,1710868713,systemVerilog,,,,quickq_v2_tb,,uvm,,,,,,
