// Seed: 639201216
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  tri   id_5,
    output tri1  id_6
);
  assign id_6 = 1 === id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    output wor id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9,
    input tri1 id_10,
    input wor id_11
    , id_15,
    input wire id_12,
    input tri1 id_13
);
  wire id_16;
  assign id_0 = id_11;
  assign id_8 = 1;
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_3,
      id_12,
      id_0,
      id_4,
      id_8
  );
  assign modCall_1.id_4 = 0;
  wire id_18;
endmodule
