INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sim_1/new/circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit_tb'
