<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1466" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1466{left:514px;bottom:68px;letter-spacing:0.12px;}
#t2_1466{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1466{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1466{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1466{left:359px;bottom:546px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1466{left:69px;bottom:384px;letter-spacing:0.13px;}
#t7_1466{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t8_1466{left:69px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1466{left:69px;bottom:326px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_1466{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1466{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_1466{left:69px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_1466{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#te_1466{left:69px;bottom:227px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_1466{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tg_1466{left:69px;bottom:186px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#th_1466{left:69px;bottom:163px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#ti_1466{left:69px;bottom:146px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#tj_1466{left:69px;bottom:129px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_1466{left:74px;bottom:1030px;letter-spacing:-0.12px;}
#tl_1466{left:74px;bottom:1013px;letter-spacing:-0.14px;}
#tm_1466{left:373px;bottom:1030px;}
#tn_1466{left:424px;bottom:1030px;letter-spacing:-0.11px;}
#to_1466{left:497px;bottom:1030px;letter-spacing:-0.17px;}
#tp_1466{left:497px;bottom:1013px;letter-spacing:-0.17px;}
#tq_1466{left:577px;bottom:1030px;letter-spacing:-0.13px;}
#tr_1466{left:577px;bottom:1013px;letter-spacing:-0.11px;}
#ts_1466{left:577px;bottom:996px;letter-spacing:-0.11px;}
#tt_1466{left:577px;bottom:979px;letter-spacing:-0.11px;}
#tu_1466{left:74px;bottom:956px;letter-spacing:-0.12px;}
#tv_1466{left:74px;bottom:940px;letter-spacing:-0.13px;}
#tw_1466{left:373px;bottom:956px;}
#tx_1466{left:424px;bottom:956px;letter-spacing:-0.11px;}
#ty_1466{left:497px;bottom:956px;letter-spacing:-0.18px;}
#tz_1466{left:577px;bottom:956px;letter-spacing:-0.13px;}
#t10_1466{left:577px;bottom:940px;letter-spacing:-0.12px;}
#t11_1466{left:577px;bottom:923px;letter-spacing:-0.11px;}
#t12_1466{left:577px;bottom:906px;letter-spacing:-0.11px;}
#t13_1466{left:74px;bottom:883px;letter-spacing:-0.12px;}
#t14_1466{left:74px;bottom:866px;letter-spacing:-0.14px;}
#t15_1466{left:373px;bottom:883px;}
#t16_1466{left:424px;bottom:883px;letter-spacing:-0.11px;}
#t17_1466{left:497px;bottom:883px;letter-spacing:-0.17px;}
#t18_1466{left:497px;bottom:866px;letter-spacing:-0.17px;}
#t19_1466{left:577px;bottom:883px;letter-spacing:-0.13px;}
#t1a_1466{left:577px;bottom:866px;letter-spacing:-0.12px;}
#t1b_1466{left:577px;bottom:849px;letter-spacing:-0.11px;}
#t1c_1466{left:577px;bottom:833px;letter-spacing:-0.11px;}
#t1d_1466{left:74px;bottom:810px;letter-spacing:-0.12px;}
#t1e_1466{left:74px;bottom:793px;letter-spacing:-0.14px;}
#t1f_1466{left:373px;bottom:810px;}
#t1g_1466{left:424px;bottom:810px;letter-spacing:-0.11px;}
#t1h_1466{left:497px;bottom:810px;letter-spacing:-0.17px;}
#t1i_1466{left:497px;bottom:793px;letter-spacing:-0.17px;}
#t1j_1466{left:577px;bottom:810px;letter-spacing:-0.13px;}
#t1k_1466{left:577px;bottom:793px;letter-spacing:-0.11px;}
#t1l_1466{left:577px;bottom:776px;letter-spacing:-0.11px;}
#t1m_1466{left:577px;bottom:759px;letter-spacing:-0.11px;}
#t1n_1466{left:74px;bottom:736px;letter-spacing:-0.12px;}
#t1o_1466{left:74px;bottom:719px;letter-spacing:-0.14px;}
#t1p_1466{left:373px;bottom:736px;}
#t1q_1466{left:424px;bottom:736px;letter-spacing:-0.11px;}
#t1r_1466{left:497px;bottom:736px;letter-spacing:-0.18px;}
#t1s_1466{left:577px;bottom:736px;letter-spacing:-0.13px;}
#t1t_1466{left:577px;bottom:719px;letter-spacing:-0.12px;}
#t1u_1466{left:577px;bottom:703px;letter-spacing:-0.11px;}
#t1v_1466{left:577px;bottom:686px;letter-spacing:-0.11px;}
#t1w_1466{left:70px;bottom:657px;letter-spacing:-0.14px;}
#t1x_1466{left:69px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t1y_1466{left:646px;bottom:645px;}
#t1z_1466{left:660px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t20_1466{left:84px;bottom:621px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_1466{left:84px;bottom:604px;letter-spacing:-0.11px;}
#t22_1466{left:212px;bottom:611px;}
#t23_1466{left:226px;bottom:604px;letter-spacing:-0.12px;}
#t24_1466{left:83px;bottom:525px;letter-spacing:-0.13px;}
#t25_1466{left:154px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_1466{left:283px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_1466{left:434px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_1466{left:587px;bottom:525px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_1466{left:740px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2a_1466{left:98px;bottom:500px;}
#t2b_1466{left:178px;bottom:500px;letter-spacing:-0.15px;}
#t2c_1466{left:267px;bottom:500px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_1466{left:425px;bottom:500px;letter-spacing:-0.12px;}
#t2e_1466{left:608px;bottom:500px;letter-spacing:-0.15px;}
#t2f_1466{left:761px;bottom:500px;letter-spacing:-0.12px;}
#t2g_1466{left:98px;bottom:476px;}
#t2h_1466{left:178px;bottom:476px;letter-spacing:-0.17px;}
#t2i_1466{left:272px;bottom:476px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_1466{left:430px;bottom:476px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2k_1466{left:578px;bottom:476px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_1466{left:761px;bottom:476px;letter-spacing:-0.12px;}
#t2m_1466{left:98px;bottom:452px;}
#t2n_1466{left:179px;bottom:452px;letter-spacing:-0.1px;}
#t2o_1466{left:272px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_1466{left:427px;bottom:452px;letter-spacing:-0.11px;}
#t2q_1466{left:578px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1466{left:761px;bottom:452px;letter-spacing:-0.12px;}
#t2s_1466{left:98px;bottom:427px;}
#t2t_1466{left:163px;bottom:427px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2u_1466{left:272px;bottom:427px;letter-spacing:-0.13px;}
#t2v_1466{left:426px;bottom:427px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2w_1466{left:578px;bottom:427px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1466{left:761px;bottom:427px;letter-spacing:-0.12px;}
#t2y_1466{left:74px;bottom:1083px;letter-spacing:-0.14px;}
#t2z_1466{left:74px;bottom:1068px;letter-spacing:-0.12px;}
#t30_1466{left:373px;bottom:1083px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t31_1466{left:424px;bottom:1083px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t32_1466{left:424px;bottom:1068px;letter-spacing:-0.13px;}
#t33_1466{left:424px;bottom:1053px;letter-spacing:-0.15px;}
#t34_1466{left:497px;bottom:1083px;letter-spacing:-0.12px;}
#t35_1466{left:497px;bottom:1068px;letter-spacing:-0.12px;}
#t36_1466{left:497px;bottom:1053px;letter-spacing:-0.12px;}
#t37_1466{left:577px;bottom:1083px;letter-spacing:-0.12px;}

.s1_1466{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1466{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1466{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1466{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_1466{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_1466{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_1466{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_1466{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1466" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1466Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1466" style="-webkit-user-select: none;"><object width="935" height="1210" data="1466/1466.svg" type="image/svg+xml" id="pdf1466" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1466" class="t s1_1466">PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal </span>
<span id="t2_1466" class="t s2_1466">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1466" class="t s1_1466">4-246 </span><span id="t4_1466" class="t s1_1466">Vol. 2B </span>
<span id="t5_1466" class="t s3_1466">Instruction Operand Encoding </span>
<span id="t6_1466" class="t s3_1466">Description </span>
<span id="t7_1466" class="t s4_1466">Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first </span>
<span id="t8_1466" class="t s4_1466">operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data </span>
<span id="t9_1466" class="t s4_1466">element in the destination operand is set to all 1s; otherwise, it is set to all 0s. </span>
<span id="ta_1466" class="t s4_1466">The (V)PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the </span>
<span id="tb_1466" class="t s4_1466">(V)PCMPEQW instruction compares the corresponding words in the destination and source operands; and the </span>
<span id="tc_1466" class="t s4_1466">(V)PCMPEQD instruction compares the corresponding doublewords in the destination and source operands. </span>
<span id="td_1466" class="t s4_1466">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="te_1466" class="t s4_1466">access additional registers (XMM8-XMM15). </span>
<span id="tf_1466" class="t s4_1466">Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The </span>
<span id="tg_1466" class="t s4_1466">destination operand can be an MMX technology register. </span>
<span id="th_1466" class="t s4_1466">128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The </span>
<span id="ti_1466" class="t s4_1466">first source and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM destination </span>
<span id="tj_1466" class="t s4_1466">register remain unchanged. </span>
<span id="tk_1466" class="t s5_1466">EVEX.256.66.0F.WIG 74 /r </span>
<span id="tl_1466" class="t s5_1466">VPCMPEQB k1 {k2}, ymm2, ymm3 /m256 </span>
<span id="tm_1466" class="t s5_1466">D </span><span id="tn_1466" class="t s5_1466">V/V </span><span id="to_1466" class="t s5_1466">AVX512VL </span>
<span id="tp_1466" class="t s5_1466">AVX512BW </span>
<span id="tq_1466" class="t s5_1466">Compare packed bytes in ymm3/m256 and </span>
<span id="tr_1466" class="t s5_1466">ymm2 for equality and set vector mask k1 to </span>
<span id="ts_1466" class="t s5_1466">reflect the zero/nonzero status of each </span>
<span id="tt_1466" class="t s5_1466">element of the result, under writemask. </span>
<span id="tu_1466" class="t s5_1466">EVEX.512.66.0F.WIG 74 /r </span>
<span id="tv_1466" class="t s5_1466">VPCMPEQB k1 {k2}, zmm2, zmm3 /m512 </span>
<span id="tw_1466" class="t s5_1466">D </span><span id="tx_1466" class="t s5_1466">V/V </span><span id="ty_1466" class="t s5_1466">AVX512BW </span><span id="tz_1466" class="t s5_1466">Compare packed bytes in zmm3/m512 and </span>
<span id="t10_1466" class="t s5_1466">zmm2 for equality and set vector mask k1 to </span>
<span id="t11_1466" class="t s5_1466">reflect the zero/nonzero status of each </span>
<span id="t12_1466" class="t s5_1466">element of the result, under writemask. </span>
<span id="t13_1466" class="t s5_1466">EVEX.128.66.0F.WIG 75 /r </span>
<span id="t14_1466" class="t s5_1466">VPCMPEQW k1 {k2}, xmm2, xmm3 /m128 </span>
<span id="t15_1466" class="t s5_1466">D </span><span id="t16_1466" class="t s5_1466">V/V </span><span id="t17_1466" class="t s5_1466">AVX512VL </span>
<span id="t18_1466" class="t s5_1466">AVX512BW </span>
<span id="t19_1466" class="t s5_1466">Compare packed words in xmm3/m128 and </span>
<span id="t1a_1466" class="t s5_1466">xmm2 for equality and set vector mask k1 to </span>
<span id="t1b_1466" class="t s5_1466">reflect the zero/nonzero status of each </span>
<span id="t1c_1466" class="t s5_1466">element of the result, under writemask. </span>
<span id="t1d_1466" class="t s5_1466">EVEX.256.66.0F.WIG 75 /r </span>
<span id="t1e_1466" class="t s5_1466">VPCMPEQW k1 {k2}, ymm2, ymm3 /m256 </span>
<span id="t1f_1466" class="t s5_1466">D </span><span id="t1g_1466" class="t s5_1466">V/V </span><span id="t1h_1466" class="t s5_1466">AVX512VL </span>
<span id="t1i_1466" class="t s5_1466">AVX512BW </span>
<span id="t1j_1466" class="t s5_1466">Compare packed words in ymm3/m256 and </span>
<span id="t1k_1466" class="t s5_1466">ymm2 for equality and set vector mask k1 to </span>
<span id="t1l_1466" class="t s5_1466">reflect the zero/nonzero status of each </span>
<span id="t1m_1466" class="t s5_1466">element of the result, under writemask. </span>
<span id="t1n_1466" class="t s5_1466">EVEX.512.66.0F.WIG 75 /r </span>
<span id="t1o_1466" class="t s5_1466">VPCMPEQW k1 {k2}, zmm2, zmm3 /m512 </span>
<span id="t1p_1466" class="t s5_1466">D </span><span id="t1q_1466" class="t s5_1466">V/V </span><span id="t1r_1466" class="t s5_1466">AVX512BW </span><span id="t1s_1466" class="t s5_1466">Compare packed words in zmm3/m512 and </span>
<span id="t1t_1466" class="t s5_1466">zmm2 for equality and set vector mask k1 to </span>
<span id="t1u_1466" class="t s5_1466">reflect the zero/nonzero status of each </span>
<span id="t1v_1466" class="t s5_1466">element of the result, under writemask. </span>
<span id="t1w_1466" class="t s6_1466">NOTES: </span>
<span id="t1x_1466" class="t s5_1466">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1y_1466" class="t s7_1466">® </span>
<span id="t1z_1466" class="t s5_1466">64 and IA-32 Architectures Soft- </span>
<span id="t20_1466" class="t s5_1466">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t21_1466" class="t s5_1466">Registers,” in the Intel </span>
<span id="t22_1466" class="t s7_1466">® </span>
<span id="t23_1466" class="t s5_1466">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t24_1466" class="t s8_1466">Op/En </span><span id="t25_1466" class="t s8_1466">Tuple Type </span><span id="t26_1466" class="t s8_1466">Operand 1 </span><span id="t27_1466" class="t s8_1466">Operand 2 </span><span id="t28_1466" class="t s8_1466">Operand 3 </span><span id="t29_1466" class="t s8_1466">Operand 4 </span>
<span id="t2a_1466" class="t s5_1466">A </span><span id="t2b_1466" class="t s5_1466">N/A </span><span id="t2c_1466" class="t s5_1466">ModRM:reg (r, w) </span><span id="t2d_1466" class="t s5_1466">ModRM:r/m (r) </span><span id="t2e_1466" class="t s5_1466">N/A </span><span id="t2f_1466" class="t s5_1466">N/A </span>
<span id="t2g_1466" class="t s5_1466">B </span><span id="t2h_1466" class="t s5_1466">N/A </span><span id="t2i_1466" class="t s5_1466">ModRM:reg (w) </span><span id="t2j_1466" class="t s5_1466">VEX.vvvv (r) </span><span id="t2k_1466" class="t s5_1466">ModRM:r/m (r) </span><span id="t2l_1466" class="t s5_1466">N/A </span>
<span id="t2m_1466" class="t s5_1466">C </span><span id="t2n_1466" class="t s5_1466">Full </span><span id="t2o_1466" class="t s5_1466">ModRM:reg (w) </span><span id="t2p_1466" class="t s5_1466">EVEX.vvvv (r) </span><span id="t2q_1466" class="t s5_1466">ModRM:r/m (r) </span><span id="t2r_1466" class="t s5_1466">N/A </span>
<span id="t2s_1466" class="t s5_1466">D </span><span id="t2t_1466" class="t s5_1466">Full Mem </span><span id="t2u_1466" class="t s5_1466">ModRM:reg (w) </span><span id="t2v_1466" class="t s5_1466">EVEX.vvvv (r) </span><span id="t2w_1466" class="t s5_1466">ModRM:r/m (r) </span><span id="t2x_1466" class="t s5_1466">N/A </span>
<span id="t2y_1466" class="t s8_1466">Opcode/ </span>
<span id="t2z_1466" class="t s8_1466">Instruction </span>
<span id="t30_1466" class="t s8_1466">Op/ En </span><span id="t31_1466" class="t s8_1466">64/32 bit </span>
<span id="t32_1466" class="t s8_1466">Mode </span>
<span id="t33_1466" class="t s8_1466">Support </span>
<span id="t34_1466" class="t s8_1466">CPUID </span>
<span id="t35_1466" class="t s8_1466">Feature </span>
<span id="t36_1466" class="t s8_1466">Flag </span>
<span id="t37_1466" class="t s8_1466">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
