// Seed: 3768146675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_5 = id_5[-1-:-1];
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
