{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710199866914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:31:06 2024 " "Processing started: Tue Mar 12 00:31:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710199866915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199866915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map logisimTopLevelShell --optimize=area " "Command: quartus_map logisimTopLevelShell --optimize=area" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199866915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710199867482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710199867482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimClockComponent " "Found entity 1: LogisimClockComponent" {  } { { "../vhdl/base/LogisimClockComponent_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logisimTickGenerator " "Found entity 1: logisimTickGenerator" {  } { { "../vhdl/base/logisimTickGenerator_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/logisimTickGenerator_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 accel " "Found entity 1: accel" {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../vhdl/circuit/main_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logisimTopLevelShell " "Found entity 1: logisimTopLevelShell" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogisimClockComponent-platformIndependent " "Found design unit 1: LogisimClockComponent-platformIndependent" {  } { { "../vhdl/base/LogisimClockComponent_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logisimTickGenerator-platformIndependent " "Found design unit 1: logisimTickGenerator-platformIndependent" {  } { { "../vhdl/base/logisimTickGenerator_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/logisimTickGenerator_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel-rtl " "Found design unit 1: accel-rtl" {  } { { "../vhdl/circuit/accel_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-platformIndependent " "Found design unit 1: main-platformIndependent" {  } { { "../vhdl/circuit/main_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logisimTopLevelShell-platformIndependent " "Found design unit 1: logisimTopLevelShell-platformIndependent" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710199879565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logisimTopLevelShell " "Elaborating entity \"logisimTopLevelShell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710199879646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_2 logisimTopLevelShell_behavior.vhd(52) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(52): object \"s_Output_bus_2\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_3 logisimTopLevelShell_behavior.vhd(53) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(53): object \"s_Output_bus_3\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_4 logisimTopLevelShell_behavior.vhd(54) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(54): object \"s_Output_bus_4\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_5 logisimTopLevelShell_behavior.vhd(55) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(55): object \"s_Output_bus_5\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_6 logisimTopLevelShell_behavior.vhd(56) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(56): object \"s_Output_bus_6\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Output_bus_7 logisimTopLevelShell_behavior.vhd(57) " "Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(57): object \"s_Output_bus_7\" assigned a value but never read" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879649 "|logisimTopLevelShell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logisimTickGenerator logisimTickGenerator:BASE_0 " "Elaborating entity \"logisimTickGenerator\" for hierarchy \"logisimTickGenerator:BASE_0\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "BASE_0" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710199879672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogisimClockComponent LogisimClockComponent:BASE_1 " "Elaborating entity \"LogisimClockComponent\" for hierarchy \"LogisimClockComponent:BASE_1\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "BASE_1" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710199879695 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "LogisimClockComponent_behavior.vhd(62) " "VHDL Subtype or Type Declaration warning at LogisimClockComponent_behavior.vhd(62): subtype or type has null range" {  } { { "../vhdl/base/LogisimClockComponent_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_behavior.vhd" 62 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710199879697 "|logisimTopLevelShell|LogisimClockComponent:BASE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:CIRCUIT_0 " "Elaborating entity \"main\" for hierarchy \"main:CIRCUIT_0\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "CIRCUIT_0" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710199879718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_logisimBus9 main_behavior.vhd(49) " "VHDL Signal Declaration warning at main_behavior.vhd(49): used implicit default value for signal \"s_logisimBus9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/main_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879720 "|logisimTopLevelShell|main:CIRCUIT_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel main:CIRCUIT_0\|accel:accel_1 " "Elaborating entity \"accel\" for hierarchy \"main:CIRCUIT_0\|accel:accel_1\"" {  } { { "../vhdl/circuit/main_behavior.vhd" "accel_1" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710199879743 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 accel_entity.vhd(29) " "VHDL Signal Declaration warning at accel_entity.vhd(29): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879744 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 accel_entity.vhd(30) " "VHDL Signal Declaration warning at accel_entity.vhd(30): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879744 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 accel_entity.vhd(31) " "VHDL Signal Declaration warning at accel_entity.vhd(31): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879744 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 accel_entity.vhd(32) " "VHDL Signal Declaration warning at accel_entity.vhd(32): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 accel_entity.vhd(33) " "VHDL Signal Declaration warning at accel_entity.vhd(33): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR accel_entity.vhd(34) " "VHDL Signal Declaration warning at accel_entity.vhd(34): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_update accel_behavior.vhd(28) " "Verilog HDL or VHDL warning at accel_behavior.vhd(28): object \"data_update\" assigned a value but never read" {  } { { "../vhdl/circuit/accel_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_y accel_behavior.vhd(30) " "Verilog HDL or VHDL warning at accel_behavior.vhd(30): object \"data_y\" assigned a value but never read" {  } { { "../vhdl/circuit/accel_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero accel_behavior.vhd(32) " "VHDL Signal Declaration warning at accel_behavior.vhd(32): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "../vhdl/circuit/accel_behavior.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710199879745 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX0\[7\] accel_entity.vhd(28) " "Using initial value X (don't care) for net \"HEX0\[7\]\" at accel_entity.vhd(28)" {  } { { "../vhdl/circuit/accel_entity.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199879747 "|logisimTopLevelShell|main:CIRCUIT_0|accel:accel_1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ip_inst ip " "Node instance \"ip_inst\" instantiates undefined entity \"ip\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../vhdl/circuit/accel_behavior.vhd" "ip_inst" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1710199879828 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controller spi_control " "Node instance \"controller\" instantiates undefined entity \"spi_control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../vhdl/circuit/accel_behavior.vhd" "controller" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1710199879828 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "seg_0 seg7 " "Node instance \"seg_0\" instantiates undefined entity \"seg7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../vhdl/circuit/accel_behavior.vhd" "seg_0" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd" 96 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1710199879828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710199880005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 00:31:19 2024 " "Processing ended: Tue Mar 12 00:31:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710199880005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710199880005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710199880005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710199880005 ""}
