Analysis for QUEUE_SIZE = 2047, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 1m 29s -> 89s
Frequency: 100 MHz -> Implementation: 10m 17s -> 617s
Frequency: 100 MHz -> Power: 2.304 W
Frequency: 100 MHz -> CLB LUTs Used: 68161
Frequency: 100 MHz -> CLB LUTs Util%: 48.34 %
Frequency: 100 MHz -> CLB Registers Used: 32763
Frequency: 100 MHz -> CLB Registers Util%: 11.62 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 4.294 ns
Frequency: 100 MHz -> Achieved Frequency: 175.254 MHz


Frequency: 150 MHz -> Synthesis: 1m 34s -> 94s
Frequency: 150 MHz -> Implementation: 17m 42s -> 1062s
Frequency: 150 MHz -> Power: 3.231 W
Frequency: 150 MHz -> CLB LUTs Used: 68162
Frequency: 150 MHz -> CLB LUTs Util%: 48.34 %
Frequency: 150 MHz -> CLB Registers Used: 32763
Frequency: 150 MHz -> CLB Registers Util%: 11.62 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 1.686 ns
Frequency: 150 MHz -> Achieved Frequency: 200.776 MHz


Frequency: 200 MHz -> Synthesis: 1m 33s -> 93s
Frequency: 200 MHz -> Implementation: 18m 10s -> 1090s
Frequency: 200 MHz -> Power: 4.136 W
Frequency: 200 MHz -> CLB LUTs Used: 68162
Frequency: 200 MHz -> CLB LUTs Util%: 48.34 %
Frequency: 200 MHz -> CLB Registers Used: 32763
Frequency: 200 MHz -> CLB Registers Util%: 11.62 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 0.539 ns
Frequency: 200 MHz -> Achieved Frequency: 224.165 MHz


Frequency: 250 MHz -> Synthesis: 1m 35s -> 95s
Frequency: 250 MHz -> Implementation: 13m 44s -> 824s
Frequency: 250 MHz -> Power: 5.135 W
Frequency: 250 MHz -> CLB LUTs Used: 68187
Frequency: 250 MHz -> CLB LUTs Util%: 48.36 %
Frequency: 250 MHz -> CLB Registers Used: 32763
Frequency: 250 MHz -> CLB Registers Util%: 11.62 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.014 ns
Frequency: 250 MHz -> Achieved Frequency: 250.878 MHz


Frequency: 300 MHz -> Synthesis: 1m 34s -> 94s
Frequency: 300 MHz -> Implementation: 11m 40s -> 700s
Frequency: 300 MHz -> Power: 6.147 W
Frequency: 300 MHz -> CLB LUTs Used: 68363
Frequency: 300 MHz -> CLB LUTs Util%: 48.48 %
Frequency: 300 MHz -> CLB Registers Used: 32764
Frequency: 300 MHz -> CLB Registers Util%: 11.62 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: -0.430 ns
Frequency: 300 MHz -> Achieved Frequency: 265.722 MHz


Frequency: 350 MHz -> Synthesis: 1m 32s -> 92s
Frequency: 350 MHz -> Implementation: 12m 15s -> 735s
Frequency: 350 MHz -> Power: 7.055 W
Frequency: 350 MHz -> CLB LUTs Used: 69648
Frequency: 350 MHz -> CLB LUTs Util%: 49.40 %
Frequency: 350 MHz -> CLB Registers Used: 32769
Frequency: 350 MHz -> CLB Registers Util%: 11.62 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: -0.875 ns
Frequency: 350 MHz -> Achieved Frequency: 267.943 MHz


Frequency: 400 MHz -> Synthesis: 1m 34s -> 94s
Frequency: 400 MHz -> Implementation: 11m 25s -> 685s
Frequency: 400 MHz -> Power: 8.054 W
Frequency: 400 MHz -> CLB LUTs Used: 70263
Frequency: 400 MHz -> CLB LUTs Util%: 49.83 %
Frequency: 400 MHz -> CLB Registers Used: 32764
Frequency: 400 MHz -> CLB Registers Util%: 11.62 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.946 ns
Frequency: 400 MHz -> Achieved Frequency: 290.192 MHz


Frequency: 450 MHz -> Synthesis: 1m 32s -> 92s
Frequency: 450 MHz -> Implementation: 14m 17s -> 857s
Frequency: 450 MHz -> Power: 9.014 W
Frequency: 450 MHz -> CLB LUTs Used: 70335
Frequency: 450 MHz -> CLB LUTs Util%: 49.88 %
Frequency: 450 MHz -> CLB Registers Used: 32769
Frequency: 450 MHz -> CLB Registers Util%: 11.62 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -1.438 ns
Frequency: 450 MHz -> Achieved Frequency: 273.207 MHz


WNS exceeded -1 ns, finished

