#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Nov 10 22:24:34 2015
# Process ID: 1972
# Current directory: D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vivado.log
# Journal file: D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'd:/Xilinx/Vivado/2015.3/data/ip'.
# open_wave_database vga_bram_read_address.wdb
open_wave_config D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 22:25:23 2015...
