/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[8] & in_data[12]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & in_data[171]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z & in_data[145]);
  assign celloutsig_1_12z = celloutsig_1_9z ^ celloutsig_1_2z[1];
  assign celloutsig_1_13z = celloutsig_1_7z ^ celloutsig_1_2z[1];
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[33];
  reg [20:0] _07_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 21'h000000;
    else _07_ <= { in_data[42], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign out_data[52:32] = _07_;
  assign celloutsig_1_18z = in_data[150:145] >= in_data[124:119];
  assign celloutsig_1_1z = { in_data[173:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[134:120], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } > { in_data[107], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_5z & ~(in_data[140]);
  assign celloutsig_1_8z = celloutsig_1_7z & ~(celloutsig_1_6z);
  assign celloutsig_1_17z = celloutsig_1_12z & ~(celloutsig_1_13z);
  assign celloutsig_1_4z = { in_data[147:146], celloutsig_1_3z } !== { in_data[171:170], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[186:179], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z[0] } !== { in_data[171:161], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[48:24], celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[178:176];
  assign celloutsig_1_19z = ~^ { in_data[157:151], celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[85:84], celloutsig_0_2z } <<< { in_data[19:18], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[99], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[156], celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
