# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
# File: /home/kyle/dev/verilog/test/pins.csv
# Generated on: Wed Oct 12 23:03:25 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
data_in[7],Input,,,,PIN_AG7,,,,,,
data_in[6],Input,,,,PIN_J7,,,,,,
data_in[5],Input,,,,PIN_AB19,,,,,,
data_in[4],Input,,,,PIN_Y13,,,,,,
data_in[3],Input,,,,PIN_C11,,,,,,
data_in[2],Input,,,,PIN_AD19,,,,,,
data_in[1],Input,,,,PIN_A25,,,,,,
data_in[0],Input,,,,PIN_M8,,,,,,
data_out_pin[7],Output,PIN_M5,1,B1_N2,PIN_M5,2.5 V,,,,,
data_out_pin[6],Output,PIN_M3,1,B1_N1,PIN_M3,2.5 V,,,,,
data_out_pin[5],Output,PIN_K2,1,B1_N1,PIN_K2,2.5 V,,,,,
data_out_pin[4],Output,PIN_K1,1,B1_N1,PIN_K1,2.5 V,,,,,
data_out_pin[3],Output,PIN_K7,1,B1_N1,PIN_K7,2.5 V,,,,,
data_out_pin[2],Output,PIN_L2,1,B1_N2,PIN_L2,2.5 V,,,,,
data_out_pin[1],Output,PIN_L1,1,B1_N2,PIN_L1,2.5 V,,,,,
data_out_pin[0],Output,PIN_L3,1,B1_N1,PIN_L3,2.5 V,,,,,
enable,Output,PIN_L4,1,B1_N1,PIN_L4,2.5 V,,,,,
exec,Input,,,,PIN_Y22,,,,,,
instr_in[7],Input,,,,PIN_AD22,,,,,,
instr_in[6],Input,,,,PIN_E14,,,,,,
instr_in[5],Input,,,,PIN_AB28,,,,,,
instr_in[4],Input,,,,PIN_H8,,,,,,
instr_in[3],Input,,,,PIN_AE8,,,,,,
instr_in[2],Input,,,,PIN_D8,,,,,,
instr_in[1],Input,,,,PIN_AH18,,,,,,
instr_in[0],Input,,,,PIN_AH23,,,,,,
power_pin,Output,PIN_L5,1,B1_N1,PIN_L5,2.5 V,,,,,
rs_pin,Output,PIN_M2,1,B1_N2,PIN_M2,2.5 V,,,,,
rw_pin,Output,PIN_M1,1,B1_N2,PIN_M1,2.5 V,,,,,
