/*-*- mode:c;indent-tabs-mode:nil;c-basic-offset:2;tab-width:8;coding:utf-8 -*-│
│ vi: set et ft=c ts=2 sts=2 sw=2 fenc=utf-8                               :vi │
╞══════════════════════════════════════════════════════════════════════════════╡
│ Copyright 2020 Justine Alexandra Roberts Tunney                              │
│                                                                              │
│ Permission to use, copy, modify, and/or distribute this software for         │
│ any purpose with or without fee is hereby granted, provided that the         │
│ above copyright notice and this permission notice appear in all copies.      │
│                                                                              │
│ THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL                │
│ WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED                │
│ WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE             │
│ AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL         │
│ DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR        │
│ PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER               │
│ TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR             │
│ PERFORMANCE OF THIS SOFTWARE.                                                │
╚─────────────────────────────────────────────────────────────────────────────*/
#include "libc/intrin/kprintf.h"
#include "libc/log/color.internal.h"
#include "libc/mem/gc.h"
#include "libc/nexgen32e/cpuid4.internal.h"
#include "libc/nexgen32e/nexgen32e.h"
#include "libc/nexgen32e/rdtscp.h"
#include "libc/nexgen32e/x86feature.h"
#include "libc/nexgen32e/x86info.h"
#include "libc/runtime/runtime.h"
#include "libc/stdio/stdio.h"
#include "libc/time.h"
#include "libc/x/xasprintf.h"
#include "tool/decode/lib/idname.h"
#include "tool/decode/lib/x86idnames.h"
#ifdef __x86_64__

#define CANIUSE(FEATURE) caniuse(#FEATURE, X86_HAVE(FEATURE))
#define SHOW(CONSTANT)   show(#CONSTANT, CONSTANT)

static void cpuid(unsigned leaf, unsigned subleaf, unsigned *eax, unsigned *ebx,
                  unsigned *ecx, unsigned *edx) {
  asm("movq\t%%rbx,%%rsi\n\t"
      "cpuid\n\t"
      "xchgq\t%%rbx,%%rsi"
      : "=a"(*eax), "=S"(*ebx), "=c"(*ecx), "=d"(*edx)
      : "0"(leaf), "2"(subleaf));
}

static void caniuse(const char *feature, bool present) {
  printf("%-20s%s%s%s\n", feature, present ? GREEN : RED,
         present ? "present" : "unavailable", RESET);
}

static void show(const char *constant, long value) {
  printf("%-20s%#lx\n", constant, value);
}

static void decimal(const char *a, long b, const char *c) {
  printf("%-20s%ld%s\n", a, b, c);
}

static void showvendor(void) {
  printf("%.*s%.*s%.*s", 4, &KCPUIDS(0H, EBX), 4, &KCPUIDS(0H, EDX), 4,
         &KCPUIDS(0H, ECX));
}

static void showmodel(void) {
  if (getx86processormodel(kX86ProcessorModelKey)) {
    printf(" %s",
           findnamebyid(kX86MarchNames,
                        getx86processormodel(kX86ProcessorModelKey)->march));
  }
}

static void showstrata(void) {
  if (getx86processormodel(kX86ProcessorModelKey)) {
    printf(" (%s %s)",
           findnamebyid(kX86GradeNames,
                        getx86processormodel(kX86ProcessorModelKey)->grade),
           "Grade");
  }
}

void showcachesizes_intel(void) {
  unsigned i;
  CPUID4_ITERATE(i, {
    printf("%-19s%s%s %2u-way %,9u byte cache w/%s %,6u sets of %u byte lines "
           "shared across %u threads\n",
           gc(xasprintf("Level %u%s", CPUID4_CACHE_LEVEL,
                        CPUID4_CACHE_TYPE == 1   ? " data"
                        : CPUID4_CACHE_TYPE == 2 ? " code"
                                                 : "")),
           CPUID4_IS_FULLY_ASSOCIATIVE ? " fully-associative" : "",
           CPUID4_COMPLEX_INDEXING ? " complexly-indexed" : "",
           CPUID4_WAYS_OF_ASSOCIATIVITY, CPUID4_CACHE_SIZE_IN_BYTES,
           CPUID4_PHYSICAL_LINE_PARTITIONS > 1
               ? gc(xasprintf(" %u physically partitioned"))
               : "",
           CPUID4_NUMBER_OF_SETS, CPUID4_SYSTEM_COHERENCY_LINE_SIZE,
           CPUID4_MAX_THREADS_SHARING_CACHE);
  });
}

static const char *const kAmdAssociativityStr[16] = {
    "Disabled",               //
    "1 way (direct mapped)",  //
    "2 way",                  //
    "4 way",                  //
    "8 way",                  //
    "16 way",                 //
    "32 way",                 //
    "48 way",                 //
    "64 way",                 //
    "96 way",                 //
    "128 way",                //
    "Fully Associative",      //
};

void showcachesizes_amd() {
  unsigned eax, ebx, ecx, edx;

  cpuid(0x80000005, 0, &eax, &ebx, &ecx, &edx);

  unsigned L1_dataCache_size = (ecx >> 24) & 0xff;
  unsigned L1_dataCache_associativity = (ecx >> 16) & 0xff;
  unsigned L1_dataCache_linesPerTag = (ecx >> 8) & 0xff;
  unsigned L1_dataCache_lineSize = (ecx >> 0) & 0xff;

  unsigned L1_instrCache_size = (ecx >> 24) & 0xff;
  unsigned L1_instrCache_associativity = (ecx >> 16) & 0xff;
  unsigned L1_instrCache_linesPerTag = (ecx >> 8) & 0xff;
  unsigned L1_instrCache_lineSize = (ecx >> 0) & 0xff;

  cpuid(0x80000006, 0, &eax, &ebx, &ecx, &edx);

  unsigned L2_size = (ecx >> 16) & 0xffff;
  unsigned L2_associativity = (ecx >> 12) & 0xf;
  unsigned L2_linesPerTag = (ecx >> 8) & 0xf;
  unsigned L2_lineSize = (ecx >> 0) & 0xff;

  unsigned L3_size = (edx >> 18) & 0x3fff;
  unsigned L3_associativity = (edx >> 12) & 0xf;
  unsigned L3_linesPerTag = (edx >> 8) & 0xf;
  unsigned L3_lineSize = (edx >> 0) & 0xff;

  printf("L1 Data Cache:\n"
         "\tSize: %d KB\n"
         "\tAssociativity: %d way\n"
         "\tLines per Tag: %d\n"
         "\tLine Size: %d B\n"
         "\n"
         "L1 Instruction Cache:\n"
         "\tSize: %d KB\n"
         "\tAssociativity: %d way\n"
         "\tLines per Tag: %d\n"
         "\tLine Size: %d B\n",
         L1_dataCache_size, L1_dataCache_associativity,
         L1_dataCache_linesPerTag, L1_dataCache_lineSize, L1_instrCache_size,
         L1_instrCache_associativity, L1_instrCache_linesPerTag,
         L1_instrCache_lineSize);

  printf("L2 Cache:\n"
         "\tSize: %d KB\n"
         "\tAssociativity: %s\n"
         "\tLines per Tag: %d\n"
         "\tLine Size: %d B\n"
         "\n"
         "L3 Cache:\n"
         "\tSize: %d KB\n"
         "\tAssociativity: %s\n"
         "\tLines per Tag: %d\n"
         "\tLine Size: %d B\n",
         L2_size, kAmdAssociativityStr[L2_associativity & 15], L2_linesPerTag,
         L2_lineSize, L3_size * 512,
         kAmdAssociativityStr[L3_associativity & 15], L3_linesPerTag,
         L3_lineSize);
}

int main(int argc, char *argv[]) {
  int x;
  long tsc_aux;
  ShowCrashReports();

  showvendor();
  showmodel();
  showstrata();
  printf("\n");

  if (KCPUIDS(16H, EAX)) {
    printf("\n");
    if ((x = KCPUIDS(16H, EAX) & 0x7fff))
      decimal("frequency", x, "mhz");
    if ((x = KCPUIDS(16H, EBX) & 0x7fff))
      decimal("turbo", x, "mhz");
    if ((x = KCPUIDS(16H, ECX) & 0x7fff))
      decimal("bus", x, "mhz");
  }

  if (X86_HAVE(HYPERVISOR)) {
    int ax, cx;
    char s[4 * 3 + 1];
    asm("push\t%%rbx\r\n"
        "cpuid\r\n"
        "mov\t%%ebx,0+%2\r\n"
        "mov\t%%ecx,4+%2\r\n"
        "mov\t%%edx,8+%2\r\n"
        "movb\t$0,12+%2\r\n"
        "pop\t%%rbx"
        : "=a"(ax), "=c"(cx), "=o"(s)
        : "0"(0x40000000), "1"(0)
        : "rdx");
    kprintf("Running inside %s (eax=%#x)\n", s, ax);
  }

  printf("\n");
  SHOW(kX86CpuFamily);
  SHOW(kX86CpuModel);
  printf("\n");
  SHOW(kX86CpuStepping);
  SHOW(kX86CpuType);
  SHOW(kX86CpuModelid);
  SHOW(kX86CpuExtmodelid);
  SHOW(kX86CpuFamilyid);
  SHOW(kX86CpuExtfamilyid);

  printf("\n");
  tsc_aux = rdpid();
  show("TSC_AUX", tsc_aux);
  show(" → core", TSC_AUX_CORE(tsc_aux));
  show(" → node", TSC_AUX_NODE(tsc_aux));

  printf("\n");
  printf("Caches\n");
  printf("──────\n");
  showcachesizes_intel();
  showcachesizes_amd();

  printf("\n");
  printf("Features\n");
  printf("────────\n");
  CANIUSE(ACC);
  CANIUSE(ACPI);
  CANIUSE(ADX);
  CANIUSE(AES);
  CANIUSE(APIC);
  CANIUSE(ARCH_CAPABILITIES);
  CANIUSE(AVX);

  printf("%-20s%s%s%s%s\n", "AVX2", X86_HAVE(AVX2) ? GREEN : RED,
         X86_HAVE(AVX2) ? "present" : "unavailable", RESET,
         (!X86_HAVE(AVX2) && ({
           unsigned eax, ebx, ecx, edx;
           cpuid(7, 0, &eax, &ebx, &ecx, &edx);
           !!(ebx & (1u << 5));
         }))
             ? " (disabled by operating system)"
             : "");

  CANIUSE(AVXVNNI);
  CANIUSE(AVXVNNIINT8);
  CANIUSE(AVXVNNIINT16);
  CANIUSE(AVX512BW);
  CANIUSE(AVX512CD);
  CANIUSE(AVX512DQ);
  CANIUSE(AVX512ER);
  CANIUSE(AVX512F);
  CANIUSE(AVX512IFMA);
  CANIUSE(AVX512PF);
  CANIUSE(AVX512VBMI);
  CANIUSE(AVX512VL);
  CANIUSE(AVX512_4FMAPS);
  CANIUSE(AVX512_4VNNIW);
  CANIUSE(AVX512_FP16);
  CANIUSE(AVX512_BF16);
  CANIUSE(AVX512_BITALG);
  CANIUSE(AVX512_VBMI2);
  CANIUSE(AVX512_VNNI);
  CANIUSE(AVX512_VP2INTERSECT);
  CANIUSE(AVX512_VPOPCNTDQ);
  CANIUSE(BMI);
  CANIUSE(BMI2);
  CANIUSE(CID);
  CANIUSE(CLDEMOTE);
  CANIUSE(CLFLUSH);
  CANIUSE(CLFLUSHOPT);
  CANIUSE(CLWB);
  CANIUSE(CMOV);
  CANIUSE(CQM);
  CANIUSE(CX16);
  CANIUSE(CX8);
  CANIUSE(DCA);
  CANIUSE(DE);
  CANIUSE(DS);
  CANIUSE(DSCPL);
  CANIUSE(DTES64);
  CANIUSE(ERMS);
  CANIUSE(EST);
  CANIUSE(F16C);
  CANIUSE(FDP_EXCPTN_ONLY);
  CANIUSE(FLUSH_L1D);
  CANIUSE(FMA);
  CANIUSE(FPU);
  CANIUSE(FSGSBASE);
  CANIUSE(FXSR);
  CANIUSE(GBPAGES);
  CANIUSE(GFNI);
  CANIUSE(HLE);
  CANIUSE(HT);
  CANIUSE(HYPERVISOR);
  CANIUSE(IA64);
  CANIUSE(INTEL_PT);
  CANIUSE(INTEL_STIBP);
  CANIUSE(INVPCID);
  CANIUSE(LA57);
  CANIUSE(LM);
  CANIUSE(MCA);
  CANIUSE(MCE);
  CANIUSE(MD_CLEAR);
  CANIUSE(MMX);
  CANIUSE(MOVBE);
  CANIUSE(MOVDIR64B);
  CANIUSE(MOVDIRI);
  CANIUSE(MP);
  CANIUSE(MPX);
  CANIUSE(MSR);
  CANIUSE(MTRR);
  CANIUSE(MWAIT);
  CANIUSE(NX);
  CANIUSE(OSPKE);
  CANIUSE(OSXSAVE);
  CANIUSE(PAE);
  CANIUSE(PAT);
  CANIUSE(PBE);
  CANIUSE(PCID);
  CANIUSE(PCLMUL);
  CANIUSE(PCONFIG);
  CANIUSE(PDCM);
  CANIUSE(PGE);
  CANIUSE(PKU);
  CANIUSE(PN);
  CANIUSE(POPCNT);
  CANIUSE(PSE);
  CANIUSE(PSE36);
  CANIUSE(RDPID);
  CANIUSE(RDRND);
  CANIUSE(RDSEED);
  CANIUSE(RDTSCP);
  CANIUSE(RDT_A);
  CANIUSE(RTM);
  CANIUSE(SDBG);
  CANIUSE(SELFSNOOP);
  CANIUSE(SEP);
  CANIUSE(SHA);
  CANIUSE(SMAP);
  CANIUSE(SMEP);
  CANIUSE(SMX);
  CANIUSE(SPEC_CTRL);
  CANIUSE(SPEC_CTRL_SSBD);
  CANIUSE(SSE);
  CANIUSE(SSE2);
  CANIUSE(SSE3);
  CANIUSE(SSE4_1);
  CANIUSE(SSE4_2);
  CANIUSE(SSSE3);
  CANIUSE(SYSCALL);
  CANIUSE(TM2);
  CANIUSE(TME);
  CANIUSE(TSC);
  CANIUSE(INVTSC);
  CANIUSE(TSC_ADJUST);
  CANIUSE(TSC_DEADLINE_TIMER);
  CANIUSE(TSX_FORCE_ABORT);
  CANIUSE(UMIP);
  CANIUSE(VAES);
  CANIUSE(VME);
  CANIUSE(VMX);
  CANIUSE(VPCLMULQDQ);
  CANIUSE(WAITPKG);
  CANIUSE(X2APIC);
  CANIUSE(XSAVE);
  CANIUSE(XTPR);
  CANIUSE(ZERO_FCS_FDS);

  printf("\n");
  printf("AMD Stuff\n");
  printf("─────────\n");
  CANIUSE(3DNOW);
  CANIUSE(3DNOWEXT);
  CANIUSE(3DNOWPREFETCH);
  CANIUSE(ABM);
  CANIUSE(BPEXT);
  CANIUSE(CMP_LEGACY);
  CANIUSE(CR8_LEGACY);
  CANIUSE(EXTAPIC);
  CANIUSE(FMA4);
  CANIUSE(FXSR_OPT);
  CANIUSE(IBS);
  CANIUSE(LAHF_LM);
  CANIUSE(LWP);
  CANIUSE(MISALIGNSSE);
  CANIUSE(MMXEXT);
  CANIUSE(MWAITX);
  CANIUSE(NODEID_MSR);
  CANIUSE(OSVW);
  CANIUSE(OVERFLOW_RECOV);
  CANIUSE(PERFCTR_CORE);
  CANIUSE(PERFCTR_LLC);
  CANIUSE(PERFCTR_NB);
  CANIUSE(PTSC);
  CANIUSE(SKINIT);
  CANIUSE(SMCA);
  CANIUSE(SSE4A);
  CANIUSE(SUCCOR);
  CANIUSE(SVM);
  CANIUSE(TBM);
  CANIUSE(TCE);
  CANIUSE(TOPOEXT);
  CANIUSE(WDT);
  CANIUSE(XOP);

  return 0;
}

#else

int main(int argc, char *argv[]) {
}

#endif /* __x86_64__ */
