
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parity_bit$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.57    0.01    0.09    0.09 ^ parity_bit$_SDFFE_PN0P_/Q (DFF_X1)
                                         parity_out (net)
                  0.01    0.00    0.09 ^ _38_/B2 (OAI21_X1)
     1    2.94    0.01    0.02    0.10 v _38_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.10 v _46_/A (AOI21_X2)
     1    1.14    0.01    0.02    0.13 ^ _46_/ZN (AOI21_X2)
                                         _00_ (net)
                  0.01    0.00    0.13 ^ parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: serial_in (input port clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    3.52    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ _43_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.24 ^ _43_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.02    0.00    0.24 ^ _44_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.28 ^ _44_/ZN (XNOR2_X1)
                                         _17_ (net)
                  0.02    0.00    0.28 ^ _45_/B (XNOR2_X1)
     1    3.13    0.03    0.05    0.33 ^ _45_/ZN (XNOR2_X1)
                                         _18_ (net)
                  0.03    0.00    0.33 ^ _46_/B1 (AOI21_X2)
     1    1.06    0.01    0.01    0.34 v _46_/ZN (AOI21_X2)
                                         _00_ (net)
                  0.01    0.00    0.34 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: serial_in (input port clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    3.52    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ _43_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.24 ^ _43_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.02    0.00    0.24 ^ _44_/B (XNOR2_X1)
     1    2.57    0.02    0.04    0.28 ^ _44_/ZN (XNOR2_X1)
                                         _17_ (net)
                  0.02    0.00    0.28 ^ _45_/B (XNOR2_X1)
     1    3.13    0.03    0.05    0.33 ^ _45_/ZN (XNOR2_X1)
                                         _18_ (net)
                  0.03    0.00    0.33 ^ _46_/B1 (AOI21_X2)
     1    1.06    0.01    0.01    0.34 v _46_/ZN (AOI21_X2)
                                         _00_ (net)
                  0.01    0.00    0.34 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.12e-05   7.24e-07   6.91e-07   6.26e-05  84.8%
Combinational          6.30e-06   4.12e-06   7.91e-07   1.12e-05  15.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.75e-05   4.85e-06   1.48e-06   7.38e-05 100.0%
                          91.4%       6.6%       2.0%
