// Seed: 1090276115
module module_0 ();
  logic id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3#(-1, {1}, 1),
    input tri0 id_4,
    input supply1 _id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output logic id_11
);
  logic id_13;
  reg   id_14;
  assign id_14 = 1;
  for (id_15 = 1; 1; id_14 = id_6) assign id_14 = id_6;
  wand [-1 : id_5  .  product] id_16;
  assign id_2 = id_16;
  module_0 modCall_1 ();
  always id_11 <= 1;
  assign id_16 = -1;
  wire id_17;
endmodule
