// Seed: 1445604857
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output tri0 id_2,
    input wire id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    id_9,
    input supply1 id_7
);
  genvar id_10;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    output wand id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter int id_8 = -1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  assign id_8 = id_10;
  always $display;
  module_2 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_8,
      id_6,
      id_12,
      id_5
  );
  wire id_13;
  assign id_4 = -1;
endmodule
