```verilog
output out = 0;
endmodule
```