{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681993775780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681993775780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 15:29:35 2023 " "Processing started: Thu Apr 20 15:29:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681993775780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993775780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_vga -c test_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_vga -c test_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993775780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681993776130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681993776130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_vga " "Found entity 1: test_vga" {  } { { "test_vga.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SIZE_X size_x grid.v(3) " "Verilog HDL Declaration information at grid.v(3): object \"SIZE_X\" differs only in case from object \"size_x\" in the same scope" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681993782459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SIZE_Y size_y grid.v(4) " "Verilog HDL Declaration information at grid.v(4): object \"SIZE_Y\" differs only in case from object \"size_y\" in the same scope" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681993782459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "clk_div2.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/clk_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681993782464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993782464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_vga " "Elaborating entity \"test_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681993782490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button_set " "Elaborating entity \"button\" for hierarchy \"button:button_set\"" {  } { { "test_vga.v" "button_set" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "test_vga.v" "vga" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div2 vga:vga\|clk_div2:clk_div2 " "Elaborating entity \"clk_div2\" for hierarchy \"vga:vga\|clk_div2:clk_div2\"" {  } { { "vga.v" "clk_div2" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:vga\|vga_sync:vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga:vga\|vga_sync:vga_sync\"" {  } { { "vga.v" "vga_sync" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(29) " "Verilog HDL assignment warning at vga_sync.v(29): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga_sync.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782723 "|test_vga|vga:vga|vga_sync:vga_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(30) " "Verilog HDL assignment warning at vga_sync.v(30): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/vga_sync.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782723 "|test_vga|vga:vga|vga_sync:vga_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid grid:grid " "Elaborating entity \"grid\" for hierarchy \"grid:grid\"" {  } { { "test_vga.v" "grid" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grid.v(34) " "Verilog HDL assignment warning at grid.v(34): truncated value with size 32 to match size of target (5)" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782726 "|test_vga|grid:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grid.v(35) " "Verilog HDL assignment warning at grid.v(35): truncated value with size 32 to match size of target (5)" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782726 "|test_vga|grid:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grid.v(40) " "Verilog HDL assignment warning at grid.v(40): truncated value with size 32 to match size of target (5)" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782726 "|test_vga|grid:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grid.v(46) " "Verilog HDL assignment warning at grid.v(46): truncated value with size 32 to match size of target (5)" {  } { { "grid.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681993782726 "|test_vga|grid:grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard\"" {  } { { "test_vga.v" "keyboard" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:random_rnd_x_pos " "Elaborating entity \"random\" for hierarchy \"random:random_rnd_x_pos\"" {  } { { "test_vga.v" "random_rnd_x_pos" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter random:random_rnd_x_pos\|counter:counter_counter " "Elaborating entity \"counter\" for hierarchy \"random:random_rnd_x_pos\|counter:counter_counter\"" {  } { { "random.v" "counter_counter" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/random.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993782729 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681993784563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "test_vga.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681993786250 "|test_vga|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681993786250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681993786355 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "grid:grid\|bias_y\[0\]~18 " "Logic cell \"grid:grid\|bias_y\[0\]~18\"" {  } { { "grid.v" "bias_y\[0\]~18" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/grid.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681993787756 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1681993787756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/.Programming/Verilog/test_vga/output_files/test_vga.map.smsg " "Generated suppressed messages file C:/Users/admin/Documents/.Programming/Verilog/test_vga/output_files/test_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993787797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681993787903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681993787903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2_rnd " "No output dependent on input pin \"key2_rnd\"" {  } { { "test_vga.v" "" { Text "C:/Users/admin/Documents/.Programming/Verilog/test_vga/test_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681993788018 "|test_vga|key2_rnd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681993788018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2065 " "Implemented 2065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681993788018 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681993788018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2029 " "Implemented 2029 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681993788018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681993788018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681993788032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 15:29:48 2023 " "Processing ended: Thu Apr 20 15:29:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681993788032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681993788032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681993788032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681993788032 ""}
