# Reading pref.tcl
# do Monociclo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/SignExtendPC {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtendPC/SignExtendPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:15 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtendPC" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtendPC/SignExtendPC.v 
# -- Compiling module SignExtendPC
# 
# Top level modules:
# 	SignExtendPC
# End time: 13:45:15 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/BJcontrol {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/BJcontrol/BJcontrol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:15 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/BJcontrol" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/BJcontrol/BJcontrol.v 
# -- Compiling module BJcontrol
# 
# Top level modules:
# 	BJcontrol
# End time: 13:45:15 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/DecodeALU {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/DecodeALU/DecodeALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:15 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/DecodeALU" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/DecodeALU/DecodeALU.v 
# -- Compiling module DecodeALU
# 
# Top level modules:
# 	DecodeALU
# End time: 13:45:15 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/FullAdderN {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdderN/FullAdderN.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:15 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdderN" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdderN/FullAdderN.v 
# -- Compiling module FullAdderN
# 
# Top level modules:
# 	FullAdderN
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/FullAdder {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdder/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdder" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/FullAdder/FullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/SignExtend {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtend/SignExtend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtend" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/SignExtend/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/RegisterFile {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/RegisterFile/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/RegisterFile" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/RegisterFile/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/ALU {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/ALU" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/Decode {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Decode/Decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Decode" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Decode/Decode.v 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/Monociclo {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v 
# -- Compiling module Monociclo
# -- Compiling module Monociclo_vlg_tst
# 
# Top level modules:
# 	Monociclo_vlg_tst
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/IMemory {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/IMemory/IMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/IMemory" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/IMemory/IMemory.v 
# -- Compiling module IMemory
# 
# Top level modules:
# 	IMemory
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/Memory {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo\ Aldair\ TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/simulation/modelsim {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/simulation/modelsim/Monociclo.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:16 on Mar 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/simulation/modelsim" C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/simulation/modelsim/Monociclo.vt 
# -- Compiling module Monociclo_vlg_tst
# 
# Top level modules:
# 	Monociclo_vlg_tst
# End time: 13:45:16 on Mar 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Monociclo_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Monociclo_vlg_tst 
# Start time: 13:45:16 on Mar 10,2024
# Loading work.Monociclo_vlg_tst
# Loading work.Monociclo
# Loading work.FullAdderN
# Loading work.IMemory
# Loading work.Decode
# Loading work.DecodeALU
# Loading work.SignExtendPC
# Loading work.RegisterFile
# Loading work.SignExtend
# Loading work.ALU
# Loading work.BJcontrol
# Loading work.Memory
# Loading work.FullAdder
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (10) for port 'addr_rd_i'. The port definition is at: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (10) for port 'addr_wr_i'. The port definition is at: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v Line: 178
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "Data_Mem.hex". (Current address [32], address range [0:31])    : C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(19)
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem
# Running testbench
do {C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/simulation/modelsim/wave.do}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (10) for port 'addr_rd_i'. The port definition is at: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (10) for port 'addr_wr_i'. The port definition is at: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Monociclo/Monociclo.v Line: 178
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "Data_Mem.hex". (Current address [32], address range [0:31])    : C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Procesador_monociclo/Memory/Memory.v(19)
#    Time: 0 ps  Iteration: 0  Instance: /Monociclo_vlg_tst/i1/DataMem
# Running testbench
# End time: 13:45:41 on Mar 10,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
