

================================================================
== Vivado HLS Report for 'mvprod_layer_2'
================================================================
* Date:           Sun Oct 27 17:46:08 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.289|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  263|  264|  260|  260| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- outer   |  263|  263|        30|         26|         26|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1465|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|      75|       2|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     773|
|Register         |        -|      -|    1244|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1319|    2240|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |mlp_mul_18s_18s_3fYi_U55  |mlp_mul_18s_18s_3fYi  |        0|      1|  75|   2|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      1|  75|   2|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |m_fu_1940_p2             |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_1781_p2      |     +    |      0|  0|  15|           8|           5|
    |p_Val2_15_10_fu_1468_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_11_fu_1499_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_12_fu_1532_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_13_fu_1563_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_14_fu_1596_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_15_fu_1627_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_16_fu_1660_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_17_fu_1691_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_18_fu_1724_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_19_fu_1755_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_1_fu_1008_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_20_fu_1794_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_21_fu_1831_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_22_fu_1864_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_23_fu_1895_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_24_fu_1923_p2  |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_2_fu_1061_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_3_fu_1114_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_4_fu_1167_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_5_fu_1220_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_6_fu_1277_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_7_fu_1328_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_8_fu_1369_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_9_fu_1402_p2   |     +    |      0|  0|  42|          35|          35|
    |p_Val2_15_s_fu_1435_p2   |     +    |      0|  0|  42|          35|          35|
    |tmp_10_fu_889_p2         |     +    |      0|  0|  15|           8|           3|
    |tmp_11_fu_895_p2         |     +    |      0|  0|  15|           8|           3|
    |tmp_12_fu_919_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_13_fu_925_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_14_fu_959_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_15_fu_965_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_16_fu_989_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_17_fu_995_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_18_fu_1042_p2        |     +    |      0|  0|  15|           8|           4|
    |tmp_19_fu_1048_p2        |     +    |      0|  0|  15|           8|           4|
    |tmp_20_fu_1095_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_21_fu_1101_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_22_fu_1148_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_23_fu_1154_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_24_fu_1201_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_25_fu_1207_p2        |     +    |      0|  0|  15|           8|           5|
    |tmp_26_fu_1258_p2        |     +    |      0|  0|  16|           9|           5|
    |tmp_27_fu_1264_p2        |     +    |      0|  0|  16|           9|           5|
    |tmp_28_fu_1311_p2        |     +    |      0|  0|  16|           9|           5|
    |tmp_29_fu_1316_p2        |     +    |      0|  0|  16|           9|           5|
    |tmp_5_fu_849_p2          |     +    |      0|  0|  15|           8|           2|
    |tmp_6_fu_855_p2          |     +    |      0|  0|  15|           8|           2|
    |tmp_7_fu_869_p2          |     +    |      0|  0|  15|           8|           3|
    |tmp_9_fu_875_p2          |     +    |      0|  0|  15|           8|           3|
    |ap_condition_807         |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_1818_p2           |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_838_p2          |    or    |      0|  0|   8|           8|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1465|        1098|         988|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  129|         28|    1|         28|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_phi_mux_phi_mul_phi_fu_633_p6  |   13|          3|    8|         24|
    |grp_fu_675_p0                     |  125|         27|   18|        486|
    |grp_fu_675_p1                     |  125|         27|   18|        486|
    |input_V_address0                  |   57|         14|    5|         70|
    |input_V_address1                  |   57|         14|    5|         70|
    |m1_reg_660                        |    9|          2|    4|          8|
    |matrix_V_address0                 |   57|         14|    9|        126|
    |matrix_V_address1                 |   57|         14|    9|        126|
    |phi_mul_reg_629                   |    9|          2|    8|         16|
    |reg_769                           |    9|          2|   18|         36|
    |reg_774                           |    9|          2|   18|         36|
    |reg_779                           |    9|          2|   18|         36|
    |reg_784                           |    9|          2|   18|         36|
    |reg_789                           |    9|          2|   18|         36|
    |reg_794                           |    9|          2|   18|         36|
    |reg_803                           |    9|          2|   18|         36|
    |reg_808                           |    9|          2|   18|         36|
    |reg_813                           |    9|          2|   18|         36|
    |reg_818                           |    9|          2|   18|         36|
    |reg_823                           |    9|          2|   18|         36|
    |reg_828                           |    9|          2|   18|         36|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  773|        175|  304|       1878|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  27|   0|   27|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |input_V_load_13_reg_2258     |  18|   0|   18|          0|
    |input_V_load_15_reg_2313     |  18|   0|   18|          0|
    |input_V_load_17_reg_2368     |  18|   0|   18|          0|
    |input_V_load_19_reg_2429     |  18|   0|   18|          0|
    |input_V_load_21_reg_2484     |  18|   0|   18|          0|
    |input_V_load_23_reg_2529     |  18|   0|   18|          0|
    |input_V_load_25_reg_2564     |  18|   0|   18|          0|
    |m1_reg_660                   |   4|   0|    4|          0|
    |matrix_V_load_13_reg_2263    |  18|   0|   18|          0|
    |matrix_V_load_15_reg_2318    |  18|   0|   18|          0|
    |matrix_V_load_17_reg_2373    |  18|   0|   18|          0|
    |matrix_V_load_19_reg_2434    |  18|   0|   18|          0|
    |matrix_V_load_21_reg_2489    |  18|   0|   18|          0|
    |matrix_V_load_23_reg_2534    |  18|   0|   18|          0|
    |matrix_V_load_25_reg_2569    |  18|   0|   18|          0|
    |next_mul_reg_2739            |   8|   0|    8|          0|
    |phi_mul_cast2_reg_2388       |   8|   0|    9|          1|
    |phi_mul_reg_629              |   8|   0|    8|          0|
    |reg_761                      |  18|   0|   18|          0|
    |reg_765                      |  18|   0|   18|          0|
    |reg_769                      |  18|   0|   18|          0|
    |reg_774                      |  18|   0|   18|          0|
    |reg_779                      |  18|   0|   18|          0|
    |reg_784                      |  18|   0|   18|          0|
    |reg_789                      |  18|   0|   18|          0|
    |reg_794                      |  18|   0|   18|          0|
    |reg_799                      |  35|   0|   35|          0|
    |reg_803                      |  18|   0|   18|          0|
    |reg_808                      |  18|   0|   18|          0|
    |reg_813                      |  18|   0|   18|          0|
    |reg_818                      |  18|   0|   18|          0|
    |reg_823                      |  18|   0|   18|          0|
    |reg_828                      |  18|   0|   18|          0|
    |tmp_10_reg_2018              |   8|   0|    8|          0|
    |tmp_11_reg_2023              |   8|   0|    8|          0|
    |tmp_12_reg_2058              |   8|   0|    8|          0|
    |tmp_13_reg_2063              |   8|   0|    8|          0|
    |tmp_14_reg_2103              |   8|   0|    8|          0|
    |tmp_15_reg_2108              |   8|   0|    8|          0|
    |tmp_16_reg_2143              |   8|   0|    8|          0|
    |tmp_17_reg_2148              |   8|   0|    8|          0|
    |tmp_18_reg_2188              |   8|   0|    8|          0|
    |tmp_19_reg_2193              |   8|   0|    8|          0|
    |tmp_20_reg_2233              |   8|   0|    8|          0|
    |tmp_21_reg_2238              |   8|   0|    8|          0|
    |tmp_22_reg_2288              |   8|   0|    8|          0|
    |tmp_23_reg_2293              |   8|   0|    8|          0|
    |tmp_24_reg_2343              |   8|   0|    8|          0|
    |tmp_25_reg_2348              |   8|   0|    8|          0|
    |tmp_26_reg_2404              |   9|   0|    9|          0|
    |tmp_27_reg_2409              |   9|   0|    9|          0|
    |tmp_28_reg_2459              |   9|   0|    9|          0|
    |tmp_29_reg_2464              |   9|   0|    9|          0|
    |tmp_30_reg_2078              |  18|   0|   18|          0|
    |tmp_31_reg_2153              |  18|   0|   18|          0|
    |tmp_32_reg_2198              |  18|   0|   18|          0|
    |tmp_33_reg_2243              |  18|   0|   18|          0|
    |tmp_34_reg_2298              |  18|   0|   18|          0|
    |tmp_35_reg_2353              |  18|   0|   18|          0|
    |tmp_36_reg_2414              |  18|   0|   18|          0|
    |tmp_37_reg_2469              |  18|   0|   18|          0|
    |tmp_38_reg_2514              |  18|   0|   18|          0|
    |tmp_39_reg_2549              |  18|   0|   18|          0|
    |tmp_40_reg_2574              |  18|   0|   18|          0|
    |tmp_41_reg_2589              |  18|   0|   18|          0|
    |tmp_42_reg_2604              |  18|   0|   18|          0|
    |tmp_43_reg_2619              |  18|   0|   18|          0|
    |tmp_44_reg_2634              |  18|   0|   18|          0|
    |tmp_45_reg_2649              |  18|   0|   18|          0|
    |tmp_46_reg_2664              |  18|   0|   18|          0|
    |tmp_47_reg_2679              |  18|   0|   18|          0|
    |tmp_48_reg_2694              |  18|   0|   18|          0|
    |tmp_49_reg_2709              |  18|   0|   18|          0|
    |tmp_50_reg_2724              |  18|   0|   18|          0|
    |tmp_51_reg_2744              |  18|   0|   18|          0|
    |tmp_52_reg_2763              |  18|   0|   18|          0|
    |tmp_53_reg_2778              |  18|   0|   18|          0|
    |tmp_54_reg_2793              |  18|   0|   18|          0|
    |tmp_5_reg_1958               |   8|   0|    8|          0|
    |tmp_6_reg_1963               |   8|   0|    8|          0|
    |tmp_7_reg_1988               |   8|   0|    8|          0|
    |tmp_9_reg_1993               |   8|   0|    8|          0|
    |tmp_reg_2759                 |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1244|   0| 1245|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|matrix_V_address0  | out |    9|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce0       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q0        |  in |   18|  ap_memory |    matrix_V    |     array    |
|matrix_V_address1  | out |    9|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce1       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q1        |  in |   18|  ap_memory |    matrix_V    |     array    |
|input_V_address0   | out |    5|  ap_memory |     input_V    |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V    |     array    |
|input_V_address1   | out |    5|  ap_memory |     input_V    |     array    |
|input_V_ce1        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q1         |  in |   18|  ap_memory |     input_V    |     array    |
|result_V_address0  | out |    4|  ap_memory |    result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |    result_V    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

