INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_half_adder.cpp
   Compiling (apcc) half_adder.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'vishal' on host 'vishal1005' (Linux_x86_64 version 5.15.0-57-generic) on Fri Jan 20 10:43:36 IST 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/vishal/half_adder/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_vishal/1820881674191616938022
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 1.41 seconds. Total CPU system time: 0.07 seconds. Total elapsed time: 1.47 seconds; peak allocated memory: 98.957 MB.
   Compiling (apcc) half_adder_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'vishal' on host 'vishal1005' (Linux_x86_64 version 5.15.0-57-generic) on Fri Jan 20 10:43:39 IST 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/vishal/half_adder/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_vishal/1821481674191619421112
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 1.37 seconds. Total CPU system time: 0.09 seconds. Total elapsed time: 1.43 seconds; peak allocated memory: 98.957 MB.
   Compiling apatb_half_adder_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test case 1 passed
Test case 2 passed
Test case 3 passed
Test case 4 passed
Test case 5 failed
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_half_adder_top glbl -Oenable_linking_all_libraries -prj half_adder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s half_adder 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/half_adder/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/half_adder/solution1/sim/verilog/half_adder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_half_adder_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/half_adder/solution1/sim/verilog/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/half_adder/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_half_adder_top
Compiling module work.glbl
Built simulation snapshot half_adder

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/half_adder/xsim_script.tcl
# xsim {half_adder} -autoloadwcfg -tclbatch {half_adder.tcl}
Time resolution is 1 ps
source half_adder.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "125000"
// RTL Simulation : 1 / 5 [n/a] @ "145000"
// RTL Simulation : 2 / 5 [n/a] @ "155000"
// RTL Simulation : 3 / 5 [n/a] @ "165000"
// RTL Simulation : 4 / 5 [n/a] @ "175000"
// RTL Simulation : 5 / 5 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 245 ns : File "/home/vishal/half_adder/solution1/sim/verilog/half_adder.autotb.v" Line 394
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 20 10:43:54 2023...
Test case 1 passed
Test case 2 passed
Test case 3 passed
Test case 4 passed
Test case 5 failed
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
