Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Oct  3 18:40:59 2016
| Host             : liucheng-laptop running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file base_sys_wrapper_power_routed.rpt -pb base_sys_wrapper_power_summary_routed.pb -rpx base_sys_wrapper_power_routed.rpx
| Design           : base_sys_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.730  |
| Dynamic (W)              | 1.571  |
| Device Static (W)        | 0.159  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.1   |
| Junction Temperature (C) | 44.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        4 |       --- |             --- |
| Slice Logic              |     0.005 |     6171 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2085 |     53200 |            3.92 |
|   CARRY4                 |    <0.001 |       58 |     13300 |            0.44 |
|   Register               |    <0.001 |     3061 |    106400 |            2.88 |
|   F7/F8 Muxes            |    <0.001 |       10 |     53200 |            0.02 |
|   LUT as Shift Register  |    <0.001 |      157 |     17400 |            0.90 |
|   LUT as Distributed RAM |    <0.001 |       10 |     17400 |            0.06 |
|   Others                 |     0.000 |      363 |       --- |             --- |
| Signals                  |     0.006 |     4498 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       140 |            1.43 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     1.730 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.033 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.726 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | base_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | base_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------+-----------+
| Name                                                            | Power (W) |
+-----------------------------------------------------------------+-----------+
| base_sys_wrapper                                                |     1.571 |
|   base_sys_i                                                    |     1.571 |
|     axi_bram_ctrl_0                                             |     0.004 |
|       U0                                                        |     0.004 |
|         gext_inst.abcv4_0_ext_inst                              |     0.004 |
|           GEN_AXI4.I_FULL_AXI                                   |     0.004 |
|             GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|             I_RD_CHNL                                           |     0.003 |
|               I_WRAP_BRST                                       |    <0.001 |
|             I_WR_CHNL                                           |    <0.001 |
|               I_WRAP_BRST                                       |    <0.001 |
|     axi_cdma_0                                                  |     0.015 |
|       U0                                                        |     0.015 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                      |     0.015 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                          |     0.011 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                   |     0.005 |
|               I_ADDR_CNTL                                       |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|               I_CMD_STATUS                                      |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO              |    <0.001 |
|                 I_CMD_FIFO                                      |    <0.001 |
|               I_MSTR_PCC                                        |     0.003 |
|               I_RD_DATA_CNTL                                    |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|               I_RD_STATUS_CNTLR                                 |    <0.001 |
|               I_RESET                                           |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                   |     0.006 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                        |     0.003 |
|               I_ADDR_CNTL                                       |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|               I_CMD_STATUS                                      |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO              |    <0.001 |
|                 I_CMD_FIFO                                      |    <0.001 |
|               I_RESET                                           |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                              |     0.001 |
|               I_WR_DATA_CNTL                                    |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|               I_WR_STATUS_CNTLR                                 |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|                 I_WRESP_STATUS_FIFO                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                            |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                   |    <0.001 |
|                       DYNSHREG_F_I                              |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                    |    <0.001 |
|           I_SIMPLE_REG_MODULE                                   |     0.003 |
|             GEN_IRPT_RESYNC.IMP_SYNC_IRPT_SYNC_REG              |    <0.001 |
|             I_AXI_LITE                                          |     0.002 |
|               GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK               |    <0.001 |
|               GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                |    <0.001 |
|               GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                 |    <0.001 |
|               GEN_ASYNC_WRITE.AWVLD_CDC_TO                      |    <0.001 |
|               GEN_ASYNC_WRITE.REG2_WREADY                       |    <0.001 |
|               GEN_ASYNC_WRITE.REG3_WREADY                       |    <0.001 |
|               GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                |    <0.001 |
|               GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1               |    <0.001 |
|               GEN_ASYNC_WRITE.WVLD_CDC_TO                       |    <0.001 |
|             I_REGISTER_BLOCK                                    |    <0.001 |
|           I_SIMPLE_RST_MODULE                                   |    <0.001 |
|             GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC         |    <0.001 |
|             GEN_AXI_LITE_ASYNC2AXI.IMP_AXI2LITE_RSYNC           |    <0.001 |
|             GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY           |    <0.001 |
|             GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC         |    <0.001 |
|               INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS              |    <0.001 |
|             GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC              |    <0.001 |
|               INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS              |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                            |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                 |    <0.001 |
|     axi_interconnect_1                                          |     0.006 |
|       m00_couplers                                              |     0.003 |
|         auto_pc                                                 |     0.003 |
|           inst                                                  |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                        |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst               |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                         |    <0.001 |
|                   inst                                          |    <0.001 |
|                     fifo_gen_inst                               |    <0.001 |
|                       inst_fifo_gen                             |    <0.001 |
|                         gconvfifo.rf                            |    <0.001 |
|                           grf.rf                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                               gr1.gr1_int.rfwft                 |    <0.001 |
|                               grss.rsts                         |    <0.001 |
|                               rpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                               gwss.wsts                         |    <0.001 |
|                               wpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.mem               |    <0.001 |
|                               gdm.dm_gen.dm                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                |    <0.001 |
|                             rstblk                              |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst               |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst             |    <0.001 |
|               USE_WRITE.write_addr_inst                         |     0.002 |
|                 USE_BURSTS.cmd_queue                            |    <0.001 |
|                   inst                                          |    <0.001 |
|                     fifo_gen_inst                               |    <0.001 |
|                       inst_fifo_gen                             |    <0.001 |
|                         gconvfifo.rf                            |    <0.001 |
|                           grf.rf                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                               gr1.gr1_int.rfwft                 |    <0.001 |
|                               grss.rsts                         |    <0.001 |
|                               rpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                               gwss.wsts                         |    <0.001 |
|                               wpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.mem               |    <0.001 |
|                               gdm.dm_gen.dm                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                |    <0.001 |
|                             rstblk                              |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                       |    <0.001 |
|                   inst                                          |    <0.001 |
|                     fifo_gen_inst                               |    <0.001 |
|                       inst_fifo_gen                             |    <0.001 |
|                         gconvfifo.rf                            |    <0.001 |
|                           grf.rf                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                               gr1.gr1_int.rfwft                 |    <0.001 |
|                               grss.rsts                         |    <0.001 |
|                               rpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                               gwss.wsts                         |    <0.001 |
|                               wpntr                             |    <0.001 |
|                             gntv_or_sync_fifo.mem               |    <0.001 |
|                               gdm.dm_gen.dm                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                |    <0.001 |
|                             rstblk                              |    <0.001 |
|               USE_WRITE.write_data_inst                         |    <0.001 |
|       xbar                                                      |     0.003 |
|         inst                                                    |     0.003 |
|           gen_samd.crossbar_samd                                |     0.003 |
|             addr_arbiter_ar                                     |    <0.001 |
|             addr_arbiter_aw                                     |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                    |     0.001 |
|               b_pipe                                            |    <0.001 |
|               r_pipe                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                    |    <0.001 |
|               b_pipe                                            |    <0.001 |
|               r_pipe                                            |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                    |    <0.001 |
|               b_pipe                                            |    <0.001 |
|               r_pipe                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar     |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w      |    <0.001 |
|               wrouter_aw_fifo                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                  |    <0.001 |
|             splitter_aw_mi                                      |    <0.001 |
|     blk_mem_gen_0                                               |     0.002 |
|       U0                                                        |     0.002 |
|         inst_blk_mem_gen                                        |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.002 |
|             valid.cstr                                          |     0.002 |
|               ramloop[0].ram.r                                  |     0.001 |
|                 prim_noinit.ram                                 |     0.001 |
|               ramloop[1].ram.r                                  |     0.001 |
|                 prim_noinit.ram                                 |     0.001 |
|     proc_sys_reset_0                                            |    <0.001 |
|       U0                                                        |    <0.001 |
|         EXT_LPF                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                             |    <0.001 |
|         SEQ                                                     |    <0.001 |
|           SEQ_COUNTER                                           |    <0.001 |
|     proc_sys_reset_1                                            |    <0.001 |
|       U0                                                        |    <0.001 |
|         EXT_LPF                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                             |    <0.001 |
|         SEQ                                                     |    <0.001 |
|           SEQ_COUNTER                                           |    <0.001 |
|     processing_system7_0                                        |     1.538 |
|       inst                                                      |     1.538 |
|     processing_system7_0_axi_periph                             |     0.004 |
|       s00_couplers                                              |     0.004 |
|         auto_pc                                                 |     0.004 |
|           inst                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                |     0.004 |
|               RD.ar_channel_0                                   |    <0.001 |
|                 ar_cmd_fsm_0                                    |    <0.001 |
|                 cmd_translator_0                                |    <0.001 |
|                   incr_cmd_0                                    |    <0.001 |
|                   wrap_cmd_0                                    |    <0.001 |
|               RD.r_channel_0                                    |     0.001 |
|                 rd_data_fifo_0                                  |    <0.001 |
|                 transaction_fifo_0                              |    <0.001 |
|               SI_REG                                            |     0.001 |
|                 ar_pipe                                         |    <0.001 |
|                 aw_pipe                                         |    <0.001 |
|                 b_pipe                                          |    <0.001 |
|                 r_pipe                                          |    <0.001 |
|               WR.aw_channel_0                                   |    <0.001 |
|                 aw_cmd_fsm_0                                    |    <0.001 |
|                 cmd_translator_0                                |    <0.001 |
|                   incr_cmd_0                                    |    <0.001 |
|                   wrap_cmd_0                                    |    <0.001 |
|               WR.b_channel_0                                    |    <0.001 |
|                 bid_fifo_0                                      |    <0.001 |
|                 bresp_fifo_0                                    |    <0.001 |
+-----------------------------------------------------------------+-----------+


