$date
	Thu Apr 30 18:17:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2x1_cmos_tb $end
$var wire 1 ! y $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$var reg 1 $ s $end
$scope module mux2x1 $end
$var wire 1 " a0 $end
$var wire 1 # a1 $end
$var wire 1 $ s $end
$var wire 1 % sn $end
$var wire 1 ! y $end
$scope module c0 $end
$var wire 1 ! drain $end
$var wire 1 % n_gate $end
$var wire 1 $ p_gate $end
$var wire 1 " source $end
$upscope $end
$scope module c1 $end
$var wire 1 ! drain $end
$var wire 1 $ n_gate $end
$var wire 1 % p_gate $end
$var wire 1 # source $end
$upscope $end
$scope module inv $end
$var wire 1 $ a $end
$var wire 1 % f $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
0$
0#
0"
0!
$end
#1
1!
1"
#2
0!
0"
1#
#3
1!
1"
#4
0"
0!
0#
0%
1$
#5
1"
#6
0"
1!
1#
#7
1"
#8
0!
0"
0#
1%
0$
