<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockGeneratorTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockGenerator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_SlaveTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SPI_SlaveTB_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPI_Slave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_Slave_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignalGeneratorTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SignalGeneratorTB_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1501265669" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1501265669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501932496" xil_pn:in_ck="-6938470209182873023" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1501932496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../hdl_library/ClockGenerator/ClockGenerator.vhd"/>
      <outfile xil_pn:name="../hdl_library/ClockGenerator/ClockGeneratorTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/CommonFunctions/CommonFunctions.vhd"/>
      <outfile xil_pn:name="../hdl_library/CommonFunctions/MathHelpers.vhd"/>
      <outfile xil_pn:name="../hdl_library/DSP/Filter/FIR/FIR_Core.vhd"/>
      <outfile xil_pn:name="../hdl_library/DSP/Filter/FIR/FIR_CoreTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_Master.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_MasterTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_Slave.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_SlaveTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SignalGenerator/SignalGenerator.vhd"/>
      <outfile xil_pn:name="../hdl_library/SignalGenerator/SignalGeneratorTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1501932449" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1338321859186347645" xil_pn:start_ts="1501932449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501932449" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2156311167265824249" xil_pn:start_ts="1501932449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501265669" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7449289030477658039" xil_pn:start_ts="1501265669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501932496" xil_pn:in_ck="-6938470209182873023" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1501932496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../hdl_library/ClockGenerator/ClockGenerator.vhd"/>
      <outfile xil_pn:name="../hdl_library/ClockGenerator/ClockGeneratorTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/CommonFunctions/CommonFunctions.vhd"/>
      <outfile xil_pn:name="../hdl_library/CommonFunctions/MathHelpers.vhd"/>
      <outfile xil_pn:name="../hdl_library/DSP/Filter/FIR/FIR_Core.vhd"/>
      <outfile xil_pn:name="../hdl_library/DSP/Filter/FIR/FIR_CoreTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_Master.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_MasterTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_Slave.vhd"/>
      <outfile xil_pn:name="../hdl_library/SPI/SPI_SlaveTB.vhd"/>
      <outfile xil_pn:name="../hdl_library/SignalGenerator/SignalGenerator.vhd"/>
      <outfile xil_pn:name="../hdl_library/SignalGenerator/SignalGeneratorTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1501932501" xil_pn:in_ck="-6938470209182873023" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-33332798093023121" xil_pn:start_ts="1501932496">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501512192" xil_pn:in_ck="-6889797602103967051" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="922077192580301048" xil_pn:start_ts="1501512191">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
