Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Verilog/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 116192f908604c49945142218dc6a9d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_behav xil_defaultlib.cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.cache in library work located at xsim.dir/work.
