
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451928                       # Number of seconds simulated
sim_ticks                                451927793000                       # Number of ticks simulated
final_tick                               1128301298000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153380                       # Simulator instruction rate (inst/s)
host_op_rate                                   173827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34658426                       # Simulator tick rate (ticks/s)
host_mem_usage                                2245052                       # Number of bytes of host memory used
host_seconds                                 13039.48                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2266608097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23515392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23550912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19633536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19633536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       367428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              367983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        306774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             306774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        78597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     52033516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52112113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        78597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            78597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43443967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43443967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43443967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        78597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     52033516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95556079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      367983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     306774                       # Number of write requests accepted
system.mem_ctrls.readBursts                    367983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   306774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23549504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19632448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23550912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19633536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19102                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  451927741000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                367983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               306774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       643282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.126865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.179807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.462953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       612468     95.21%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        30538      4.75%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          152      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           41      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           29      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           21      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       643282                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.004567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.852670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.537537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             9      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            20      0.11%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            58      0.33%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          1074      6.13%      6.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          3828     21.85%     28.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          5614     32.05%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          4216     24.07%     84.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          1881     10.74%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           608      3.47%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           169      0.96%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            33      0.19%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             7      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.510960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.478419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5240     29.91%     29.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              421      2.40%     32.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9540     54.46%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2305     13.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17518                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  13224140750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20123409500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1839805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35938.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54688.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        52.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    29406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     669763.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                     4.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2301307680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1223158860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1315987680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              800805420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36430942080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24897748770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1006931520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    120987067980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     46375670400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3456437775                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           238809168315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.423277                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         394676008250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    984900250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15427106000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8583566250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 120770275500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   40839707500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 265322237500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2291775780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1218096330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1311253860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              800466120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36411273600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24917779140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            997980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    120753349170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     46494182400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3495080250                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           238703606880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            528.189694                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         394657806250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    982991750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15418636000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8768552250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 121079417750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   40868359000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 264809836250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1425559                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           330269338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1426583                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.510776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     8.840566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1015.159434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.008633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         642024639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        642024639                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    232965908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       232965908                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     84431030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84431030                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    317396938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        317396938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    317396938                       # number of overall hits
system.cpu.dcache.overall_hits::total       317396938                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1507655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1507655                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1394891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1394891                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2902546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2902546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2902546                       # number of overall misses
system.cpu.dcache.overall_misses::total       2902546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  64053883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  64053883000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  23415692941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23415692941                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  87469575941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87469575941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  87469575941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87469575941                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    234473563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    234473563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    320299484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    320299484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    320299484                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    320299484                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006430                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016253                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009062                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42485.769622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42485.769622                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 16786.754622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16786.754622                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30135.465878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30135.465878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30135.465878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30135.465878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31890                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1391                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.925953                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       851110                       # number of writebacks
system.cpu.dcache.writebacks::total            851110                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       480339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       480339                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       996648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       996648                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1476987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1476987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1476987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1476987                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1027316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1027316                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       398243                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       398243                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1425559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1425559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1425559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1425559                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42075426500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42075426500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8098063487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8098063487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  50173489987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50173489987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  50173489987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50173489987                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004451                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40956.654525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40956.654525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20334.477912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20334.477912                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35195.660079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35195.660079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35195.660079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35195.660079                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2386375                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.887382                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           664984501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2386880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            278.599888                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   195.475109                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   309.412273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.381787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.604321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         560991632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        560991632                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    276830342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       276830342                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    276830342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        276830342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    276830342                       # number of overall hits
system.cpu.icache.overall_hits::total       276830342                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2472286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2472286                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2472286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2472286                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2472286                       # number of overall misses
system.cpu.icache.overall_misses::total       2472286                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  32017899000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32017899000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  32017899000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32017899000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  32017899000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32017899000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    279302628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    279302628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    279302628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    279302628                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    279302628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    279302628                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008852                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008852                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12950.726170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12950.726170                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12950.726170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12950.726170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12950.726170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12950.726170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2386375                       # number of writebacks
system.cpu.icache.writebacks::total           2386375                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        85910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        85910                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        85910                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        85910                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        85910                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        85910                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2386376                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2386376                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2386376                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2386376                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2386376                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2386376                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  29063379500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29063379500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  29063379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29063379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  29063379500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29063379500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008544                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12178.876883                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12178.876883                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12178.876883                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12178.876883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12178.876883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12178.876883                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    368629                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11590409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.875176                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      162.790741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        143.239470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2356.670470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    73.422797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 30031.876522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.071920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.916500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58660893                       # Number of tag accesses
system.l2.tags.data_accesses                 58660893                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       851110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           851110                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2094146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2094146                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       355450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                355450                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2385817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2385817                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       702681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            702681                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2385817                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1058131                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3443948                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2385817                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1058131                       # number of overall hits
system.l2.overall_hits::total                 3443948                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        42904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42904                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              559                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       324524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          324524                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          559                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       367428                       # number of demand (read+write) misses
system.l2.demand_misses::total                 367987                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          559                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       367428                       # number of overall misses
system.l2.overall_misses::total                367987                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3746219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3746219500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     55596000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55596000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  33090382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33090382500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     55596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36836602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36892198000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     55596000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36836602000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36892198000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       851110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       851110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2094146                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2094146                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       398354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            398354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2386376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2386376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1027205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1027205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2386376                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1425559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3811935                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2386376                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1425559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3811935                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.107703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107703                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000234                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.315929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315929                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.257743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096535                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.257743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87316.322487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87316.322487                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 99456.171735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99456.171735                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 101965.902368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101965.902368                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 99456.171735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 100255.293554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100254.079628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 99456.171735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 100255.293554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100254.079628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               306774                       # number of writebacks
system.l2.writebacks::total                    306774                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           111                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        42904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42904                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          555                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       324524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       324524                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       367428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            367983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       367428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           367983                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3317179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3317179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     49804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  29845142500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29845142500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     49804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33162322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33212126500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     49804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33162322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33212126500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.107703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.315929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.315929                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.257743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.257743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096534                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77316.322487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77316.322487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 89737.837838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89737.837838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 91965.902368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91965.902368                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 89737.837838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 90255.293554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90254.513116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 89737.837838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 90255.293554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90254.513116                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        735969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       368042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             325079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       306774                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61212                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42904                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        325079                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1103952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1103952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43184448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43184448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              367983                       # Request fanout histogram
system.membus.reqLayer0.occupancy           981532500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          945413500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       188448758                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    156926204                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7115585                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     88404098                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        73950355                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.650370                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5466916                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          347                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      8393456                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8199850                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       193606                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1642293                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1128301298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                903855601                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    331688685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1114730604                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           188448758                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     87617121                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             561370942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        14269696                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          207                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines         279302628                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2744074                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    900194686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.329355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.337215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        402956685     44.76%     44.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100261389     11.14%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         94512500     10.50%     66.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        302464112     33.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    900194686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.208494                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.233306                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        340302134                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      63395141                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         487087408                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2728815                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        6681185                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     72388906                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        455751                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1163932800                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      21017301                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        6681185                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        354334130                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        44354446                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        17539                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         475638233                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      19169138                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1143936618                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       9811245                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1808059                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         103095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9145874                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8675913                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          654                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1530223657                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5002787048                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1237728768                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          400                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1429792365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        100431292                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        26571                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        26571                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5176346                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    246054403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     92764916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7445917                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3557992                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1134936731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1115559063                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2334998                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     63325132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    128207906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    900194686                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.239242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.022545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    272346067     30.25%     30.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    247649424     27.51%     57.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    281530770     31.27%     89.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     89826312      9.98%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8841402      0.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          711      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    900194686                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       118171336     54.84%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     54.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       56256992     26.11%     80.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41072322     19.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     779401313     69.87%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       597532      0.05%     69.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        571608      0.05%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            4      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           41      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          122      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    242988817     21.78%     91.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     91999626      8.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1115559063                       # Type of FU issued
system.switch_cpus.iq.rate                   1.234223                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           215500650                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.193177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3349148124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1198281830                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1102007404                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          334                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          950                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           63                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1331059546                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             167                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5305151                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     14218961                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        19586                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5605725                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       106029                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         2595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        6681185                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3033212                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      18361316                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1134968673                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     246054403                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     92764916                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1318                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      18368571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        19586                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3419273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3422894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6842167                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1105570298                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     239189500                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9988763                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 30564                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            329915532                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        172864729                       # Number of branches executed
system.switch_cpus.iew.exec_stores           90726032                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.223171                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1102217077                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1102007467                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         593608858                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         843666571                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.219230                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.703606                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     54308226                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           97                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      6661922                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    890500297                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.203383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.672506                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    408435410     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    238832958     26.82%     72.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    101950388     11.45%     84.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49998084      5.61%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37429070      4.20%     93.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21928586      2.46%     96.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15898041      1.79%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4084555      0.46%     98.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11943205      1.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    890500297                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1071612967                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              318994623                       # Number of memory references committed
system.switch_cpus.commit.loads             231835442                       # Number of loads committed
system.switch_cpus.commit.membars                  56                       # Number of memory barriers committed
system.switch_cpus.commit.branches          169453742                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 26                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         894311809                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4873516                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    751459561     70.12%     70.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       593603      0.06%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       565154      0.05%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            4      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    231835442     21.63%     91.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87159181      8.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1071612967                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      11943205                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2004478103                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2261542792                       # The number of ROB writes
system.switch_cpus.timesIdled                  971812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3660915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1071612967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.903856                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.903856                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.106371                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.106371                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1147465100                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       671684502                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                37                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               76                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4008368208                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        799604000                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       321251386                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            127                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7623869                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3811932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       337336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            754                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           32                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1128301298000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3413581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1157884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2386375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          636304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           398354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          398354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2386376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1027205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7159127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4276677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11435804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    305456064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    145706816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              451162880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368629                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19633536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4180564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080879                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3842476     91.91%     91.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 338056      8.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4180564                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7049419500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3580088948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2138453270                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
