{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0f98230a",
   "metadata": {},
   "source": [
    "# Chapter 4: Control Structures - Conditionals and Loops üîÑ\n",
    "\n",
    "## üéØ **Learning Objectives**\n",
    "Master Python's control structures for VLSI automation:\n",
    "\n",
    "### **Conditional Logic**\n",
    "- **Decision Making**: if, elif, else statements\n",
    "- **Boolean Logic**: Combining conditions with and, or, not\n",
    "- **Comparison Operators**: Building complex logical expressions\n",
    "- **Nested Conditionals**: Multi-level decision trees\n",
    "\n",
    "### **Iteration and Loops**\n",
    "- **For Loops**: Iterating over sequences and ranges\n",
    "- **While Loops**: Condition-based repetition\n",
    "- **Loop Control**: break, continue, and else clauses\n",
    "- **Nested Loops**: Multi-dimensional data processing\n",
    "\n",
    "### **VLSI Applications**\n",
    "- **Design Rule Checking**: Conditional validation logic\n",
    "- **Parameter Sweeps**: Automated testing across ranges\n",
    "- **File Processing**: Iterating through design files\n",
    "- **Report Generation**: Conditional formatting and analysis\n",
    "\n",
    "---\n",
    "\n",
    "## üîß **Why Control Structures Matter in VLSI**\n",
    "Automation requires intelligent decision-making and repetitive processing:\n",
    "- **Quality Assurance**: Automated checking with conditional logic\n",
    "- **Batch Processing**: Loop through multiple design files\n",
    "- **Parameter Optimization**: Sweep across design spaces\n",
    "- **Error Handling**: Conditional responses to different scenarios\n",
    "- **Report Analysis**: Process large datasets systematically"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3df008a9",
   "metadata": {},
   "source": [
    "## ü§î **What Are Control Structures?**\n",
    "\n",
    "**Control structures** determine the order in which statements are executed in a program. Without them, programs would only run from top to bottom, line by line - that's called **sequential execution**.\n",
    "\n",
    "### **Three Types of Program Flow:**\n",
    "\n",
    "1. **Sequential**: Execute statements one after another (default)\n",
    "   ```python\n",
    "   voltage = 1.2        # Execute first\n",
    "   current = 0.5        # Execute second  \n",
    "   power = voltage * current  # Execute third\n",
    "   print(power)         # Execute fourth\n",
    "   ```\n",
    "\n",
    "2. **Conditional**: Execute statements based on conditions (if/else)\n",
    "   ```python\n",
    "   if voltage > 1.1:\n",
    "       print(\"High voltage detected\")\n",
    "   else:\n",
    "       print(\"Voltage normal\")\n",
    "   ```\n",
    "\n",
    "3. **Iterative**: Repeat statements multiple times (loops)\n",
    "   ```python\n",
    "   for i in range(3):\n",
    "       print(f\"Processing step {i}\")\n",
    "   ```\n",
    "\n",
    "### **Why Control Structures Matter in VLSI:**\n",
    "- **Intelligence**: Make programs respond to different conditions\n",
    "- **Efficiency**: Avoid repeating code manually\n",
    "- **Automation**: Handle varying design scenarios automatically\n",
    "- **Scalability**: Process large datasets and multiple files\n",
    "- **Quality**: Implement systematic checking and validation\n",
    "\n",
    "---\n",
    "\n",
    "## üìä **Understanding Conditional Logic (if/else)**\n",
    "\n",
    "**Conditional statements** allow your program to make decisions based on data. Think of them as asking questions and doing different things based on the answers.\n",
    "\n",
    "### **Real-World VLSI Analogy:**\n",
    "```\n",
    "If the design meets timing requirements:\n",
    "    Proceed to place & route\n",
    "Otherwise, if timing can be improved with optimization:\n",
    "    Run optimization\n",
    "Otherwise:\n",
    "    Report critical timing failure\n",
    "```\n",
    "\n",
    "### **Basic Conditional Structure:**\n",
    "```python\n",
    "if condition:\n",
    "    # Do something when condition is True\n",
    "elif another_condition:\n",
    "    # Do something else when another_condition is True  \n",
    "else:\n",
    "    # Do this when all conditions are False\n",
    "```\n",
    "\n",
    "### **Boolean Logic Fundamentals:**\n",
    "\n",
    "#### **Comparison Operators:**\n",
    "- `==` Equal to: `voltage == 1.2`\n",
    "- `!=` Not equal to: `voltage != 0`\n",
    "- `<` Less than: `slack < 0`\n",
    "- `>` Greater than: `frequency > 1000`\n",
    "- `<=` Less than or equal: `power <= 500`\n",
    "- `>=` Greater than or equal: `temp >= 25`\n",
    "\n",
    "#### **Logical Operators:**\n",
    "- `and` Both conditions must be True: `voltage > 0.8 and voltage < 1.3`\n",
    "- `or` At least one condition must be True: `error_count > 0 or warning_count > 10`\n",
    "- `not` Reverses the condition: `not is_valid`\n",
    "\n",
    "#### **Example: Design Rule Checking**\n",
    "```python\n",
    "# Check if a wire meets design rules\n",
    "wire_width = 0.1\n",
    "min_width = 0.08\n",
    "max_width = 0.5\n",
    "\n",
    "if wire_width >= min_width and wire_width <= max_width:\n",
    "    print(\"‚úÖ Wire width is valid\")\n",
    "elif wire_width < min_width:\n",
    "    print(\"‚ùå Wire too narrow\")\n",
    "else:\n",
    "    print(\"‚ùå Wire too wide\")\n",
    "```\n",
    "\n",
    "### **Comparison with TCL and Perl:**\n",
    "\n",
    "**Python** (Clean and readable):\n",
    "```python\n",
    "if voltage > 1.2:\n",
    "    print(\"Voltage too high\")\n",
    "elif voltage < 0.8:\n",
    "    print(\"Voltage too low\") \n",
    "else:\n",
    "    print(\"Voltage OK\")\n",
    "```\n",
    "\n",
    "**TCL** (More verbose):\n",
    "```tcl\n",
    "if {$voltage > 1.2} {\n",
    "    puts \"Voltage too high\"\n",
    "} elseif {$voltage < 0.8} {\n",
    "    puts \"Voltage too low\"\n",
    "} else {\n",
    "    puts \"Voltage OK\"\n",
    "}\n",
    "```\n",
    "\n",
    "**Perl** (Symbol-heavy):\n",
    "```perl\n",
    "if ($voltage > 1.2) {\n",
    "    print \"Voltage too high\\n\";\n",
    "} elsif ($voltage < 0.8) {\n",
    "    print \"Voltage too low\\n\";\n",
    "} else {\n",
    "    print \"Voltage OK\\n\";\n",
    "}\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## üîÑ **Understanding Loops (Repetition)**\n",
    "\n",
    "**Loops** allow you to repeat code multiple times without writing it over and over. This is essential for processing multiple files, checking many values, or performing repetitive calculations.\n",
    "\n",
    "### **Real-World VLSI Analogy:**\n",
    "```\n",
    "For each Verilog file in the design directory:\n",
    "    Parse the file and extract module information\n",
    "    Check for syntax errors\n",
    "    Generate a summary report\n",
    "```\n",
    "\n",
    "### **Two Main Types of Loops:**\n",
    "\n",
    "#### **1. for Loop - When you know what to iterate over**\n",
    "Use when you have a collection (list, range, files) to process:\n",
    "\n",
    "```python\n",
    "# Process a range of numbers\n",
    "for layer in range(1, 6):  # layers 1, 2, 3, 4, 5\n",
    "    print(f\"Processing metal layer {layer}\")\n",
    "\n",
    "# Process items in a list  \n",
    "files = [\"cpu.v\", \"memory.v\", \"uart.v\"]\n",
    "for filename in files:\n",
    "    print(f\"Analyzing {filename}\")\n",
    "```\n",
    "\n",
    "#### **2. while Loop - When you repeat based on a condition**\n",
    "Use when you don't know how many iterations you need:\n",
    "\n",
    "```python\n",
    "# Wait for synthesis to complete\n",
    "synthesis_complete = False\n",
    "check_count = 0\n",
    "\n",
    "while not synthesis_complete and check_count < 100:\n",
    "    check_count += 1\n",
    "    print(f\"Checking synthesis status... attempt {check_count}\")\n",
    "    # In real code, you'd check if synthesis finished\n",
    "    if check_count > 5:  # Simulate completion\n",
    "        synthesis_complete = True\n",
    "```\n",
    "\n",
    "### **When to Use Each:**\n",
    "- **for Loop**: Processing lists, files, ranges, known sequences\n",
    "- **while Loop**: Waiting for completion, optimization loops, monitoring\n",
    "\n",
    "### **Loop Control Statements:**\n",
    "\n",
    "#### **break** - Exit the loop early\n",
    "```python\n",
    "for voltage in [0.9, 1.0, 1.1, 1.2, 1.3]:\n",
    "    if voltage > 1.2:\n",
    "        print(\"Voltage too high, stopping test\")\n",
    "        break  # Exit the loop immediately\n",
    "    print(f\"Testing at {voltage}V\")\n",
    "```\n",
    "\n",
    "#### **continue** - Skip to next iteration\n",
    "```python  \n",
    "for filename in [\"design.v\", \"temp.txt\", \"testbench.v\", \"backup~\"]:\n",
    "    if not filename.endswith('.v'):\n",
    "        continue  # Skip non-Verilog files\n",
    "    print(f\"Processing Verilog file: {filename}\")\n",
    "```\n",
    "\n",
    "#### **else clause** - Executes when loop completes normally\n",
    "```python\n",
    "for attempt in range(3):\n",
    "    print(f\"Trying synthesis attempt {attempt + 1}\")\n",
    "    if attempt == 2:  # Simulate success on last attempt\n",
    "        print(\"Synthesis successful!\")\n",
    "        break\n",
    "else:\n",
    "    print(\"All synthesis attempts failed\")\n",
    "```\n",
    "\n",
    "### **Comparison with TCL and Perl:**\n",
    "\n",
    "**Python** (Simple and clear):\n",
    "```python\n",
    "for i in range(5):\n",
    "    print(f\"Processing step {i}\")\n",
    "```\n",
    "\n",
    "**TCL** (More complex):\n",
    "```tcl\n",
    "for {set i 0} {$i < 5} {incr i} {\n",
    "    puts \"Processing step $i\"\n",
    "}\n",
    "```\n",
    "\n",
    "**Perl** (C-style):\n",
    "```perl\n",
    "for (my $i = 0; $i < 5; $i++) {\n",
    "    print \"Processing step $i\\n\";\n",
    "}\n",
    "```\n",
    "\n",
    "### **Python Advantages:**\n",
    "- **Readability**: Clean, English-like syntax\n",
    "- **Simplicity**: Less punctuation and special characters  \n",
    "- **Consistency**: Uniform indentation-based structure\n",
    "- **Flexibility**: Powerful built-in iteration capabilities\n",
    "- **Maintainability**: Easier to understand and modify\n",
    "\n",
    "---\n",
    "\n",
    "## üéØ **Key Concepts Summary**\n",
    "\n",
    "### **Conditionals (if/else)**\n",
    "- Make decisions based on data conditions\n",
    "- Use comparison operators: `==`, `!=`, `<`, `>`, `<=`, `>=`\n",
    "- Combine conditions with: `and`, `or`, `not`\n",
    "- Structure: `if` ‚Üí `elif` ‚Üí `else`\n",
    "\n",
    "### **Loops (for/while)**  \n",
    "- **for**: Iterate over known collections or ranges\n",
    "- **while**: Repeat based on conditions\n",
    "- **Control**: `break` (exit), `continue` (skip), `else` (completion)\n",
    "\n",
    "### **VLSI Applications**\n",
    "- **Design validation**: Check multiple parameters with conditionals\n",
    "- **Batch processing**: Process multiple files with loops\n",
    "- **Parameter sweeps**: Test across design spaces with nested loops\n",
    "- **Quality checks**: Systematic validation with combined structures\n",
    "\n",
    "**üöÄ Ready to see these concepts in action with real VLSI examples!**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "55e813f5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# GETTING STARTED: BASIC CONDITIONALS AND LOOPS\n",
    "# =============================================\n",
    "# Hands-on examples to understand the fundamentals\n",
    "\n",
    "print(\"üéì GETTING STARTED: BASIC CONDITIONALS AND LOOPS\")\n",
    "print(\"=\" * 55)\n",
    "\n",
    "# =============================================================================\n",
    "# BASIC CONDITIONAL EXAMPLES\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nü§î BASIC CONDITIONAL EXAMPLES:\")\n",
    "\n",
    "# Example 1: Simple if statement\n",
    "voltage = 1.2\n",
    "print(f\"   Testing voltage: {voltage}V\")\n",
    "\n",
    "if voltage > 1.1:\n",
    "    print(\"   ‚úÖ Voltage is high\")\n",
    "\n",
    "print(\"   This line always executes\\n\")\n",
    "\n",
    "# Example 2: if-else statement\n",
    "temperature = 85\n",
    "print(f\"   Operating temperature: {temperature}¬∞C\")\n",
    "\n",
    "if temperature > 75:\n",
    "    print(\"   ‚ö†Ô∏è High temperature - enable cooling\")\n",
    "else:\n",
    "    print(\"   ‚úÖ Temperature normal\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Example 3: if-elif-else chain\n",
    "timing_slack = -0.05\n",
    "print(f\"   Timing slack: {timing_slack}ns\")\n",
    "\n",
    "if timing_slack > 0.1:\n",
    "    print(\"   ‚úÖ Excellent timing margin\")\n",
    "elif timing_slack > 0:\n",
    "    print(\"   ‚úÖ Timing met with small margin\")\n",
    "elif timing_slack > -0.1:\n",
    "    print(\"   ‚ö†Ô∏è Minor timing violation\")\n",
    "else:\n",
    "    print(\"   ‚ùå Critical timing violation\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Example 4: Combining conditions with and/or\n",
    "frequency = 1500  # MHz\n",
    "power = 750      # mW\n",
    "\n",
    "print(f\"   Design specs: {frequency} MHz, {power} mW\")\n",
    "\n",
    "if frequency > 1000 and power < 1000:\n",
    "    print(\"   ‚úÖ High performance, low power design\")\n",
    "elif frequency > 1000 or power < 500:\n",
    "    print(\"   ‚úÖ Good design with trade-offs\")\n",
    "else:\n",
    "    print(\"   ‚ö†Ô∏è Design needs optimization\")\n",
    "\n",
    "print()\n",
    "\n",
    "# =============================================================================\n",
    "# BASIC LOOP EXAMPLES\n",
    "# =============================================================================\n",
    "\n",
    "print(\"üîÑ BASIC LOOP EXAMPLES:\")\n",
    "\n",
    "# Example 1: Simple for loop with range\n",
    "print(\"   Counting from 1 to 5:\")\n",
    "for i in range(1, 6):\n",
    "    print(f\"     Count: {i}\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Example 2: for loop with a list\n",
    "design_files = [\"cpu.v\", \"memory.v\", \"uart.v\"]\n",
    "print(\"   Processing design files:\")\n",
    "for filename in design_files:\n",
    "    print(f\"     üìÅ {filename}\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Example 3: while loop\n",
    "print(\"   Synthesis progress simulation:\")\n",
    "progress = 0\n",
    "while progress < 100:\n",
    "    progress += 25\n",
    "    print(f\"     Progress: {progress}%\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Example 4: Loop with conditional logic\n",
    "print(\"   Checking design rules for different widths:\")\n",
    "wire_widths = [0.05, 0.08, 0.12, 0.20]\n",
    "min_width = 0.07\n",
    "\n",
    "for width in wire_widths:\n",
    "    print(f\"     Width {width}Œºm: \", end=\"\")\n",
    "    if width >= min_width:\n",
    "        print(\"‚úÖ Valid\")\n",
    "    else:\n",
    "        print(\"‚ùå Too narrow\")\n",
    "\n",
    "print()\n",
    "\n",
    "# =============================================================================\n",
    "# NESTED STRUCTURES EXAMPLE\n",
    "# =============================================================================\n",
    "\n",
    "print(\"üîó NESTED STRUCTURES EXAMPLE:\")\n",
    "\n",
    "# Processing multiple layers with multiple checks\n",
    "print(\"   Multi-layer design rule checking:\")\n",
    "\n",
    "layers = [\"Metal1\", \"Metal2\", \"Metal3\"]\n",
    "test_widths = [0.06, 0.08, 0.10]\n",
    "\n",
    "for layer in layers:\n",
    "    print(f\"   üìã Checking {layer}:\")\n",
    "\n",
    "    for width in test_widths:\n",
    "        print(f\"     Width {width}Œºm: \", end=\"\")\n",
    "\n",
    "        # Different rules for different layers\n",
    "        if layer == \"Metal1\":\n",
    "            min_width = 0.07\n",
    "        elif layer == \"Metal2\":\n",
    "            min_width = 0.08\n",
    "        else:  # Metal3\n",
    "            min_width = 0.09\n",
    "\n",
    "        if width >= min_width:\n",
    "            print(\"‚úÖ Pass\")\n",
    "        else:\n",
    "            print(\"‚ùå Fail\")\n",
    "\n",
    "print()\n",
    "\n",
    "# =============================================================================\n",
    "# PRACTICAL VLSI EXAMPLE\n",
    "# =============================================================================\n",
    "\n",
    "print(\"‚ö° PRACTICAL VLSI EXAMPLE:\")\n",
    "\n",
    "# Simulate analyzing timing reports\n",
    "print(\"   Timing analysis across multiple corners:\")\n",
    "\n",
    "corners = [\"SS\", \"TT\", \"FF\"]  # Slow, Typical, Fast\n",
    "paths = [\n",
    "    {\"name\": \"clk_to_q\", \"delay\": 0.8},\n",
    "    {\"name\": \"setup_check\", \"delay\": 1.2},\n",
    "    {\"name\": \"data_path\", \"delay\": 2.1}\n",
    "]\n",
    "\n",
    "for corner in corners:\n",
    "    print(f\"\\n   üìä {corner} Corner Analysis:\")\n",
    "\n",
    "    total_violations = 0\n",
    "\n",
    "    for path in paths:\n",
    "        # Simulate corner-specific delays\n",
    "        if corner == \"SS\":\n",
    "            actual_delay = path[\"delay\"] * 1.3  # 30% slower\n",
    "        elif corner == \"FF\":\n",
    "            actual_delay = path[\"delay\"] * 0.8  # 20% faster\n",
    "        else:  # TT\n",
    "            actual_delay = path[\"delay\"]\n",
    "\n",
    "        print(f\"     {path['name']}: {actual_delay:.2f}ns \", end=\"\")\n",
    "\n",
    "        # Check against timing constraint\n",
    "        constraint = 2.0  # 2ns constraint\n",
    "\n",
    "        if actual_delay <= constraint:\n",
    "            print(\"‚úÖ Met\")\n",
    "        else:\n",
    "            print(\"‚ùå Violated\")\n",
    "            total_violations += 1\n",
    "\n",
    "    print(f\"     Total violations: {total_violations}\")\n",
    "\n",
    "    if total_violations == 0:\n",
    "        print(\"     üéâ All timing constraints met!\")\n",
    "    elif total_violations <= 1:\n",
    "        print(\"     ‚ö†Ô∏è Minor timing issues\")\n",
    "    else:\n",
    "        print(\"     üö® Major timing problems\")\n",
    "\n",
    "print(\"\\nüèÜ BASIC CONCEPTS MASTERED:\")\n",
    "print(\"‚úÖ **if statements**: Make simple decisions\")\n",
    "print(\"‚úÖ **if-else**: Choose between two options\")\n",
    "print(\"‚úÖ **if-elif-else**: Handle multiple cases\")\n",
    "print(\"‚úÖ **for loops**: Process collections and ranges\")\n",
    "print(\"‚úÖ **while loops**: Repeat based on conditions\")\n",
    "print(\"‚úÖ **Nested structures**: Combine loops and conditionals\")\n",
    "print(\"‚úÖ **VLSI applications**: Real-world automation examples\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "328b66a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# CONDITIONAL STATEMENTS AND DECISION MAKING\n",
    "# ==========================================\n",
    "# Intelligent decision-making for VLSI automation\n",
    "\n",
    "print(\"ü§î CONDITIONAL STATEMENTS AND DECISION MAKING\")\n",
    "print(\"=\" * 50)\n",
    "\n",
    "# =============================================================================\n",
    "# BASIC CONDITIONAL STATEMENTS\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüìã BASIC CONDITIONAL STATEMENTS:\")\n",
    "\n",
    "# Simple if statement for design rule checking\n",
    "def check_minimum_width(width, technology_node):\n",
    "    \"\"\"Check if wire width meets minimum design rules.\"\"\"\n",
    "    if technology_node == \"7nm\":\n",
    "        min_width = 0.064  # minimum width in micrometers\n",
    "    elif technology_node == \"14nm\":\n",
    "        min_width = 0.090\n",
    "    elif technology_node == \"28nm\":\n",
    "        min_width = 0.180\n",
    "    else:\n",
    "        min_width = 0.250  # default for older nodes\n",
    "\n",
    "    if width >= min_width:\n",
    "        return True, f\"‚úÖ Width {width}Œºm meets {technology_node} design rules\"\n",
    "    else:\n",
    "        return False, f\"‚ùå Width {width}Œºm violates {technology_node} minimum ({min_width}Œºm)\"\n",
    "\n",
    "# Test design rule checking\n",
    "print(\"   Testing design rule checker:\")\n",
    "test_cases = [\n",
    "    (0.070, \"7nm\"),\n",
    "    (0.050, \"7nm\"),\n",
    "    (0.100, \"14nm\"),\n",
    "    (0.200, \"28nm\")\n",
    "]\n",
    "\n",
    "for width, tech in test_cases:\n",
    "    is_valid, message = check_minimum_width(width, tech)\n",
    "    print(f\"     {message}\")\n",
    "\n",
    "# Timing analysis with conditional logic\n",
    "def analyze_timing_slack(setup_slack, hold_slack, clock_period):\n",
    "    \"\"\"Analyze timing results and provide recommendations.\"\"\"\n",
    "    print(f\"\\n   Analyzing timing for {clock_period}ns clock:\")\n",
    "    print(f\"     Setup slack: {setup_slack}ns\")\n",
    "    print(f\"     Hold slack: {hold_slack}ns\")\n",
    "\n",
    "    # Setup timing analysis\n",
    "    if setup_slack >= 0.1:\n",
    "        setup_status = \"‚úÖ PASS - Good setup margin\"\n",
    "        setup_action = \"No action required\"\n",
    "    elif setup_slack >= 0:\n",
    "        setup_status = \"‚ö†Ô∏è MARGINAL - Minimal setup margin\"\n",
    "        setup_action = \"Consider optimization\"\n",
    "    else:\n",
    "        setup_status = \"‚ùå FAIL - Setup violation\"\n",
    "        setup_action = \"CRITICAL: Fix timing violation\"\n",
    "\n",
    "    # Hold timing analysis\n",
    "    if hold_slack >= 0.05:\n",
    "        hold_status = \"‚úÖ PASS - Good hold margin\"\n",
    "        hold_action = \"No action required\"\n",
    "    elif hold_slack >= 0:\n",
    "        hold_status = \"‚ö†Ô∏è MARGINAL - Minimal hold margin\"\n",
    "        hold_action = \"Review hold fixing\"\n",
    "    else:\n",
    "        hold_status = \"‚ùå FAIL - Hold violation\"\n",
    "        hold_action = \"CRITICAL: Add hold buffers\"\n",
    "\n",
    "    print(f\"     Setup: {setup_status}\")\n",
    "    print(f\"     Hold: {hold_status}\")\n",
    "    print(f\"     Setup Action: {setup_action}\")\n",
    "    print(f\"     Hold Action: {hold_action}\")\n",
    "\n",
    "    # Overall recommendation\n",
    "    if setup_slack >= 0 and hold_slack >= 0:\n",
    "        overall = \"‚úÖ TIMING CLOSURE ACHIEVED\"\n",
    "        if setup_slack < 0.1 or hold_slack < 0.05:\n",
    "            overall += \" (with margins to improve)\"\n",
    "    else:\n",
    "        overall = \"‚ùå TIMING CLOSURE FAILED - Requires fixes\"\n",
    "\n",
    "    print(f\"     Overall: {overall}\")\n",
    "    return setup_status, hold_status, overall\n",
    "\n",
    "# Test timing analysis\n",
    "timing_scenarios = [\n",
    "    (0.15, 0.08, 10),    # Good timing\n",
    "    (0.02, 0.01, 8),     # Marginal timing\n",
    "    (-0.05, 0.10, 6),    # Setup violation\n",
    "    (0.20, -0.02, 12)    # Hold violation\n",
    "]\n",
    "\n",
    "for setup, hold, period in timing_scenarios:\n",
    "    analyze_timing_slack(setup, hold, period)\n",
    "\n",
    "# =============================================================================\n",
    "# COMPLEX CONDITIONAL LOGIC\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüîó COMPLEX CONDITIONAL LOGIC:\")\n",
    "\n",
    "def validate_design_constraints(frequency_mhz, voltage_v, temperature_c, power_budget_mw):\n",
    "    \"\"\"Validate design against multiple constraints using complex logic.\"\"\"\n",
    "\n",
    "    # Define operating ranges\n",
    "    freq_range = (100, 2000)    # MHz\n",
    "    voltage_range = (0.8, 1.2)  # Volts\n",
    "    temp_range = (-40, 125)     # Celsius\n",
    "    power_limit = 1000          # mW\n",
    "\n",
    "    issues = []\n",
    "    warnings = []\n",
    "\n",
    "    # Frequency validation\n",
    "    if not (freq_range[0] <= frequency_mhz <= freq_range[1]):\n",
    "        issues.append(f\"Frequency {frequency_mhz}MHz outside range {freq_range[0]}-{freq_range[1]}MHz\")\n",
    "    elif frequency_mhz > 1500:\n",
    "        warnings.append(f\"High frequency {frequency_mhz}MHz may require careful power management\")\n",
    "\n",
    "    # Voltage validation\n",
    "    if not (voltage_range[0] <= voltage_v <= voltage_range[1]):\n",
    "        issues.append(f\"Voltage {voltage_v}V outside range {voltage_range[0]}-{voltage_range[1]}V\")\n",
    "    elif voltage_v < 0.9:\n",
    "        warnings.append(f\"Low voltage {voltage_v}V may impact timing margins\")\n",
    "\n",
    "    # Temperature validation\n",
    "    if not (temp_range[0] <= temperature_c <= temp_range[1]):\n",
    "        issues.append(f\"Temperature {temperature_c}¬∞C outside range {temp_range[0]}-{temp_range[1]}¬∞C\")\n",
    "    elif temperature_c > 85:\n",
    "        warnings.append(f\"High temperature {temperature_c}¬∞C requires thermal management\")\n",
    "\n",
    "    # Power validation\n",
    "    if power_budget_mw > power_limit:\n",
    "        issues.append(f\"Power {power_budget_mw}mW exceeds limit {power_limit}mW\")\n",
    "    elif power_budget_mw > 800:\n",
    "        warnings.append(f\"High power {power_budget_mw}mW approaching limit\")\n",
    "\n",
    "    # Complex interdependent checks\n",
    "    if frequency_mhz > 1000 and voltage_v < 1.0:\n",
    "        warnings.append(\"High frequency with low voltage may cause timing issues\")\n",
    "\n",
    "    if temperature_c > 70 and power_budget_mw > 600:\n",
    "        warnings.append(\"High temperature + high power = thermal concerns\")\n",
    "\n",
    "    if voltage_v > 1.1 and temperature_c > 85:\n",
    "        issues.append(\"High voltage at high temperature exceeds safe operating area\")\n",
    "\n",
    "    # Generate report\n",
    "    print(f\"   Design Validation Report:\")\n",
    "    print(f\"     Frequency: {frequency_mhz} MHz\")\n",
    "    print(f\"     Voltage: {voltage_v} V\")\n",
    "    print(f\"     Temperature: {temperature_c} ¬∞C\")\n",
    "    print(f\"     Power: {power_budget_mw} mW\")\n",
    "\n",
    "    if not issues and not warnings:\n",
    "        print(f\"     ‚úÖ ALL CHECKS PASSED - Design meets all constraints\")\n",
    "        return \"PASS\"\n",
    "    elif issues:\n",
    "        print(f\"     ‚ùå VALIDATION FAILED:\")\n",
    "        for issue in issues:\n",
    "            print(f\"       ‚Ä¢ {issue}\")\n",
    "        if warnings:\n",
    "            print(f\"     ‚ö†Ô∏è WARNINGS:\")\n",
    "            for warning in warnings:\n",
    "                print(f\"       ‚Ä¢ {warning}\")\n",
    "        return \"FAIL\"\n",
    "    else:\n",
    "        print(f\"     ‚ö†Ô∏è VALIDATION PASSED WITH WARNINGS:\")\n",
    "        for warning in warnings:\n",
    "            print(f\"       ‚Ä¢ {warning}\")\n",
    "        return \"PASS_WITH_WARNINGS\"\n",
    "\n",
    "# Test complex validation\n",
    "print(\"   Testing design constraint validation:\")\n",
    "test_designs = [\n",
    "    (800, 1.0, 25, 400),      # Good design\n",
    "    (1800, 0.85, 90, 900),    # High performance with warnings\n",
    "    (2500, 1.3, 150, 1200),   # Multiple violations\n",
    "    (1200, 1.15, 90, 700)     # High voltage + temperature issue\n",
    "]\n",
    "\n",
    "for freq, volt, temp, power in test_designs:\n",
    "    result = validate_design_constraints(freq, volt, temp, power)\n",
    "    print(f\"     Result: {result}\\n\")\n",
    "\n",
    "print(\"\\nüèÜ CONDITIONAL LOGIC BENEFITS:\")\n",
    "print(\"‚úÖ **Smart Validation**: Automated design rule and constraint checking\")\n",
    "print(\"‚úÖ **Decision Trees**: Complex multi-parameter analysis\")\n",
    "print(\"‚úÖ **Error Handling**: Intelligent responses to different scenarios\")\n",
    "print(\"‚úÖ **Quality Assurance**: Systematic validation processes\")\n",
    "print(\"‚úÖ **Automation**: Reduce manual checking and analysis\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b0fc0b10",
   "metadata": {},
   "outputs": [],
   "source": [
    "# LOOPS AND ITERATION\n",
    "# ===================\n",
    "# Repetitive processing for VLSI automation\n",
    "\n",
    "print(\"üîÑ LOOPS AND ITERATION\")\n",
    "print(\"=\" * 25)\n",
    "\n",
    "import random\n",
    "\n",
    "# =============================================================================\n",
    "# FOR LOOPS - DEFINITE ITERATION\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüî¢ FOR LOOPS - DEFINITE ITERATION:\")\n",
    "\n",
    "# Processing multiple design files\n",
    "def process_design_files(file_list):\n",
    "    \"\"\"Process a list of design files with for loop.\"\"\"\n",
    "    results = {}\n",
    "\n",
    "    print(\"   Processing design files:\")\n",
    "    for i, filename in enumerate(file_list, 1):\n",
    "        print(f\"     [{i}/{len(file_list)}] Processing {filename}\")\n",
    "\n",
    "        # Simulate file processing\n",
    "        if filename.endswith('.v'):\n",
    "            # Verilog file processing\n",
    "            module_count = random.randint(1, 5)\n",
    "            line_count = random.randint(100, 1000)\n",
    "            results[filename] = {\n",
    "                'type': 'Verilog',\n",
    "                'modules': module_count,\n",
    "                'lines': line_count,\n",
    "                'status': 'Processed'\n",
    "            }\n",
    "        elif filename.endswith('.sdc'):\n",
    "            # SDC constraint file processing\n",
    "            constraint_count = random.randint(10, 50)\n",
    "            results[filename] = {\n",
    "                'type': 'SDC',\n",
    "                'constraints': constraint_count,\n",
    "                'status': 'Processed'\n",
    "            }\n",
    "        else:\n",
    "            results[filename] = {\n",
    "                'type': 'Unknown',\n",
    "                'status': 'Skipped'\n",
    "            }\n",
    "\n",
    "    return results\n",
    "\n",
    "# Test file processing\n",
    "design_files = [\n",
    "    'cpu_core.v', 'memory_controller.v', 'uart.v',\n",
    "    'timing_constraints.sdc', 'power_constraints.sdc',\n",
    "    'floorplan.def', 'netlist.v'\n",
    "]\n",
    "\n",
    "file_results = process_design_files(design_files)\n",
    "\n",
    "# Display results summary\n",
    "print(f\"\\n   Processing Summary:\")\n",
    "for filename, info in file_results.items():\n",
    "    status_emoji = \"‚úÖ\" if info['status'] == 'Processed' else \"‚è≠Ô∏è\"\n",
    "    print(f\"     {status_emoji} {filename}: {info['type']}\")\n",
    "    if 'modules' in info:\n",
    "        print(f\"         Modules: {info['modules']}, Lines: {info['lines']}\")\n",
    "    elif 'constraints' in info:\n",
    "        print(f\"         Constraints: {info['constraints']}\")\n",
    "\n",
    "# Range-based iteration for parameter sweeps\n",
    "def timing_analysis_sweep(base_frequency, frequency_range, voltage_levels):\n",
    "    \"\"\"Perform timing analysis across frequency and voltage sweep.\"\"\"\n",
    "    print(f\"\\n   Timing Analysis Parameter Sweep:\")\n",
    "    print(f\"     Base frequency: {base_frequency} MHz\")\n",
    "    print(f\"     Frequency range: ¬±{frequency_range} MHz\")\n",
    "    print(f\"     Voltage levels: {voltage_levels}\")\n",
    "\n",
    "    results = []\n",
    "\n",
    "    # Nested loops for comprehensive sweep\n",
    "    for voltage in voltage_levels:\n",
    "        print(f\"\\n     Testing at {voltage}V:\")\n",
    "\n",
    "        for freq_offset in range(-frequency_range, frequency_range + 50, 50):\n",
    "            test_frequency = base_frequency + freq_offset\n",
    "\n",
    "            # Simulate timing analysis\n",
    "            # Higher frequency and lower voltage = worse timing\n",
    "            base_slack = 0.2\n",
    "            freq_penalty = freq_offset * 0.001  # 1ps per MHz\n",
    "            voltage_bonus = (voltage - 1.0) * 0.1  # 100ps per 0.1V\n",
    "\n",
    "            setup_slack = base_slack - freq_penalty + voltage_bonus\n",
    "            setup_slack += random.uniform(-0.05, 0.05)  # Add some variation\n",
    "\n",
    "            status = \"‚úÖ PASS\" if setup_slack >= 0 else \"‚ùå FAIL\"\n",
    "\n",
    "            result = {\n",
    "                'frequency': test_frequency,\n",
    "                'voltage': voltage,\n",
    "                'setup_slack': round(setup_slack, 3),\n",
    "                'status': status\n",
    "            }\n",
    "            results.append(result)\n",
    "\n",
    "            print(f\"       {test_frequency:4d} MHz: {setup_slack:6.3f}ns slack - {status}\")\n",
    "\n",
    "    return results\n",
    "\n",
    "# Test parameter sweep\n",
    "sweep_results = timing_analysis_sweep(\n",
    "    base_frequency=1000,\n",
    "    frequency_range=200,\n",
    "    voltage_levels=[0.9, 1.0, 1.1]\n",
    ")\n",
    "\n",
    "# =============================================================================\n",
    "# WHILE LOOPS - CONDITIONAL ITERATION\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüîÅ WHILE LOOPS - CONDITIONAL ITERATION:\")\n",
    "\n",
    "def optimize_clock_frequency(target_power_mw, max_iterations=20):\n",
    "    \"\"\"Optimize clock frequency to meet power target using while loop.\"\"\"\n",
    "\n",
    "    print(f\"   Optimizing frequency for {target_power_mw}mW power target:\")\n",
    "\n",
    "    # Initial conditions\n",
    "    frequency = 1000  # Start at 1 GHz\n",
    "    current_power = 0\n",
    "    iteration = 0\n",
    "    tolerance = 5  # ¬±5mW tolerance\n",
    "\n",
    "    # Optimization loop\n",
    "    while iteration < max_iterations:\n",
    "        iteration += 1\n",
    "\n",
    "        # Simulate power calculation (power ~ frequency^2.5)\n",
    "        current_power = (frequency / 1000) ** 2.5 * 500  # Simplified model\n",
    "        power_error = current_power - target_power_mw\n",
    "\n",
    "        print(f\"     Iteration {iteration:2d}: {frequency:4.0f} MHz ‚Üí {current_power:6.1f} mW\")\n",
    "\n",
    "        # Check if we've reached the target\n",
    "        if abs(power_error) <= tolerance:\n",
    "            print(f\"     ‚úÖ CONVERGED: {frequency:.0f} MHz achieves {current_power:.1f} mW\")\n",
    "            break\n",
    "\n",
    "        # Adjust frequency based on error\n",
    "        if current_power > target_power_mw:\n",
    "            frequency *= 0.95  # Reduce frequency by 5%\n",
    "        else:\n",
    "            frequency *= 1.02  # Increase frequency by 2%\n",
    "\n",
    "        # Safety check for reasonable frequency range\n",
    "        if frequency < 100:\n",
    "            print(f\"     ‚ö†Ô∏è Frequency too low ({frequency:.0f} MHz), stopping optimization\")\n",
    "            break\n",
    "        elif frequency > 3000:\n",
    "            print(f\"     ‚ö†Ô∏è Frequency too high ({frequency:.0f} MHz), stopping optimization\")\n",
    "            break\n",
    "\n",
    "    if iteration >= max_iterations:\n",
    "        print(f\"     ‚è∞ Maximum iterations reached without convergence\")\n",
    "\n",
    "    return frequency, current_power\n",
    "\n",
    "# Test optimization\n",
    "optimized_freq, final_power = optimize_clock_frequency(target_power_mw=800)\n",
    "\n",
    "def wait_for_synthesis_completion(max_wait_time=300):\n",
    "    \"\"\"Simulate waiting for synthesis completion with while loop.\"\"\"\n",
    "\n",
    "    print(f\"\\n   Waiting for synthesis completion (max {max_wait_time}s):\")\n",
    "\n",
    "    elapsed_time = 0\n",
    "    check_interval = 30  # Check every 30 seconds\n",
    "\n",
    "    while elapsed_time < max_wait_time:\n",
    "        elapsed_time += check_interval\n",
    "\n",
    "        # Simulate checking synthesis status\n",
    "        # Probability of completion increases over time\n",
    "        completion_probability = min(elapsed_time / 200, 0.95)\n",
    "        is_complete = random.random() < completion_probability\n",
    "\n",
    "        print(f\"     Time: {elapsed_time:3d}s - Checking synthesis status...\")\n",
    "\n",
    "        if is_complete:\n",
    "            print(f\"     ‚úÖ Synthesis completed successfully after {elapsed_time}s\")\n",
    "            return True, elapsed_time\n",
    "        else:\n",
    "            print(f\"     ‚è≥ Still running... next check in {check_interval}s\")\n",
    "\n",
    "    print(f\"     ‚è∞ Timeout: Synthesis did not complete within {max_wait_time}s\")\n",
    "    return False, max_wait_time\n",
    "\n",
    "# Test synthesis waiting\n",
    "synthesis_complete, synthesis_time = wait_for_synthesis_completion(max_wait_time=180)\n",
    "\n",
    "# =============================================================================\n",
    "# NESTED LOOPS AND ADVANCED PATTERNS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüîÑ NESTED LOOPS AND ADVANCED PATTERNS:\")\n",
    "\n",
    "def generate_test_vectors(signal_width, pattern_count):\n",
    "    \"\"\"Generate test vectors using nested loops.\"\"\"\n",
    "\n",
    "    print(f\"   Generating test vectors for {signal_width}-bit signals:\")\n",
    "\n",
    "    test_vectors = []\n",
    "\n",
    "    # Generate different types of patterns\n",
    "    for pattern_type in ['sequential', 'random', 'walking_ones', 'walking_zeros']:\n",
    "        print(f\"     Pattern type: {pattern_type}\")\n",
    "\n",
    "        for i in range(pattern_count):\n",
    "            if pattern_type == 'sequential':\n",
    "                value = i % (2 ** signal_width)\n",
    "            elif pattern_type == 'random':\n",
    "                value = random.randint(0, 2 ** signal_width - 1)\n",
    "            elif pattern_type == 'walking_ones':\n",
    "                value = 1 << (i % signal_width)\n",
    "            else:  # walking_zeros\n",
    "                value = (2 ** signal_width - 1) ^ (1 << (i % signal_width))\n",
    "\n",
    "            # Convert to binary string\n",
    "            binary_str = format(value, f'0{signal_width}b')\n",
    "\n",
    "            test_vector = {\n",
    "                'index': len(test_vectors),\n",
    "                'pattern_type': pattern_type,\n",
    "                'value': value,\n",
    "                'binary': binary_str\n",
    "            }\n",
    "            test_vectors.append(test_vector)\n",
    "\n",
    "            if i < 3:  # Show first few vectors\n",
    "                print(f\"       Vector {len(test_vectors)-1:3d}: {binary_str} (0x{value:X})\")\n",
    "\n",
    "    print(f\"     ‚úÖ Generated {len(test_vectors)} test vectors\")\n",
    "    return test_vectors\n",
    "\n",
    "# Test vector generation\n",
    "test_vectors = generate_test_vectors(signal_width=8, pattern_count=4)\n",
    "\n",
    "# Loop control with break and continue\n",
    "def analyze_timing_reports(report_files):\n",
    "    \"\"\"Analyze timing reports with loop control.\"\"\"\n",
    "\n",
    "    print(f\"\\n   Analyzing timing reports with loop control:\")\n",
    "\n",
    "    violations_found = []\n",
    "    reports_processed = 0\n",
    "\n",
    "    for report_file in report_files:\n",
    "        reports_processed += 1\n",
    "        print(f\"     Processing report {reports_processed}: {report_file}\")\n",
    "\n",
    "        # Simulate report analysis\n",
    "        violation_count = random.randint(0, 10)\n",
    "\n",
    "        if \"corrupted\" in report_file:\n",
    "            print(f\"       ‚ö†Ô∏è Skipping corrupted file\")\n",
    "            continue  # Skip to next iteration\n",
    "\n",
    "        if violation_count == 0:\n",
    "            print(f\"       ‚úÖ No violations found\")\n",
    "        else:\n",
    "            print(f\"       ‚ùå Found {violation_count} timing violations\")\n",
    "            violations_found.append({\n",
    "                'file': report_file,\n",
    "                'violations': violation_count\n",
    "            })\n",
    "\n",
    "            # Stop processing if critical violations found\n",
    "            if violation_count > 5:\n",
    "                print(f\"       üõë Critical violations detected - stopping analysis\")\n",
    "                break  # Exit loop early\n",
    "\n",
    "    print(f\"\\n   Analysis Summary:\")\n",
    "    print(f\"     Reports processed: {reports_processed}\")\n",
    "    print(f\"     Reports with violations: {len(violations_found)}\")\n",
    "\n",
    "    if violations_found:\n",
    "        print(f\"     Violation details:\")\n",
    "        for violation in violations_found:\n",
    "            print(f\"       {violation['file']}: {violation['violations']} violations\")\n",
    "\n",
    "    return violations_found\n",
    "\n",
    "# Test timing report analysis\n",
    "timing_reports = [\n",
    "    'setup_analysis.rpt',\n",
    "    'hold_analysis.rpt',\n",
    "    'corrupted_report.rpt',\n",
    "    'power_analysis.rpt',\n",
    "    'critical_path.rpt'\n",
    "]\n",
    "\n",
    "violations = analyze_timing_reports(timing_reports)\n",
    "\n",
    "print(\"\\nüèÜ LOOP BENEFITS:\")\n",
    "print(\"‚úÖ **Batch Processing**: Handle multiple files and datasets efficiently\")\n",
    "print(\"‚úÖ **Parameter Sweeps**: Automate design space exploration\")\n",
    "print(\"‚úÖ **Optimization**: Iterative improvement of design parameters\")\n",
    "print(\"‚úÖ **Monitoring**: Wait for long-running processes to complete\")\n",
    "print(\"‚úÖ **Test Generation**: Create comprehensive test patterns\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3aa16ea2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# LOOP CONTROL AND ADVANCED PATTERNS\n",
    "# ==================================\n",
    "# Advanced loop techniques for complex VLSI tasks\n",
    "\n",
    "print(\"‚ö° LOOP CONTROL AND ADVANCED PATTERNS\")\n",
    "print(\"=\" * 40)\n",
    "\n",
    "# =============================================================================\n",
    "# LOOP CONTROL: BREAK, CONTINUE, ELSE\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüéõÔ∏è LOOP CONTROL: BREAK, CONTINUE, ELSE:\")\n",
    "\n",
    "def search_critical_path(timing_paths, slack_threshold=-0.1):\n",
    "    \"\"\"Search for critical timing paths using loop control.\"\"\"\n",
    "\n",
    "    print(f\"   Searching for critical paths (slack < {slack_threshold}ns):\")\n",
    "\n",
    "    critical_paths = []\n",
    "    paths_checked = 0\n",
    "\n",
    "    for path_id, path_data in enumerate(timing_paths):\n",
    "        paths_checked += 1\n",
    "\n",
    "        # Skip paths that are obviously non-critical\n",
    "        if path_data['slack'] > 0.5:\n",
    "            continue  # Skip to next iteration\n",
    "\n",
    "        print(f\"     Checking path {path_id}: {path_data['from']} ‚Üí {path_data['to']}\")\n",
    "        print(f\"       Slack: {path_data['slack']:.3f}ns\")\n",
    "\n",
    "        # Check if this path is critical\n",
    "        if path_data['slack'] < slack_threshold:\n",
    "            critical_paths.append({\n",
    "                'id': path_id,\n",
    "                'from': path_data['from'],\n",
    "                'to': path_data['to'],\n",
    "                'slack': path_data['slack'],\n",
    "                'delay': path_data['delay']\n",
    "            })\n",
    "            print(f\"       ‚ùå CRITICAL PATH FOUND!\")\n",
    "\n",
    "            # Stop if we found too many critical paths (might indicate major issue)\n",
    "            if len(critical_paths) >= 10:\n",
    "                print(f\"       üõë Too many critical paths found - stopping search\")\n",
    "                break\n",
    "        else:\n",
    "            print(f\"       ‚úÖ Path meets timing\")\n",
    "\n",
    "    else:\n",
    "        # This else clause executes only if the loop completed without break\n",
    "        print(f\"     ‚úÖ Completed full search of all paths\")\n",
    "\n",
    "    print(f\"\\n   Search Results:\")\n",
    "    print(f\"     Paths checked: {paths_checked}\")\n",
    "    print(f\"     Critical paths found: {len(critical_paths)}\")\n",
    "\n",
    "    return critical_paths\n",
    "\n",
    "# Generate sample timing paths for testing\n",
    "sample_timing_paths = []\n",
    "for i in range(15):\n",
    "    path = {\n",
    "        'from': f'reg_{i}_Q',\n",
    "        'to': f'reg_{(i+1)%8}_D',\n",
    "        'slack': random.uniform(-0.5, 0.8),\n",
    "        'delay': random.uniform(5.0, 12.0)\n",
    "    }\n",
    "    sample_timing_paths.append(path)\n",
    "\n",
    "# Test critical path search\n",
    "critical_paths = search_critical_path(sample_timing_paths, slack_threshold=-0.05)\n",
    "\n",
    "def validate_design_hierarchy(module_hierarchy, max_depth=5):\n",
    "    \"\"\"Validate design hierarchy depth using nested loops with control.\"\"\"\n",
    "\n",
    "    print(f\"\\n   Validating design hierarchy (max depth: {max_depth}):\")\n",
    "\n",
    "    def check_module_depth(module_name, hierarchy, current_depth=0, path=\"\"):\n",
    "        \"\"\"Recursively check module depth.\"\"\"\n",
    "\n",
    "        current_path = f\"{path}/{module_name}\" if path else module_name\n",
    "\n",
    "        if current_depth > max_depth:\n",
    "            print(f\"     ‚ùå DEPTH VIOLATION: {current_path} exceeds max depth {max_depth}\")\n",
    "            return False\n",
    "\n",
    "        print(f\"     {'  ' * current_depth}üìÅ {module_name} (depth {current_depth})\")\n",
    "\n",
    "        # Check submodules\n",
    "        if module_name in hierarchy:\n",
    "            for submodule in hierarchy[module_name]:\n",
    "                # Skip certain modules that we don't want to check\n",
    "                if submodule.startswith('_'):\n",
    "                    print(f\"     {'  ' * (current_depth+1)}‚è≠Ô∏è Skipping private module {submodule}\")\n",
    "                    continue\n",
    "\n",
    "                if not check_module_depth(submodule, hierarchy, current_depth + 1, current_path):\n",
    "                    return False  # Propagate failure up\n",
    "\n",
    "        return True\n",
    "\n",
    "    # Test hierarchy validation\n",
    "    all_valid = True\n",
    "    for top_module in ['cpu_top', 'memory_top']:\n",
    "        if top_module in module_hierarchy:\n",
    "            if not check_module_depth(top_module, module_hierarchy):\n",
    "                all_valid = False\n",
    "                break  # Stop checking if we find violations\n",
    "\n",
    "    return all_valid\n",
    "\n",
    "# Sample module hierarchy\n",
    "sample_hierarchy = {\n",
    "    'cpu_top': ['cpu_core', 'cache_controller', 'interrupt_controller'],\n",
    "    'cpu_core': ['alu', 'register_file', 'control_unit'],\n",
    "    'alu': ['adder', 'multiplier', 'shifter'],\n",
    "    'adder': ['carry_chain', '_internal_buffer'],\n",
    "    'carry_chain': ['full_adder_0', 'full_adder_1'],\n",
    "    'memory_top': ['ddr_controller', 'cache_memory'],\n",
    "    'cache_memory': ['tag_memory', 'data_memory', 'controller'],\n",
    "    'controller': ['state_machine', 'arbiter']\n",
    "}\n",
    "\n",
    "# Test hierarchy validation\n",
    "hierarchy_valid = validate_design_hierarchy(sample_hierarchy, max_depth=4)\n",
    "print(f\"   Hierarchy validation result: {'‚úÖ PASS' if hierarchy_valid else '‚ùå FAIL'}\")\n",
    "\n",
    "# =============================================================================\n",
    "# LIST COMPREHENSIONS FOR VLSI\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüìù LIST COMPREHENSIONS FOR VLSI:\")\n",
    "\n",
    "# Generate signal names efficiently\n",
    "def generate_signal_names(base_name, width, bus_format=\"[]\"):\n",
    "    \"\"\"Generate signal names using list comprehension.\"\"\"\n",
    "\n",
    "    if bus_format == \"[]\":\n",
    "        signals = [f\"{base_name}[{i}]\" for i in range(width)]\n",
    "    elif bus_format == \"_\":\n",
    "        signals = [f\"{base_name}_{i}\" for i in range(width)]\n",
    "    else:\n",
    "        signals = [f\"{base_name}{i}\" for i in range(width)]\n",
    "\n",
    "    return signals\n",
    "\n",
    "# Test signal generation\n",
    "print(\"   Generated signal names:\")\n",
    "data_bus = generate_signal_names(\"data\", 8, \"[]\")\n",
    "addr_bus = generate_signal_names(\"addr\", 16, \"_\")\n",
    "ctrl_signals = generate_signal_names(\"ctrl\", 4, \"\")\n",
    "\n",
    "print(f\"     Data bus: {data_bus[:4]}...\")  # Show first 4\n",
    "print(f\"     Address bus: {addr_bus[:4]}...\")\n",
    "print(f\"     Control signals: {ctrl_signals}\")\n",
    "\n",
    "# Filter timing violations using comprehension\n",
    "def filter_timing_violations(timing_data, violation_type=\"setup\"):\n",
    "    \"\"\"Filter timing violations using list comprehension.\"\"\"\n",
    "\n",
    "    if violation_type == \"setup\":\n",
    "        violations = [path for path in timing_data if path['setup_slack'] < 0]\n",
    "        violation_key = 'setup_slack'\n",
    "    else:\n",
    "        violations = [path for path in timing_data if path['hold_slack'] < 0]\n",
    "        violation_key = 'hold_slack'\n",
    "\n",
    "    # Sort by severity (most negative slack first)\n",
    "    violations_sorted = sorted(violations, key=lambda x: x[violation_key])\n",
    "\n",
    "    return violations_sorted\n",
    "\n",
    "# Sample timing data\n",
    "timing_data = [\n",
    "    {'path': 'reg1->reg2', 'setup_slack': 0.1, 'hold_slack': 0.05},\n",
    "    {'path': 'reg2->reg3', 'setup_slack': -0.2, 'hold_slack': 0.1},\n",
    "    {'path': 'reg3->reg4', 'setup_slack': 0.05, 'hold_slack': -0.1},\n",
    "    {'path': 'reg4->reg5', 'setup_slack': -0.1, 'hold_slack': 0.2},\n",
    "    {'path': 'reg5->reg6', 'setup_slack': 0.3, 'hold_slack': -0.05}\n",
    "]\n",
    "\n",
    "# Test violation filtering\n",
    "setup_violations = filter_timing_violations(timing_data, \"setup\")\n",
    "hold_violations = filter_timing_violations(timing_data, \"hold\")\n",
    "\n",
    "print(f\"\\n   Timing violation analysis:\")\n",
    "print(f\"     Setup violations: {len(setup_violations)}\")\n",
    "for violation in setup_violations:\n",
    "    print(f\"       {violation['path']}: {violation['setup_slack']:.3f}ns\")\n",
    "\n",
    "print(f\"     Hold violations: {len(hold_violations)}\")\n",
    "for violation in hold_violations:\n",
    "    print(f\"       {violation['path']}: {violation['hold_slack']:.3f}ns\")\n",
    "\n",
    "# Extract module statistics using comprehension\n",
    "def analyze_module_complexity(module_data):\n",
    "    \"\"\"Analyze module complexity using list comprehensions.\"\"\"\n",
    "\n",
    "    # Extract modules with high gate counts\n",
    "    complex_modules = [mod for mod in module_data if mod['gate_count'] > 1000]\n",
    "\n",
    "    # Calculate total statistics\n",
    "    total_gates = sum(mod['gate_count'] for mod in module_data)\n",
    "    total_nets = sum(mod['net_count'] for mod in module_data)\n",
    "\n",
    "    # Find modules with high fanout\n",
    "    high_fanout_modules = [mod for mod in module_data\n",
    "                          if any(net['fanout'] > 50 for net in mod['nets'])]\n",
    "\n",
    "    # Create complexity scores\n",
    "    complexity_scores = [(mod['name'], mod['gate_count'] * mod['net_count'])\n",
    "                        for mod in module_data]\n",
    "    complexity_scores.sort(key=lambda x: x[1], reverse=True)\n",
    "\n",
    "    print(f\"   Module complexity analysis:\")\n",
    "    print(f\"     Total modules: {len(module_data)}\")\n",
    "    print(f\"     Complex modules (>1000 gates): {len(complex_modules)}\")\n",
    "    print(f\"     Total gates: {total_gates:,}\")\n",
    "    print(f\"     Total nets: {total_nets:,}\")\n",
    "    print(f\"     High fanout modules: {len(high_fanout_modules)}\")\n",
    "\n",
    "    print(f\"     Top 3 most complex modules:\")\n",
    "    for name, score in complexity_scores[:3]:\n",
    "        print(f\"       {name}: complexity score {score:,}\")\n",
    "\n",
    "    return {\n",
    "        'complex_modules': complex_modules,\n",
    "        'high_fanout_modules': high_fanout_modules,\n",
    "        'complexity_scores': complexity_scores\n",
    "    }\n",
    "\n",
    "# Sample module data\n",
    "module_data = [\n",
    "    {\n",
    "        'name': 'cpu_core',\n",
    "        'gate_count': 2500,\n",
    "        'net_count': 3200,\n",
    "        'nets': [{'name': 'clk', 'fanout': 80}, {'name': 'reset', 'fanout': 60}]\n",
    "    },\n",
    "    {\n",
    "        'name': 'cache_ctrl',\n",
    "        'gate_count': 800,\n",
    "        'net_count': 1200,\n",
    "        'nets': [{'name': 'valid', 'fanout': 30}, {'name': 'ready', 'fanout': 25}]\n",
    "    },\n",
    "    {\n",
    "        'name': 'memory_if',\n",
    "        'gate_count': 1200,\n",
    "        'net_count': 1800,\n",
    "        'nets': [{'name': 'addr_valid', 'fanout': 45}, {'name': 'data_ready', 'fanout': 35}]\n",
    "    },\n",
    "    {\n",
    "        'name': 'uart',\n",
    "        'gate_count': 300,\n",
    "        'net_count': 450,\n",
    "        'nets': [{'name': 'tx_clk', 'fanout': 15}, {'name': 'rx_clk', 'fanout': 12}]\n",
    "    }\n",
    "]\n",
    "\n",
    "# Test module analysis\n",
    "complexity_analysis = analyze_module_complexity(module_data)\n",
    "\n",
    "print(\"\\nüèÜ CONTROL STRUCTURE BENEFITS:\")\n",
    "print(\"‚úÖ **Intelligent Processing**: Skip irrelevant data with continue\")\n",
    "print(\"‚úÖ **Early Termination**: Stop processing when conditions met with break\")\n",
    "print(\"‚úÖ **Completion Detection**: Use else clause to detect full completion\")\n",
    "print(\"‚úÖ **Efficient Filtering**: List comprehensions for data processing\")\n",
    "print(\"‚úÖ **Complex Logic**: Nested loops for multi-dimensional analysis\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "36ad4f68",
   "metadata": {},
   "source": [
    "## üí™ **Practice Exercises: Control Structures**\n",
    "\n",
    "### **üéØ Exercise 1: Advanced Design Rule Checker**\n",
    "Create a comprehensive design rule checker:\n",
    "- Implement nested conditionals for multiple technology nodes\n",
    "- Check minimum width, spacing, and via rules\n",
    "- Handle different metal layers with varying rules\n",
    "- Generate detailed violation reports with severity levels\n",
    "\n",
    "### **üéØ Exercise 2: Parameter Optimization Loop**\n",
    "Build an optimization system using while loops:\n",
    "- Optimize clock frequency for power targets\n",
    "- Implement convergence checking and iteration limits\n",
    "- Add momentum-based optimization for faster convergence\n",
    "- Handle multiple optimization objectives (power, area, timing)\n",
    "\n",
    "### **üéØ Exercise 3: Batch File Processor**\n",
    "Create a robust batch processing system:\n",
    "- Process multiple design files with different formats\n",
    "- Use loop control to handle errors gracefully\n",
    "- Implement progress tracking and status reporting\n",
    "- Add parallel processing simulation with time delays\n",
    "\n",
    "### **üéØ Exercise 4: Test Vector Generator**\n",
    "Develop a comprehensive test vector generation tool:\n",
    "- Generate multiple pattern types (sequential, random, walking)\n",
    "- Use nested loops for multi-signal test patterns\n",
    "- Implement constraint-based pattern generation\n",
    "- Create pattern validation and coverage analysis\n",
    "\n",
    "---\n",
    "\n",
    "## üèÜ **Chapter Summary: Control Structures Mastery**\n",
    "\n",
    "### **‚úÖ Conditional Logic**\n",
    "- **Decision Making**: if, elif, else for intelligent automation\n",
    "- **Boolean Logic**: Complex conditions with and, or, not operators\n",
    "- **Validation Systems**: Multi-parameter constraint checking\n",
    "- **Error Handling**: Conditional responses to different scenarios\n",
    "\n",
    "### **‚úÖ Loop Mastery**\n",
    "- **For Loops**: Definite iteration for batch processing\n",
    "- **While Loops**: Conditional iteration for optimization\n",
    "- **Nested Loops**: Multi-dimensional data processing\n",
    "- **Loop Control**: break, continue, else for intelligent flow control\n",
    "\n",
    "### **‚úÖ Advanced Patterns**\n",
    "- **List Comprehensions**: Efficient data filtering and transformation\n",
    "- **Complex Logic**: Multi-level decision trees and validation\n",
    "- **Performance**: Optimized loops for large dataset processing\n",
    "- **Professional Patterns**: Industry-standard control flow techniques\n",
    "\n",
    "### **‚úÖ VLSI Applications**\n",
    "- **Design Validation**: Automated rule checking and constraint verification\n",
    "- **Parameter Sweeps**: Design space exploration and optimization\n",
    "- **File Processing**: Batch handling of design files and reports\n",
    "- **Quality Assurance**: Systematic testing and validation workflows\n",
    "\n",
    "**üöÄ Next**: Ready for Chapter 5: Writing Your First Complete Python Script with real VLSI automation examples!"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
