{
  "design": {
    "design_info": {
      "boundary_crc": "0xCE10E527BB51C359",
      "device": "xcu25-ffvc1760-2LV-e",
      "name": "proj_blk_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1_AR75245",
      "validated": "true"
    },
    "design_tree": {
      "MCDI": {
        "INTC_to_MCDI": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": ""
          },
          "m00_couplers": {}
        },
        "axis_register_slice_0": "",
        "demux_logic_MCDI_0": "",
        "mcdi_check_0": ""
      },
      "PS": {
        "axi_mcdma_0": "",
        "proc_sys_reset_0": "",
        "smartconnect_0": "",
        "util_reduced_logic_0": "",
        "util_reduced_logic_1": "",
        "xlconcat_0": "",
        "xlconcat_1": "",
        "xlconcat_2": "",
        "zynq_ultra_ps_e_0": "",
        "axis_data_fifo_0": ""
      },
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "axi_gpio_3": "",
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": ""
        },
        "m03_couplers": {
          "m03_regslice": "",
          "auto_cc": ""
        },
        "m04_couplers": {
          "m04_regslice": "",
          "auto_cc": ""
        },
        "m05_couplers": {
          "m05_regslice": "",
          "auto_cc": ""
        },
        "m06_couplers": {
          "m06_regslice": "",
          "auto_cc": ""
        }
      },
      "axis_interconnect_0": {
        "xbar": "",
        "s_arb_req_suppress_concat": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "s01_data_fifo": "",
          "auto_us": "",
          "auto_ss_slid": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_ss_slidr": "",
          "auto_ss_u": ""
        }
      },
      "clk_wiz_0": "",
      "dfx_decoupler_0": "",
      "dfx_decoupler_1": "",
      "dfx_decoupler_2": "",
      "dfx_decoupler_3": "",
      "from_MAC00_is_MAC0": {
        "axis_data_fifo_1": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_us": "",
            "auto_cc": ""
          }
        },
        "mac_traffic_control_0": "",
        "MAC_RX_out_logic_0": "",
        "mac_flow_control_0": "",
        "mode_selection_MAC0": ""
      },
      "from_ps": {
        "demux_logic_0": "",
        "fifo_PS_to_Cntrl_VLAN": "",
        "fifo_CNTRL_VLAN_to_MAC3": "",
        "Control_VLAN_PUSH_0": "",
        "fifo_CNTRL_VLAN_to_MAC2": ""
      },
      "to_MAC00_is_MAC0": {
        "tx_flow_control_0": "",
        "xlslice_0": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "m00_regslice": "",
            "auto_cc": "",
            "auto_ds": "",
            "auto_ss_slidr": ""
          }
        }
      },
      "to_MAC01_is_MAC2": {
        "tx_flow_control_0": "",
        "xlslice_0": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_ss_slid": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": ""
          },
          "s02_couplers": {
            "s02_regslice": "",
            "s02_data_fifo": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "auto_cc": "",
            "auto_ds": "",
            "auto_ss_slidr": ""
          }
        }
      },
      "to_MAC11_is_MAC3": {
        "tx_flow_control_0": "",
        "xlslice_0": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_ss_slid": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": ""
          },
          "s02_couplers": {
            "s02_regslice": "",
            "s02_data_fifo": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "m00_regslice": "",
            "auto_cc": "",
            "auto_ds": "",
            "auto_ss_slidr": ""
          }
        }
      },
      "to_MAC10_is_MAC1": {
        "tx_flow_control_0": "",
        "xlslice_0": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "m00_regslice": "",
            "auto_cc": "",
            "auto_ds": "",
            "auto_ss_slidr": ""
          }
        }
      },
      "from_MAC10_is_MAC1": {
        "axis_data_fifo_1": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_us": "",
            "auto_cc": ""
          }
        },
        "mac_traffic_control_0": "",
        "MAC_RX_out_logic_0": "",
        "mac_flow_control_0": "",
        "mode_selection_MAC0": ""
      },
      "from_MAC01_is_MAC2": {
        "axis_data_fifo_1": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_us": "",
            "auto_cc": ""
          }
        },
        "mac_traffic_control_0": "",
        "MAC_RX_out_logic_0": "",
        "mac_flow_control_0": "",
        "mode_selection_MAC0": ""
      },
      "from_MAC11_is_MAC3": {
        "axis_data_fifo_1": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_us": "",
            "auto_cc": ""
          }
        },
        "mac_traffic_control_0": "",
        "MAC_RX_out_logic_0": "",
        "mac_flow_control_0": "",
        "mode_selection_MAC0": ""
      },
      "version_register_0": ""
    },
    "interface_ports": {
      "rx_AXIS_00": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_00",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "rx_AXIS_01": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_01",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "rx_AXIS_10": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_10",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "rx_AXIS_11": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_11",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_AXIS_00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_00",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_AXIS_01": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_01",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_AXIS_10": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_10",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_AXIS_11": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_11",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_MAC0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "ip_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.0"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_MAC1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "ip_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.0"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_MAC2_MAC3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "ip_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.0"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_Lite": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "S_AXIS_Lite",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ADDR_WIDTH": {
            "value": "40"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M00_AXIS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M01_AXIS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M02_AXIS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M03_AXIS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M_AXIS_packetizer": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "6"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_100M_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proj_blk_design_clk_100M_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_200M_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_400M_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "port0_mode": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "port1_mode": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "resetn": {
        "direction": "O"
      },
      "rx_aclk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "rx_AXIS_00",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_00",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rx_aclk_01": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "rx_AXIS_01",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_01",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rx_aclk_10": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "rx_AXIS_10",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_10",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rx_aclk_11": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "rx_AXIS_11",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_rx_aclk_11",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axis_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "stat_rx_pause_req_00_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_rx_pause_req_01_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_rx_pause_req_10_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_rx_pause_req_11_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_tx_pause_valid_00_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_tx_pause_valid_01_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_tx_pause_valid_10_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "stat_tx_pause_valid_11_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "tx_aclk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_AXIS_00",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_00",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tx_aclk_01": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_AXIS_01"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_01",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tx_aclk_10": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_AXIS_10",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_10",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tx_aclk_11": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_AXIS_11"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "proj_blk_design_tx_aclk_11",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tx_pause_req_00_o": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "tx_pause_req_01_o": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "tx_pause_req_10_o": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "tx_pause_req_11_o": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "tx_resend_pause_00_o": {
        "direction": "O"
      },
      "tx_resend_pause_01_o": {
        "direction": "O"
      },
      "tx_resend_pause_10_o": {
        "direction": "O"
      },
      "tx_resend_pause_11_o": {
        "direction": "O"
      },
      "clk_100M_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "MCDI": {
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis_MCDI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "port0_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "port1_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "INTC_to_MCDI": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_INTC_to_MCDI_0",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x000000ff"
              },
              "M00_FIFO_DEPTH": {
                "value": "0"
              },
              "M00_HAS_REGSLICE": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_FIFO_DEPTH": {
                "value": "32"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "32"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "proj_blk_design_xbar_0",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "3"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_NUM_CYCLES": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x000000ff"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "proj_blk_design_s_arb_req_suppress_concat_18",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_32"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_30",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "32"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "s00_data_fifo/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s01_regslice_17"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s01_data_fifo_18",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "32"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_regslice_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "s01_data_fifo/S_AXIS"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  },
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "INTC_to_MCDI_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "INTC_to_MCDI_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_INTC_to_MCDI": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              }
            },
            "nets": {
              "INTC_to_MCDI_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "INTC_to_MCDI_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              }
            }
          },
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "proj_blk_design_axis_register_slice_0_0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_TREADY": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              },
              "TDEST_WIDTH": {
                "value": "2"
              },
              "TUSER_WIDTH": {
                "value": "1"
              }
            }
          },
          "demux_logic_MCDI_0": {
            "vlnv": "xilinx.com:module_ref:demux_logic_MCDI:1.0",
            "xci_name": "proj_blk_design_demux_logic_MCDI_0_0",
            "parameters": {
              "TDATA_WIDTH": {
                "value": "512"
              },
              "TDEST_SIZE": {
                "value": "2"
              },
              "TKEEP_WIDTH": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "demux_logic_MCDI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m0_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m1_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m1_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "demux_en": {
                "direction": "I"
              }
            }
          },
          "mcdi_check_0": {
            "vlnv": "xilinx.com:module_ref:mcdi_check:1.0",
            "xci_name": "proj_blk_design_mcdi_check_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mcdi_check",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_MAC2": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "mode_select_MAC3": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "mcdi_flag_o": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "INTC_to_MCDI_M00_AXIS": {
            "interface_ports": [
              "INTC_to_MCDI/M00_AXIS",
              "mcdi_check_0/s_axis"
            ]
          },
          "demux_logic_MCDI_0_m1_axis": {
            "interface_ports": [
              "m1_axis",
              "demux_logic_MCDI_0/m1_axis"
            ]
          },
          "demux_logic_MCDI_0_m0_axis": {
            "interface_ports": [
              "m0_axis_MCDI",
              "demux_logic_MCDI_0/m0_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXIS",
              "INTC_to_MCDI/S00_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S01_AXIS",
              "INTC_to_MCDI/S01_AXIS"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "clk_200M",
              "INTC_to_MCDI/ACLK",
              "INTC_to_MCDI/M00_AXIS_ACLK",
              "INTC_to_MCDI/S00_AXIS_ACLK",
              "INTC_to_MCDI/S01_AXIS_ACLK",
              "axis_register_slice_0/aclk",
              "demux_logic_MCDI_0/m0_axis_aclk",
              "demux_logic_MCDI_0/m1_axis_aclk",
              "demux_logic_MCDI_0/s_axis_aclk",
              "mcdi_check_0/m_axis_aclk",
              "mcdi_check_0/s_axis_aclk"
            ]
          },
          "axis_register_slice_0_m_axis_tdata": {
            "ports": [
              "axis_register_slice_0/m_axis_tdata",
              "demux_logic_MCDI_0/s_axis_tdata"
            ]
          },
          "axis_register_slice_0_m_axis_tdest": {
            "ports": [
              "axis_register_slice_0/m_axis_tdest",
              "demux_logic_MCDI_0/s_axis_tdest"
            ]
          },
          "axis_register_slice_0_m_axis_tkeep": {
            "ports": [
              "axis_register_slice_0/m_axis_tkeep",
              "demux_logic_MCDI_0/s_axis_tkeep"
            ]
          },
          "axis_register_slice_0_m_axis_tlast": {
            "ports": [
              "axis_register_slice_0/m_axis_tlast",
              "demux_logic_MCDI_0/s_axis_tlast"
            ]
          },
          "axis_register_slice_0_m_axis_tuser": {
            "ports": [
              "axis_register_slice_0/m_axis_tuser",
              "demux_logic_MCDI_0/demux_en"
            ]
          },
          "axis_register_slice_0_m_axis_tvalid": {
            "ports": [
              "axis_register_slice_0/m_axis_tvalid",
              "demux_logic_MCDI_0/s_axis_tvalid"
            ]
          },
          "axis_register_slice_0_s_axis_tready": {
            "ports": [
              "axis_register_slice_0/s_axis_tready",
              "mcdi_check_0/m_axis_tready"
            ]
          },
          "demux_logic_MCDI_0_s_axis_tready": {
            "ports": [
              "demux_logic_MCDI_0/s_axis_tready",
              "axis_register_slice_0/m_axis_tready"
            ]
          },
          "mcdi_check_0_m_axis_tdata": {
            "ports": [
              "mcdi_check_0/m_axis_tdata",
              "axis_register_slice_0/s_axis_tdata"
            ]
          },
          "mcdi_check_0_m_axis_tdest": {
            "ports": [
              "mcdi_check_0/m_axis_tdest",
              "axis_register_slice_0/s_axis_tdest"
            ]
          },
          "mcdi_check_0_m_axis_tkeep": {
            "ports": [
              "mcdi_check_0/m_axis_tkeep",
              "axis_register_slice_0/s_axis_tkeep"
            ]
          },
          "mcdi_check_0_m_axis_tlast": {
            "ports": [
              "mcdi_check_0/m_axis_tlast",
              "axis_register_slice_0/s_axis_tlast"
            ]
          },
          "mcdi_check_0_m_axis_tvalid": {
            "ports": [
              "mcdi_check_0/m_axis_tvalid",
              "axis_register_slice_0/s_axis_tvalid"
            ]
          },
          "mcdi_check_0_mcdi_flag_o": {
            "ports": [
              "mcdi_check_0/mcdi_flag_o",
              "axis_register_slice_0/s_axis_tuser"
            ]
          },
          "port0_mode_1": {
            "ports": [
              "port0_mode",
              "mcdi_check_0/mode_select_MAC2"
            ]
          },
          "port1_mode_1": {
            "ports": [
              "port1_mode",
              "mcdi_check_0/mode_select_MAC3"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "INTC_to_MCDI/ARESETN",
              "INTC_to_MCDI/M00_AXIS_ARESETN",
              "INTC_to_MCDI/S00_AXIS_ARESETN",
              "INTC_to_MCDI/S01_AXIS_ARESETN",
              "axis_register_slice_0/aresetn",
              "demux_logic_MCDI_0/s_axis_aresetn",
              "mcdi_check_0/s_axis_aresetn"
            ]
          }
        }
      },
      "PS": {
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pl_clk0": {
            "type": "clk",
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_mcdma_0": {
            "vlnv": "xilinx.com:ip:axi_mcdma:1.1",
            "xci_name": "proj_blk_design_axi_mcdma_0_0",
            "parameters": {
              "c_group1_mm2s": {
                "value": "0000000000001111"
              },
              "c_group1_s2mm": {
                "value": "0000000000001111"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "512"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "512"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "512"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_num_mm2s_channels": {
                "value": "4"
              },
              "c_num_s2mm_channels": {
                "value": "4"
              },
              "c_prmry_is_aclk_async": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                },
                "M_AXI_SG": {
                  "mode": "Master",
                  "address_space_ref": "Data_SG",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "0",
                  "parameters": {
                    "master_id": {
                      "value": "0"
                    }
                  }
                },
                "M_AXI_MM2S": {
                  "mode": "Master",
                  "address_space_ref": "Data_MM2S",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "1",
                  "parameters": {
                    "master_id": {
                      "value": "1"
                    }
                  }
                },
                "M_AXI_S2MM": {
                  "mode": "Master",
                  "address_space_ref": "Data_S2MM",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "2",
                  "parameters": {
                    "master_id": {
                      "value": "2"
                    }
                  }
                }
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "proj_blk_design_proc_sys_reset_0_0"
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "proj_blk_design_smartconnect_0_0",
            "parameters": {
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "64"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S02_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "proj_blk_design_util_reduced_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "4"
              }
            }
          },
          "util_reduced_logic_1": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "proj_blk_design_util_reduced_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "4"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "proj_blk_design_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "proj_blk_design_xlconcat_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "proj_blk_design_xlconcat_2_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
            "xci_name": "proj_blk_design_zynq_ultra_ps_e_0_0",
            "parameters": {
              "CAN0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CAN1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CSU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "DP_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "NAND_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PCIE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PJTAG_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PMU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS33"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS33"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS33"
              },
              "PSU_BANK_3_IO_STANDARD": {
                "value": "LVCMOS33"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0xFFFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x800000000"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_MIO_0_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_0_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_0_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_10_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_10_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_10_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_10_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_11_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_11_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_11_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_11_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_12_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_12_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_12_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_12_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_13_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_13_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_13_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_13_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_14_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_14_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_14_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_14_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_15_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_15_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_15_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_15_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_16_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_16_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_16_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_16_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_17_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_17_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_17_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_17_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_18_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_18_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_18_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_18_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_19_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_19_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_19_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_19_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_1_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_1_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_1_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_1_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_20_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_20_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_20_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_20_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_21_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_21_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_21_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_21_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_22_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_22_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_23_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_23_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_23_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_24_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_24_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_24_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_24_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_25_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_25_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_25_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_25_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_26_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_26_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_26_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_26_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_27_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_27_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_27_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_27_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_28_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_28_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_28_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_28_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_29_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_29_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_29_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_29_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_2_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_2_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_2_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_2_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_30_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_30_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_30_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_30_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_31_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_31_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_31_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_31_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_32_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_32_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_32_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_32_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_33_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_33_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_33_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_33_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_34_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_34_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_34_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_34_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_35_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_35_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_35_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_35_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_36_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_36_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_36_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_36_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_37_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_37_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_37_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_37_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_38_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_38_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_38_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_38_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_39_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_39_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_39_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_39_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_3_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_3_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_3_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_3_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_40_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_40_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_40_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_40_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_41_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_41_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_41_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_41_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_42_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_42_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_42_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_42_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_43_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_43_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_43_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_43_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_44_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_44_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_44_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_44_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_45_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_45_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_45_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_45_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_46_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_46_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_46_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_46_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_47_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_47_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_47_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_47_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_48_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_48_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_48_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_48_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_49_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_49_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_49_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_49_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_4_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_4_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_4_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_4_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_50_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_50_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_50_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_50_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_51_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_51_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_51_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_51_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_52_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_52_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_52_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_52_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_53_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_53_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_53_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_53_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_54_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_54_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_54_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_54_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_55_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_55_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_55_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_55_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_56_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_56_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_56_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_56_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_57_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_57_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_57_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_57_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_58_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_58_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_58_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_58_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_59_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_59_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_59_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_59_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_5_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_5_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_5_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_60_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_60_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_60_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_60_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_61_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_61_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_61_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_61_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_62_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_62_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_62_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_62_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_63_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_63_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_63_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_63_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_64_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_64_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_64_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_64_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_65_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_65_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_65_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_65_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_66_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_66_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_66_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_66_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_67_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_67_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_67_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_67_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_68_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_68_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_68_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_68_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_69_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_69_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_69_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_69_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_6_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_6_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_6_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_70_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_70_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_70_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_70_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_71_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_71_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_71_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_71_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_72_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_72_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_72_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_72_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_73_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_73_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_73_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_73_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_74_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_74_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_74_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_74_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_75_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_75_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_75_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_75_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_76_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_76_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_76_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_76_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_77_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_77_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_77_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_77_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_7_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_7_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_7_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_7_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_8_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_8_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_8_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_8_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_9_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_9_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_9_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_9_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk################UART 0#UART 0######################################################"
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk################rxd#txd######################################################"
              },
              "PSU_SD0_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PSU_USB3__DUAL_CLOCK_ENABLE": {
                "value": "0"
              },
              "PSU_VALUE_SILVERSION": {
                "value": "3"
              },
              "PSU__ACPU0__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU1__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU2__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU3__POWER__ON": {
                "value": "1"
              },
              "PSU__ACTUAL__IP": {
                "value": "1"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1199.988037"
              },
              "PSU__AUX_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__CAN0_LOOP_CAN1__ENABLE": {
                "value": "0"
              },
              "PSU__CAN0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CAN1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1333.320068"
              },
              "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
                "value": "1333.333"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI0_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI1_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI2_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI3_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI4_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI5_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "599.994019"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "599.994019"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
                "value": "25"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
                "value": "25"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
                "value": "27"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
                "value": "27"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
                "value": "320"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
                "value": "300"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "599.994019"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "599.994019"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
                "value": "NA"
              },
              "PSU__CRF_APB__GTGREF0__ENABLE": {
                "value": "NA"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
                "value": "533.333"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
                "value": "533.333"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6__ENABLE": {
                "value": "0"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "49.999500"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
                "value": "50"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
                "value": "533.333"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
                "value": "180"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
                "value": "SysOsc"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1499.984985"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
                "value": "1500"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "266.664001"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
                "value": "267"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
                "value": "533.333"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.498123"
              },
              "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "96.968727"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
                "value": "299.997009"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
                "value": "300"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "214"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "214"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "33.333000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3__ENABLE": {
                "value": "0"
              },
              "PSU__CSUPMU__PERIPHERAL__VALID": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_0__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_10__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_11__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_12__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_1__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_2__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_3__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_4__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_5__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_6__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_7__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_8__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_9__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__AL": {
                "value": "0"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "1"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "16"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "Components"
              },
              "PSU__DDRC__CWL": {
                "value": "12"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "1"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "8192 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "16 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__ECC_SCRUB": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE": {
                "value": "1"
              },
              "PSU__DDRC__ENABLE_2T_TIMING": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE_DP_SWITCH": {
                "value": "0"
              },
              "PSU__DDRC__EN_2ND_CLK": {
                "value": "0"
              },
              "PSU__DDRC__FGRM": {
                "value": "4X"
              },
              "PSU__DDRC__FREQ_MHZ": {
                "value": "1"
              },
              "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
                "value": "0"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__PLL_BYPASS": {
                "value": "0"
              },
              "PSU__DDRC__PWR_DOWN_EN": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__RD_DQS_CENTER": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "16"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2400R"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "34"
              },
              "PSU__DDRC__T_RC": {
                "value": "47.75"
              },
              "PSU__DDRC__T_RCD": {
                "value": "16"
              },
              "PSU__DDRC__T_RP": {
                "value": "16"
              },
              "PSU__DDRC__VIDEO_BUFFER_SIZE": {
                "value": "0"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "1"
              },
              "PSU__DDR_QOS_ENABLE": {
                "value": "0"
              },
              "PSU__DDR_SW_REFRESH_ENABLED": {
                "value": "1"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "600.000"
              },
              "PSU__DEVICE_TYPE": {
                "value": "EV"
              },
              "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DLL__ISUSED": {
                "value": "0"
              },
              "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
                "value": "0"
              },
              "PSU__ENET0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET2__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__EN_AXI_STATUS_PORTS": {
                "value": "0"
              },
              "PSU__EN_EMIO_TRACE": {
                "value": "0"
              },
              "PSU__EP__IP": {
                "value": "0"
              },
              "PSU__EXPAND__CORESIGHT": {
                "value": "0"
              },
              "PSU__EXPAND__FPD_SLAVES": {
                "value": "0"
              },
              "PSU__EXPAND__GIC": {
                "value": "0"
              },
              "PSU__EXPAND__LOWER_LPS_SLAVES": {
                "value": "0"
              },
              "PSU__EXPAND__UPPER_LPS_SLAVES": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__FPD_SLCR__WDT1__FREQMHZ": {
                "value": "100"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "0"
              },
              "PSU__FPGA_PL2_ENABLE": {
                "value": "0"
              },
              "PSU__FPGA_PL3_ENABLE": {
                "value": "0"
              },
              "PSU__FP__POWER__ON": {
                "value": "1"
              },
              "PSU__FTM__CTI_IN_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_3": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_3": {
                "value": "0"
              },
              "PSU__FTM__GPI": {
                "value": "0"
              },
              "PSU__FTM__GPO": {
                "value": "0"
              },
              "PSU__GEN_IPI_0__MASTER": {
                "value": "APU"
              },
              "PSU__GEN_IPI_10__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_1__MASTER": {
                "value": "RPU0"
              },
              "PSU__GEN_IPI_2__MASTER": {
                "value": "RPU1"
              },
              "PSU__GEN_IPI_3__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_4__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_5__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_6__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_7__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_8__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_9__MASTER": {
                "value": "NONE"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "1"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO__WIDTH": {
                "value": "[94:0]"
              },
              "PSU__GPU_PP0__POWER__ON": {
                "value": "1"
              },
              "PSU__GPU_PP1__POWER__ON": {
                "value": "1"
              },
              "PSU__GT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__HPM0_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__I2C0_LOOP_I2C1__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__I2C1__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC0__FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC1__FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC2__FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__TTC3__FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__IOU_SLCR__WDT0__FREQMHZ": {
                "value": "100"
              },
              "PSU__IRQ_P2F_ADMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AIB_AXI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AMS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APM_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_COMM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CPUMNT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CTI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_EXTERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_L2ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_PMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_REGS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ATB_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CLKMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DDR_SS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DPDMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_EFUSE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GDMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPIO__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_OCM_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_DMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSC__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PL_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_QSPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_PERMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_ALARM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_SECONDS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SATA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_UART0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
                "value": "0"
              },
              "PSU__L2_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__LPDMA0_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA1_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA2_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA3_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA4_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA5_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA6_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA7_COHERENCY": {
                "value": "0"
              },
              "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
                "value": "APB"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
                "value": "100"
              },
              "PSU__MAXIGP2__DATA_WIDTH": {
                "value": "32"
              },
              "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__NAND__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__NAND__READY_BUSY__ENABLE": {
                "value": "0"
              },
              "PSU__NUM_FABRIC_RESETS": {
                "value": "1"
              },
              "PSU__OCM_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK1__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK2__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK3__POWER__ON": {
                "value": "1"
              },
              "PSU__OVERRIDE_HPX_QOS": {
                "value": "0"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "0"
              },
              "PSU__PCIE__ACS_VIOLAION": {
                "value": "0"
              },
              "PSU__PCIE__AER_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__INTX_GENERATION": {
                "value": "0"
              },
              "PSU__PCIE__MSIX_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__MSI_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__PJTAG__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PL__POWER__ON": {
                "value": "1"
              },
              "PSU__PMU__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PRESET_APPLIED": {
                "value": "0"
              },
              "PSU__PROTECTION__DDR_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__ENABLE": {
                "value": "0"
              },
              "PSU__PROTECTION__FPD_SEGMENTS": {
                "value": "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
              },
              "PSU__PROTECTION__LPD_SEGMENTS": {
                "value": "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__MASTERS_TZ": {
                "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
              },
              "PSU__PROTECTION__OCM_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__PRESUBSYSTEMS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
              },
              "PSU__PROTECTION__SUBSYSTEMS": {
                "value": "PMU Firmware:PMU|Secure Subsystem:"
              },
              "PSU__PSS_ALT_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__QSPI_COHERENCY": {
                "value": "0"
              },
              "PSU__QSPI_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__QSPI__GRP_FBCLK__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__GRP_FBCLK__IO": {
                "value": "MIO 6"
              },
              "PSU__QSPI__PERIPHERAL__DATA_MODE": {
                "value": "x4"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__PERIPHERAL__IO": {
                "value": "MIO 0 .. 5"
              },
              "PSU__QSPI__PERIPHERAL__MODE": {
                "value": "Single"
              },
              "PSU__REPORT__DBGLOG": {
                "value": "0"
              },
              "PSU__RPU_COHERENCY": {
                "value": "0"
              },
              "PSU__RPU__POWER__ON": {
                "value": "1"
              },
              "PSU__SATA__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SD0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SD0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0_LOOP_SPI1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TCM0A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM0B__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1B__POWER__ON": {
                "value": "1"
              },
              "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRACE__INTERNAL_WIDTH": {
                "value": "32"
              },
              "PSU__TRACE__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRISTATE__INVERTED": {
                "value": "1"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__UART0_LOOP_UART1__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 22 .. 23"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__USB1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__USE_DIFF_RW_CLK_GP2": {
                "value": "0"
              },
              "PSU__USE__ADMA": {
                "value": "0"
              },
              "PSU__USE__APU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__AUDIO": {
                "value": "0"
              },
              "PSU__USE__CLK": {
                "value": "0"
              },
              "PSU__USE__CLK0": {
                "value": "0"
              },
              "PSU__USE__CLK1": {
                "value": "0"
              },
              "PSU__USE__CLK2": {
                "value": "0"
              },
              "PSU__USE__CLK3": {
                "value": "0"
              },
              "PSU__USE__CROSS_TRIGGER": {
                "value": "0"
              },
              "PSU__USE__DDR_INTF_REQUESTED": {
                "value": "0"
              },
              "PSU__USE__DEBUG__TEST": {
                "value": "0"
              },
              "PSU__USE__EVENT_RPU": {
                "value": "0"
              },
              "PSU__USE__FABRIC__RST": {
                "value": "1"
              },
              "PSU__USE__FTM": {
                "value": "0"
              },
              "PSU__USE__GDMA": {
                "value": "0"
              },
              "PSU__USE__IRQ": {
                "value": "0"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__IRQ1": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP1": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__PROC_EVENT_BUS": {
                "value": "0"
              },
              "PSU__USE__RPU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__RST0": {
                "value": "0"
              },
              "PSU__USE__RST1": {
                "value": "0"
              },
              "PSU__USE__RST2": {
                "value": "0"
              },
              "PSU__USE__RST3": {
                "value": "0"
              },
              "PSU__USE__RTC": {
                "value": "0"
              },
              "PSU__USE__STM": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACE": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACP": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP0": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP1": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP3": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP4": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP5": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP6": {
                "value": "0"
              },
              "PSU__USE__USB3_0_HUB": {
                "value": "0"
              },
              "PSU__USE__USB3_1_HUB": {
                "value": "0"
              },
              "PSU__USE__VIDEO": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "QSPI_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SATA_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SUBPRESET1": {
                "value": "Custom"
              },
              "SUBPRESET2": {
                "value": "Custom"
              },
              "SWDT0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SWDT1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TRACE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB1_BOARD_INTERFACE": {
                "value": "custom"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40"
                }
              },
              "interface_ports": {
                "M_AXI_HPM0_LPD": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x80000000",
                    "maximum": "0x9FFFFFFF"
                  }
                },
                "S_AXI_HP0_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP2"
                }
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_axis_data_fifo_0_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "128"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              },
              "TDEST_WIDTH": {
                "value": "4"
              },
              "TID_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "axi_mcdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_mcdma_0/M_AXI_MM2S",
              "smartconnect_0/S00_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_mcdma_0/M_AXIS_MM2S"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_mcdma_0/S_AXI_LITE"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
            "interface_ports": [
              "M_AXI_HPM0_LPD",
              "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
            ]
          },
          "axi_mcdma_0_M_AXI_SG": {
            "interface_ports": [
              "axi_mcdma_0/M_AXI_SG",
              "smartconnect_0/S02_AXI"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "axi_mcdma_0/S_AXIS_S2MM"
            ]
          },
          "axi_mcdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_mcdma_0/M_AXI_S2MM",
              "smartconnect_0/S01_AXI"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "smartconnect_0/M00_AXI",
              "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
            ]
          }
        },
        "nets": {
          "axi_mcdma_0_mm2s_ch1_introut": {
            "ports": [
              "axi_mcdma_0/mm2s_ch1_introut",
              "xlconcat_0/In0"
            ]
          },
          "axi_mcdma_0_mm2s_ch2_introut": {
            "ports": [
              "axi_mcdma_0/mm2s_ch2_introut",
              "xlconcat_0/In1"
            ]
          },
          "axi_mcdma_0_mm2s_ch3_introut": {
            "ports": [
              "axi_mcdma_0/mm2s_ch3_introut",
              "xlconcat_0/In2"
            ]
          },
          "axi_mcdma_0_mm2s_ch4_introut": {
            "ports": [
              "axi_mcdma_0/mm2s_ch4_introut",
              "xlconcat_0/In3"
            ]
          },
          "axi_mcdma_0_s2mm_ch1_introut": {
            "ports": [
              "axi_mcdma_0/s2mm_ch1_introut",
              "xlconcat_1/In0"
            ]
          },
          "axi_mcdma_0_s2mm_ch2_introut": {
            "ports": [
              "axi_mcdma_0/s2mm_ch2_introut",
              "xlconcat_1/In1"
            ]
          },
          "axi_mcdma_0_s2mm_ch3_introut": {
            "ports": [
              "axi_mcdma_0/s2mm_ch3_introut",
              "xlconcat_1/In2"
            ]
          },
          "axi_mcdma_0_s2mm_ch4_introut": {
            "ports": [
              "axi_mcdma_0/s2mm_ch4_introut",
              "xlconcat_1/In3"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "xlconcat_2/In0"
            ]
          },
          "util_reduced_logic_1_Res": {
            "ports": [
              "util_reduced_logic_1/Res",
              "xlconcat_2/In1"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_1/Op1"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "zynq_ultra_ps_e_0/pl_ps_irq0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "pl_clk0",
              "axi_mcdma_0/m_axi_mm2s_aclk",
              "axi_mcdma_0/m_axi_s2mm_aclk",
              "axi_mcdma_0/m_axi_sg_aclk",
              "axi_mcdma_0/s_axi_lite_aclk",
              "proc_sys_reset_0/slowest_sync_clk",
              "smartconnect_0/aclk",
              "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
              "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
              "axis_data_fifo_0/m_axis_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn",
              "axi_mcdma_0/axi_resetn",
              "smartconnect_0/aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn1": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "axis_data_fifo_0/s_axis_aclk"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "proj_blk_design_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "proj_blk_design_axi_gpio_1_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "proj_blk_design_axi_gpio_2_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "proj_blk_design_axi_gpio_3_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "proj_blk_design_axi_interconnect_1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "7"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "proj_blk_design_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_s00_regslice_30",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "proj_blk_design_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m00_regslice_14",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m01_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m02_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_1",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m03_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_2",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m03_regslice": {
                "interface_ports": [
                  "m03_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m04_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_3",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m04_regslice": {
                "interface_ports": [
                  "m04_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m05_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_4",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              },
              "auto_cc_to_m05_regslice": {
                "interface_ports": [
                  "m05_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "proj_blk_design_m06_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "proj_blk_design_auto_cc_5",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              },
              "auto_cc_to_m06_regslice": {
                "interface_ports": [
                  "m06_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "proj_blk_design_axis_interconnect_0_0",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "M00_AXIS_HIGHTDEST": {
            "value": "0x000000ff"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_FIFO_DEPTH": {
            "value": "64"
          },
          "S00_FIFO_MODE": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_FIFO_DEPTH": {
            "value": "64"
          },
          "S01_FIFO_MODE": {
            "value": "1"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S01_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "proj_blk_design_xbar_2",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_NUM_CYCLES": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x000000ff"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            }
          },
          "s_arb_req_suppress_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "proj_blk_design_s_arb_req_suppress_concat_17",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "proj_blk_design_s00_regslice_31"
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "proj_blk_design_s00_data_fifo_29",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "64"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "s00_data_fifo/M_AXIS"
                ]
              },
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXIS",
                  "s00_data_fifo/S_AXIS"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "s00_regslice/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK": {
                "ports": [
                  "S_AXIS_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_AXIS_ARESETN": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "s00_regslice/aresetn"
                ]
              },
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_rd_data_count"
                ]
              },
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "s00_data_fifo/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "s00_data_fifo/s_axis_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "proj_blk_design_s01_regslice_16"
              },
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "proj_blk_design_s01_data_fifo_17",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "64"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "xci_name": "proj_blk_design_auto_us_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "64"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  }
                }
              },
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "proj_blk_design_auto_ss_slid_0",
                "parameters": {
                  "M_HAS_TLAST": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "2"
                  },
                  "S_HAS_TLAST": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_auto_ss_slid": {
                "interface_ports": [
                  "auto_us/M_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "s01_regslice/S_AXIS"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "s01_data_fifo/M_AXIS"
                ]
              },
              "auto_ss_slid_to_s01_data_fifo": {
                "interface_ports": [
                  "s01_data_fifo/S_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              },
              "s01_regslice_to_auto_us": {
                "interface_ports": [
                  "s01_regslice/M_AXIS",
                  "auto_us/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK": {
                "ports": [
                  "S_AXIS_ACLK",
                  "s01_regslice/aclk",
                  "auto_us/aclk",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ARESETN": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us/aresetn",
                  "auto_ss_slid/aresetn"
                ]
              },
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "s01_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "s01_data_fifo/axis_rd_data_count"
                ]
              },
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "s01_data_fifo/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "s01_data_fifo/s_axis_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "proj_blk_design_m00_regslice_15"
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "proj_blk_design_auto_ss_slidr_0",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "4"
                  },
                  "M_TID_WIDTH": {
                    "value": "8"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_u": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "proj_blk_design_auto_ss_u_0",
                "parameters": {
                  "M_TUSER_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m00_regslice/M_AXIS"
                ]
              },
              "auto_ss_slidr_to_auto_ss_u": {
                "interface_ports": [
                  "auto_ss_slidr/M_AXIS",
                  "auto_ss_u/S_AXIS"
                ]
              },
              "auto_ss_u_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXIS",
                  "auto_ss_u/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk",
                  "auto_ss_u/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn",
                  "auto_ss_u/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          }
        },
        "nets": {
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN"
            ]
          },
          "s_arb_req_suppress_concat_dout": {
            "ports": [
              "s_arb_req_suppress_concat/dout",
              "xbar/s_req_suppress"
            ]
          },
          "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S00_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In0"
            ]
          },
          "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S01_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In1"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "proj_blk_design_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "102.086"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "115.831"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_JITTER": {
            "value": "90.074"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_200M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_100M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_400M"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "3"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "dfx_decoupler_0": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "proj_blk_design_dfx_decoupler_0_0",
        "parameters": {
          "ALL_PARAMS": {
            "value": "INTF {intf_0 {ID 0 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 2} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}} intf_1 {ID 1 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 2} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}} intf_2 {ID 2 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 2} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}}} IPI_PROP_COUNT 0"
          },
          "GUI_INTERFACE_NAME": {
            "value": "intf_0"
          },
          "GUI_SELECT_INTERFACE": {
            "value": "0"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GUI_SIGNAL_DECOUPLED_0": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_1": {
            "value": "true"
          },
          "GUI_SIGNAL_SELECT_0": {
            "value": "TVALID"
          },
          "GUI_SIGNAL_SELECT_1": {
            "value": "TREADY"
          },
          "GUI_SIGNAL_SELECT_2": {
            "value": "TDATA"
          },
          "GUI_SIGNAL_SELECT_3": {
            "value": "TUSER"
          },
          "GUI_SIGNAL_SELECT_4": {
            "value": "TLAST"
          },
          "GUI_SIGNAL_SELECT_5": {
            "value": "TID"
          },
          "GUI_SIGNAL_SELECT_6": {
            "value": "TDEST"
          },
          "GUI_SIGNAL_SELECT_7": {
            "value": "TSTRB"
          },
          "GUI_SIGNAL_SELECT_8": {
            "value": "TKEEP"
          }
        }
      },
      "dfx_decoupler_1": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "proj_blk_design_dfx_decoupler_1_0",
        "parameters": {
          "ALL_PARAMS": {
            "value": "INTF {intf_0 {ID 0 VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL axi4lite SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 40} AWLEN {PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 40} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RUSER {PRESENT 0 WIDTH 0}}}} IPI_PROP_COUNT 26"
          },
          "GUI_INTERFACE_NAME": {
            "value": "intf_0"
          },
          "GUI_INTERFACE_PROTOCOL": {
            "value": "axi4lite"
          },
          "GUI_SELECT_INTERFACE": {
            "value": "0"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "GUI_SIGNAL_DECOUPLED_0": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_1": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_2": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_3": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_4": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_5": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_6": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_7": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_8": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_9": {
            "value": "true"
          },
          "GUI_SIGNAL_SELECT_0": {
            "value": "ARVALID"
          },
          "GUI_SIGNAL_SELECT_1": {
            "value": "ARREADY"
          },
          "GUI_SIGNAL_SELECT_2": {
            "value": "AWVALID"
          },
          "GUI_SIGNAL_SELECT_3": {
            "value": "AWREADY"
          },
          "GUI_SIGNAL_SELECT_4": {
            "value": "BVALID"
          },
          "GUI_SIGNAL_SELECT_5": {
            "value": "BREADY"
          },
          "GUI_SIGNAL_SELECT_6": {
            "value": "RVALID"
          },
          "GUI_SIGNAL_SELECT_7": {
            "value": "RREADY"
          },
          "GUI_SIGNAL_SELECT_8": {
            "value": "WVALID"
          },
          "GUI_SIGNAL_SELECT_9": {
            "value": "WREADY"
          }
        },
        "addressing": {
          "interface_ports": {
            "rp_intf_0": {
              "mode": "Slave",
              "bridges": [
                "s_intf_0"
              ]
            }
          }
        }
      },
      "dfx_decoupler_2": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "proj_blk_design_dfx_decoupler_2_0",
        "parameters": {
          "ALL_PARAMS": {
            "value": "INTF {intf_0 {ID 0 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 4} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}} intf_1 {ID 1 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 4} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}}} IPI_PROP_COUNT 0"
          },
          "GUI_INTERFACE_NAME": {
            "value": "intf_0"
          },
          "GUI_SELECT_INTERFACE": {
            "value": "0"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GUI_SIGNAL_DECOUPLED_0": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_1": {
            "value": "true"
          },
          "GUI_SIGNAL_SELECT_0": {
            "value": "TVALID"
          },
          "GUI_SIGNAL_SELECT_1": {
            "value": "TREADY"
          },
          "GUI_SIGNAL_SELECT_2": {
            "value": "TDATA"
          },
          "GUI_SIGNAL_SELECT_3": {
            "value": "TUSER"
          },
          "GUI_SIGNAL_SELECT_4": {
            "value": "TLAST"
          },
          "GUI_SIGNAL_SELECT_5": {
            "value": "TID"
          },
          "GUI_SIGNAL_SELECT_6": {
            "value": "TDEST"
          },
          "GUI_SIGNAL_SELECT_7": {
            "value": "TSTRB"
          },
          "GUI_SIGNAL_SELECT_8": {
            "value": "TKEEP"
          }
        }
      },
      "dfx_decoupler_3": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "proj_blk_design_dfx_decoupler_3_0",
        "parameters": {
          "ALL_PARAMS": {
            "value": "INTF {intf_0 {ID 0 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 4} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}} intf_1 {ID 1 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 512} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 1 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 1 WIDTH 4} TSTRB {PRESENT 0 WIDTH 64} TKEEP {PRESENT 1 WIDTH 64}}} intf_2 {ID 2 VLNV xilinx.com:interface:axis_rtl:1.0 SIGNALS {TVALID {PRESENT 1 WIDTH 1} TREADY {PRESENT 1 WIDTH 1} TDATA {PRESENT 1 WIDTH 48} TUSER {PRESENT 0 WIDTH 0} TLAST {PRESENT 0 WIDTH 1} TID {PRESENT 0 WIDTH 0} TDEST {PRESENT 0 WIDTH 0} TSTRB {PRESENT 0 WIDTH 6} TKEEP {PRESENT 0 WIDTH 6}}}} IPI_PROP_COUNT 0"
          },
          "GUI_INTERFACE_NAME": {
            "value": "intf_0"
          },
          "GUI_SELECT_INTERFACE": {
            "value": "0"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GUI_SIGNAL_DECOUPLED_0": {
            "value": "true"
          },
          "GUI_SIGNAL_DECOUPLED_1": {
            "value": "true"
          },
          "GUI_SIGNAL_SELECT_0": {
            "value": "TVALID"
          },
          "GUI_SIGNAL_SELECT_1": {
            "value": "TREADY"
          },
          "GUI_SIGNAL_SELECT_2": {
            "value": "TDATA"
          },
          "GUI_SIGNAL_SELECT_3": {
            "value": "TUSER"
          },
          "GUI_SIGNAL_SELECT_4": {
            "value": "TLAST"
          },
          "GUI_SIGNAL_SELECT_5": {
            "value": "TID"
          },
          "GUI_SIGNAL_SELECT_6": {
            "value": "TDEST"
          },
          "GUI_SIGNAL_SELECT_7": {
            "value": "TSTRB"
          },
          "GUI_SIGNAL_SELECT_8": {
            "value": "TKEEP"
          }
        }
      },
      "from_MAC00_is_MAC0": {
        "interface_ports": {
          "S_AXIS_00": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "usr_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "i_stat_tx_pause_valid_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_pause_req_0": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_resend_pause_0": {
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk_0": {
            "type": "clk",
            "direction": "I"
          },
          "port0_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_axis_data_fifo_1_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "PROG_EMPTY_THRESH": {
                "value": "300"
              },
              "PROG_FULL_THRESH": {
                "value": "800"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_1",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "32"
              },
              "M00_FIFO_MODE": {
                "value": "0"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "256"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_33"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_31",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_us_1",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "64"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "8"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_6"
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_us": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  },
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_us/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_us/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "mac_traffic_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_traffic_control:1.0",
            "xci_name": "proj_blk_design_mac_traffic_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_traffic_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m0_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m1_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_TData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_TKeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_TLast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_TValid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_TReady",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "fifo_prog_full": {
                "direction": "I"
              }
            }
          },
          "MAC_RX_out_logic_0": {
            "vlnv": "xilinx.com:module_ref:MAC_RX_out_logic:1.0",
            "xci_name": "proj_blk_design_MAC_RX_out_logic_0_0",
            "parameters": {
              "TDEST_VALUE": {
                "value": "\"00\""
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MAC_RX_out_logic",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "mac_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_flow_control:1.0",
            "xci_name": "proj_blk_design_mac_flow_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_flow_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s00_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_00",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i_fifo_full": {
                "direction": "I"
              },
              "i_stat_tx_pause_valid": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "o_fifo_full_ila": {
                "direction": "O"
              },
              "o_ctl_tx_pause_req": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "o_ctl_tx_resend_pause": {
                "direction": "O"
              }
            }
          },
          "mode_selection_MAC0": {
            "vlnv": "xilinx.com:module_ref:mode_selection:1.0",
            "xci_name": "proj_blk_design_mode_selection_MAC0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mode_selection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_i": {
                "direction": "I",
                "left": "1",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "mac_traffic_control_0_m0_axis": {
            "interface_ports": [
              "mac_traffic_control_0/m0_axis",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "S_AXIS_00_1": {
            "interface_ports": [
              "S_AXIS_00",
              "mac_traffic_control_0/s_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "m1_axis",
              "mode_selection_MAC0/m1_axis"
            ]
          },
          "MAC_RX_out_logic_0_m_axis": {
            "interface_ports": [
              "MAC_RX_out_logic_0/m_axis",
              "mode_selection_MAC0/s_axis"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m0_axis",
              "mode_selection_MAC0/m0_axis"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "MAC_RX_out_logic_0/s_axis"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "mac_flow_control_0/i_fifo_full"
            ]
          },
          "axis_data_fifo_1_prog_full": {
            "ports": [
              "axis_data_fifo_1/prog_full",
              "mac_traffic_control_0/fifo_prog_full"
            ]
          },
          "axis_data_fifo_1_prog_empty": {
            "ports": [
              "axis_data_fifo_1/prog_empty",
              "util_vector_logic_1/Op1"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "MAC_RX_out_logic_0/s_axis_aclk",
              "MAC_RX_out_logic_0/m_axis_aclk",
              "mode_selection_MAC0/clk"
            ]
          },
          "Net": {
            "ports": [
              "usr_resetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "MAC_RX_out_logic_0/s_axis_aresetn",
              "mode_selection_MAC0/rst_n"
            ]
          },
          "i_stat_tx_pause_valid_0_1": {
            "ports": [
              "i_stat_tx_pause_valid_0",
              "mac_flow_control_0/i_stat_tx_pause_valid"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_pause_req": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_pause_req",
              "o_ctl_tx_pause_req_0"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_resend_pause": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_resend_pause",
              "o_ctl_tx_resend_pause_0"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_1/s_axis_aresetn",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "mac_traffic_control_0/rst_n",
              "mac_flow_control_0/s00_axi_aresetn"
            ]
          },
          "s_axis_aclk_0_1": {
            "ports": [
              "s_axis_aclk_0",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_data_fifo_1/s_axis_aclk",
              "mac_traffic_control_0/clk",
              "mac_flow_control_0/s00_axi_aclk",
              "mac_flow_control_0/m00_axi_aclk"
            ]
          },
          "port0_mode_1": {
            "ports": [
              "port0_mode",
              "mode_selection_MAC0/mode_select_i"
            ]
          }
        }
      },
      "from_ps": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "m1_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "demux_logic_0": {
            "vlnv": "xilinx.com:module_ref:demux_logic:1.0",
            "xci_name": "proj_blk_design_demux_logic_0_0",
            "parameters": {
              "TDATA_WIDTH": {
                "value": "512"
              },
              "TDEST_SIZE": {
                "value": "4"
              },
              "TKEEP_WIDTH": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "demux_logic",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m0_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m1_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m1_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "demux_en": {
                "direction": "I"
              }
            }
          },
          "fifo_PS_to_Cntrl_VLAN": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_fifo_PS_to_Cntrl_VLAN_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              },
              "TDEST_WIDTH": {
                "value": "4"
              },
              "TID_WIDTH": {
                "value": "8"
              },
              "TUSER_WIDTH": {
                "value": "16"
              }
            }
          },
          "fifo_CNTRL_VLAN_to_MAC3": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_fifo_CNTRL_VLAN_to_MAC3_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              }
            }
          },
          "Control_VLAN_PUSH_0": {
            "vlnv": "xilinx.com:module_ref:Control_VLAN_PUSH:1.0",
            "xci_name": "proj_blk_design_Control_VLAN_PUSH_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Control_VLAN_PUSH",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "egress_flag": {
                "direction": "O"
              }
            }
          },
          "fifo_CNTRL_VLAN_to_MAC2": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_fifo_CNTRL_VLAN_to_MAC2_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              }
            }
          }
        },
        "interface_nets": {
          "Control_VLAN_PUSH_0_m_axis": {
            "interface_ports": [
              "Control_VLAN_PUSH_0/m_axis",
              "demux_logic_0/s_axis"
            ]
          },
          "PS_M_AXIS_MM2S": {
            "interface_ports": [
              "S_AXIS",
              "fifo_PS_to_Cntrl_VLAN/S_AXIS"
            ]
          },
          "fifo_CNTRL_VLAN_to_MAC2_M_AXIS": {
            "interface_ports": [
              "M_AXIS1",
              "fifo_CNTRL_VLAN_to_MAC2/M_AXIS"
            ]
          },
          "fifo_CNTRL_VLAN_to_MAC3_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "fifo_CNTRL_VLAN_to_MAC3/M_AXIS"
            ]
          }
        },
        "nets": {
          "Control_VLAN_PUSH_0_egress_flag": {
            "ports": [
              "Control_VLAN_PUSH_0/egress_flag",
              "demux_logic_0/demux_en"
            ]
          },
          "demux_logic_0_m0_axis_tvalid": {
            "ports": [
              "demux_logic_0/m0_axis_tvalid",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_tvalid"
            ]
          },
          "fifo_CNTRL_VLAN_to_MAC2_s_axis_tready": {
            "ports": [
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_tready",
              "demux_logic_0/m0_axis_tready"
            ]
          },
          "demux_logic_0_m0_axis_tlast": {
            "ports": [
              "demux_logic_0/m0_axis_tlast",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_tlast"
            ]
          },
          "demux_logic_0_m0_axis_tdata": {
            "ports": [
              "demux_logic_0/m0_axis_tdata",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_tdata"
            ]
          },
          "demux_logic_0_m0_axis_tkeep": {
            "ports": [
              "demux_logic_0/m0_axis_tkeep",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_tkeep"
            ]
          },
          "demux_logic_0_m1_axis_tvalid": {
            "ports": [
              "demux_logic_0/m1_axis_tvalid",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_tvalid"
            ]
          },
          "fifo_CNTRL_VLAN_to_MAC3_s_axis_tready": {
            "ports": [
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_tready",
              "demux_logic_0/m1_axis_tready"
            ]
          },
          "demux_logic_0_m1_axis_tlast": {
            "ports": [
              "demux_logic_0/m1_axis_tlast",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_tlast"
            ]
          },
          "demux_logic_0_m1_axis_tdata": {
            "ports": [
              "demux_logic_0/m1_axis_tdata",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_tdata"
            ]
          },
          "demux_logic_0_m1_axis_tkeep": {
            "ports": [
              "demux_logic_0/m1_axis_tkeep",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_tkeep"
            ]
          },
          "fifo_PS_to_Cntrl_VLAN_m_axis_tvalid": {
            "ports": [
              "fifo_PS_to_Cntrl_VLAN/m_axis_tvalid",
              "Control_VLAN_PUSH_0/s_axis_tvalid"
            ]
          },
          "Control_VLAN_PUSH_0_s_axis_tready": {
            "ports": [
              "Control_VLAN_PUSH_0/s_axis_tready",
              "fifo_PS_to_Cntrl_VLAN/m_axis_tready"
            ]
          },
          "fifo_PS_to_Cntrl_VLAN_m_axis_tdata": {
            "ports": [
              "fifo_PS_to_Cntrl_VLAN/m_axis_tdata",
              "Control_VLAN_PUSH_0/s_axis_tdata"
            ]
          },
          "fifo_PS_to_Cntrl_VLAN_m_axis_tkeep": {
            "ports": [
              "fifo_PS_to_Cntrl_VLAN/m_axis_tkeep",
              "Control_VLAN_PUSH_0/s_axis_tkeep"
            ]
          },
          "fifo_PS_to_Cntrl_VLAN_m_axis_tlast": {
            "ports": [
              "fifo_PS_to_Cntrl_VLAN/m_axis_tlast",
              "Control_VLAN_PUSH_0/s_axis_tlast"
            ]
          },
          "fifo_PS_to_Cntrl_VLAN_m_axis_tdest": {
            "ports": [
              "fifo_PS_to_Cntrl_VLAN/m_axis_tdest",
              "Control_VLAN_PUSH_0/s_axis_tdest"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "m1_axis_aclk",
              "demux_logic_0/m1_axis_aclk",
              "demux_logic_0/m0_axis_aclk",
              "Control_VLAN_PUSH_0/m_axis_aclk",
              "Control_VLAN_PUSH_0/s_axis_aclk",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_aclk",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_aclk",
              "fifo_PS_to_Cntrl_VLAN/m_axis_aclk",
              "demux_logic_0/s_axis_aclk"
            ]
          },
          "clk_wiz_0_locked1": {
            "ports": [
              "s_axis_aresetn",
              "fifo_PS_to_Cntrl_VLAN/s_axis_aresetn",
              "Control_VLAN_PUSH_0/s_axis_aresetn",
              "fifo_CNTRL_VLAN_to_MAC3/s_axis_aresetn",
              "fifo_CNTRL_VLAN_to_MAC2/s_axis_aresetn",
              "demux_logic_0/s_axis_aresetn"
            ]
          },
          "qdma_axi_aclk": {
            "ports": [
              "s_axis_aclk",
              "fifo_PS_to_Cntrl_VLAN/s_axis_aclk"
            ]
          }
        }
      },
      "to_MAC00_is_MAC0": {
        "interface_ports": {
          "m_axis_01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "tx_clk_01": {
            "type": "clk",
            "direction": "I"
          },
          "stat_rx_pause_req_01_i": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "user_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "tx_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:tx_flow_control:1.0",
            "xci_name": "proj_blk_design_tx_flow_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tx_flow_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_00",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_00",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_00",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_00",
                    "value_src": "default_prop"
                  }
                }
              },
              "tready_frm_flow_cntrl_ila": {
                "direction": "O"
              },
              "tready_frm_flow_cntrl": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "proj_blk_design_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_5",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "256"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M01_FIFO_DEPTH": {
                "value": "512"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_FIFO_DEPTH": {
                "value": "64"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "64"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              },
              "S02_FIFO_DEPTH": {
                "value": "512"
              },
              "S02_FIFO_MODE": {
                "value": "1"
              },
              "S02_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "proj_blk_design_xbar_3",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "3"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_NUM_CYCLES": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "proj_blk_design_s_arb_req_suppress_concat_19",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_34"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_32",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "s00_data_fifo/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s01_regslice_18"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s01_data_fifo_19",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_1",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "2"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_m00_data_fifo_12",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_m00_regslice_16"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_7"
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ds_0",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "8"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "64"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slidr_1",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "m00_regslice/M_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  },
                  "auto_ds_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "m00_regslice/aclk",
                      "auto_cc/m_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "m00_regslice/aresetn",
                      "auto_cc/m_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "tx_flow_control_0/s_axis"
            ]
          },
          "S00_AXIS_1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "tx_flow_control_0_m_axis": {
            "interface_ports": [
              "m_axis_01",
              "tx_flow_control_0/m_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "tx_flow_control_0/tready_frm_flow_cntrl"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          },
          "M00_AXIS_ARESETN_0_1": {
            "ports": [
              "s_axis_aresetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "tx_flow_control_0/s_axis_aresetn"
            ]
          },
          "M00_AXIS_ACLK_0_1": {
            "ports": [
              "tx_clk_01",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "tx_flow_control_0/m_axis_aclk",
              "tx_flow_control_0/s_axis_aclk"
            ]
          },
          "Din_0_1": {
            "ports": [
              "stat_rx_pause_req_01_i",
              "xlslice_0/Din"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK"
            ]
          },
          "Net": {
            "ports": [
              "user_aresetn",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN"
            ]
          }
        }
      },
      "to_MAC01_is_MAC2": {
        "interface_ports": {
          "m_axis_01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "tx_clk_01": {
            "type": "clk",
            "direction": "I"
          },
          "stat_rx_pause_req_01_i": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "user_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "tx_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:tx_flow_control:1.0",
            "xci_name": "proj_blk_design_tx_flow_control_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tx_flow_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_01",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_01",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_01",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_01",
                    "value_src": "default_prop"
                  }
                }
              },
              "tready_frm_flow_cntrl_ila": {
                "direction": "O"
              },
              "tready_frm_flow_cntrl": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "proj_blk_design_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_5",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_6",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "256"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "0"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M01_FIFO_DEPTH": {
                "value": "512"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S00_FIFO_DEPTH": {
                "value": "64"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "64"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              },
              "S02_FIFO_DEPTH": {
                "value": "64"
              },
              "S02_FIFO_MODE": {
                "value": "1"
              },
              "S02_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S02_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "proj_blk_design_xbar_4",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "3"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_NUM_CYCLES": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "proj_blk_design_s_arb_req_suppress_concat_20",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_35"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_33",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_2",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s01_regslice_19"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s01_data_fifo_20",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  },
                  "s01_regslice_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "s01_data_fifo/S_AXIS"
                    ]
                  },
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s02_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s02_regslice_6"
                  },
                  "s02_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s02_data_fifo_6",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_3",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "2"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s02_regslice/S_AXIS"
                    ]
                  },
                  "s02_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s02_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "s02_data_fifo_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s02_data_fifo/M_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s02_data_fifo": {
                    "interface_ports": [
                      "s02_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s02_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s02_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s02_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s02_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_m00_data_fifo_13",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_8"
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ds_1",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "8"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "64"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slidr_2",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "auto_ds_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "axis_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              },
              "s02_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S02_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In2"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S02_AXIS_ACLK_1": {
                "ports": [
                  "S02_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK"
                ]
              },
              "S02_AXIS_ARESETN_1": {
                "ports": [
                  "S02_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "tx_flow_control_0/s_axis"
            ]
          },
          "S01_AXIS_1": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S02_AXIS",
              "axis_interconnect_0/S02_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "tx_flow_control_0_m_axis": {
            "interface_ports": [
              "m_axis_01",
              "tx_flow_control_0/m_axis"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "tx_flow_control_0/tready_frm_flow_cntrl"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          },
          "M00_AXIS_ARESETN_0_1": {
            "ports": [
              "s_axis_aresetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "tx_flow_control_0/s_axis_aresetn"
            ]
          },
          "M00_AXIS_ACLK_0_1": {
            "ports": [
              "tx_clk_01",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "tx_flow_control_0/m_axis_aclk",
              "tx_flow_control_0/s_axis_aclk"
            ]
          },
          "Din_0_1": {
            "ports": [
              "stat_rx_pause_req_01_i",
              "xlslice_0/Din"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK",
              "axis_interconnect_0/S02_AXIS_ACLK"
            ]
          },
          "Net": {
            "ports": [
              "user_aresetn",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN",
              "axis_interconnect_0/S02_AXIS_ARESETN"
            ]
          }
        }
      },
      "to_MAC11_is_MAC3": {
        "interface_ports": {
          "m_axis_01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "tx_clk_11": {
            "type": "clk",
            "direction": "I"
          },
          "stat_rx_pause_req_11_i": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "user_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "tx_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:tx_flow_control:1.0",
            "xci_name": "proj_blk_design_tx_flow_control_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tx_flow_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_11",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_11",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_11",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_11",
                    "value_src": "default_prop"
                  }
                }
              },
              "tready_frm_flow_cntrl_ila": {
                "direction": "O"
              },
              "tready_frm_flow_cntrl": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "proj_blk_design_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_6",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_7",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "256"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M01_FIFO_DEPTH": {
                "value": "512"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S00_FIFO_DEPTH": {
                "value": "64"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "64"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              },
              "S02_FIFO_DEPTH": {
                "value": "64"
              },
              "S02_FIFO_MODE": {
                "value": "1"
              },
              "S02_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S02_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "proj_blk_design_xbar_5",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "3"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_NUM_CYCLES": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "proj_blk_design_s_arb_req_suppress_concat_21",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_36"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_34",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_4",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_slid_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s01_regslice_20"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s01_data_fifo_21",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  },
                  "s01_regslice_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "s01_data_fifo/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s02_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s02_regslice_7"
                  },
                  "s02_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s02_data_fifo_7",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_5",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "2"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s02_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "s02_couplers_to_s02_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s02_regslice/S_AXIS"
                    ]
                  },
                  "s02_data_fifo_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s02_data_fifo/M_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s02_data_fifo": {
                    "interface_ports": [
                      "s02_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s02_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s02_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s02_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s02_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_m00_data_fifo_14",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_m00_regslice_17"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_9"
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ds_2",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "8"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "64"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slidr_3",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "m00_regslice/M_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "m00_regslice/aclk",
                      "auto_cc/m_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "m00_regslice/aresetn",
                      "auto_cc/m_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              },
              "s02_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S02_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In2"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S02_AXIS_ACLK_1": {
                "ports": [
                  "S02_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK"
                ]
              },
              "S02_AXIS_ARESETN_1": {
                "ports": [
                  "S02_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "tx_flow_control_0/s_axis"
            ]
          },
          "S01_AXIS_1": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS"
            ]
          },
          "tx_flow_control_0_m_axis": {
            "interface_ports": [
              "m_axis_01",
              "tx_flow_control_0/m_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S02_AXIS",
              "axis_interconnect_0/S02_AXIS"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "tx_flow_control_0/tready_frm_flow_cntrl"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          },
          "M00_AXIS_ARESETN_0_1": {
            "ports": [
              "s_axis_aresetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "tx_flow_control_0/s_axis_aresetn"
            ]
          },
          "M00_AXIS_ACLK_0_1": {
            "ports": [
              "tx_clk_11",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "tx_flow_control_0/m_axis_aclk",
              "tx_flow_control_0/s_axis_aclk"
            ]
          },
          "Din_0_1": {
            "ports": [
              "stat_rx_pause_req_11_i",
              "xlslice_0/Din"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK",
              "axis_interconnect_0/S02_AXIS_ACLK"
            ]
          },
          "Net": {
            "ports": [
              "user_aresetn",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN",
              "axis_interconnect_0/S02_AXIS_ARESETN"
            ]
          }
        }
      },
      "to_MAC10_is_MAC1": {
        "interface_ports": {
          "m_axis_01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "tx_clk_01": {
            "type": "clk",
            "direction": "I"
          },
          "stat_rx_pause_req_01_i": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "user_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "tx_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:tx_flow_control:1.0",
            "xci_name": "proj_blk_design_tx_flow_control_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tx_flow_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_10",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_10",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_10",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_tx_aclk_10",
                    "value_src": "default_prop"
                  }
                }
              },
              "tready_frm_flow_cntrl_ila": {
                "direction": "O"
              },
              "tready_frm_flow_cntrl": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "proj_blk_design_xlslice_0_3",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_7",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_8",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "3"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "256"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M01_FIFO_DEPTH": {
                "value": "512"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_FIFO_DEPTH": {
                "value": "64"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "64"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              },
              "S02_FIFO_DEPTH": {
                "value": "512"
              },
              "S02_FIFO_MODE": {
                "value": "1"
              },
              "S02_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "proj_blk_design_xbar_6",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "3"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_NUM_CYCLES": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "proj_blk_design_s_arb_req_suppress_concat_22",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_37"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_35",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_regslice_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "s00_data_fifo/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s01_regslice_21"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s01_data_fifo_22",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "64"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slid_6",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "4"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "2"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  },
                  "s01_regslice_to_auto_ss_slid": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_m00_data_fifo_15",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_m00_regslice_18"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_10"
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ds_3",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "8"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "64"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "proj_blk_design_auto_ss_slidr_4",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "m00_regslice/M_AXIS"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "m00_regslice/aclk",
                      "auto_cc/m_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "m00_regslice/aresetn",
                      "auto_cc/m_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXIS_1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "tx_flow_control_0/s_axis"
            ]
          },
          "tx_flow_control_0_m_axis": {
            "interface_ports": [
              "m_axis_01",
              "tx_flow_control_0/m_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "tx_flow_control_0/tready_frm_flow_cntrl"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          },
          "M00_AXIS_ARESETN_0_1": {
            "ports": [
              "s_axis_aresetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "tx_flow_control_0/s_axis_aresetn"
            ]
          },
          "M00_AXIS_ACLK_0_1": {
            "ports": [
              "tx_clk_01",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "tx_flow_control_0/m_axis_aclk",
              "tx_flow_control_0/s_axis_aclk"
            ]
          },
          "Din_0_1": {
            "ports": [
              "stat_rx_pause_req_01_i",
              "xlslice_0/Din"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK"
            ]
          },
          "Net": {
            "ports": [
              "user_aresetn",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN"
            ]
          }
        }
      },
      "from_MAC10_is_MAC1": {
        "interface_ports": {
          "S_AXIS_00": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "usr_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "i_stat_tx_pause_valid_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_pause_req_0": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_resend_pause_0": {
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk_0": {
            "type": "clk",
            "direction": "I"
          },
          "port0_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_axis_data_fifo_1_8",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "PROG_EMPTY_THRESH": {
                "value": "300"
              },
              "PROG_FULL_THRESH": {
                "value": "800"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_8",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_9",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "32"
              },
              "M00_FIFO_MODE": {
                "value": "0"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "256"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_38"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_36",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_us_2",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "64"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "8"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_11"
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_us": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_us/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_us/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "mac_traffic_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_traffic_control:1.0",
            "xci_name": "proj_blk_design_mac_traffic_control_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_traffic_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m0_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m1_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_TData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_TKeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_TLast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_TValid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_TReady",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "fifo_prog_full": {
                "direction": "I"
              }
            }
          },
          "MAC_RX_out_logic_0": {
            "vlnv": "xilinx.com:module_ref:MAC_RX_out_logic:1.0",
            "xci_name": "proj_blk_design_MAC_RX_out_logic_0_4",
            "parameters": {
              "TDEST_VALUE": {
                "value": "\"01\""
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MAC_RX_out_logic",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "mac_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_flow_control:1.0",
            "xci_name": "proj_blk_design_mac_flow_control_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_flow_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s00_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_10",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i_fifo_full": {
                "direction": "I"
              },
              "i_stat_tx_pause_valid": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "o_fifo_full_ila": {
                "direction": "O"
              },
              "o_ctl_tx_pause_req": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "o_ctl_tx_resend_pause": {
                "direction": "O"
              }
            }
          },
          "mode_selection_MAC0": {
            "vlnv": "xilinx.com:module_ref:mode_selection:1.0",
            "xci_name": "proj_blk_design_mode_selection_MAC0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mode_selection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_i": {
                "direction": "I",
                "left": "1",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "m0_axis",
              "mode_selection_MAC0/m0_axis"
            ]
          },
          "S_AXIS_00_1": {
            "interface_ports": [
              "S_AXIS_00",
              "mac_traffic_control_0/s_axis"
            ]
          },
          "mac_traffic_control_0_m0_axis": {
            "interface_ports": [
              "mac_traffic_control_0/m0_axis",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "m1_axis",
              "mode_selection_MAC0/m1_axis"
            ]
          },
          "MAC_RX_out_logic_0_m_axis": {
            "interface_ports": [
              "MAC_RX_out_logic_0/m_axis",
              "mode_selection_MAC0/s_axis"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "MAC_RX_out_logic_0/s_axis"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "mac_flow_control_0/i_fifo_full"
            ]
          },
          "axis_data_fifo_1_prog_full": {
            "ports": [
              "axis_data_fifo_1/prog_full",
              "mac_traffic_control_0/fifo_prog_full"
            ]
          },
          "axis_data_fifo_1_prog_empty": {
            "ports": [
              "axis_data_fifo_1/prog_empty",
              "util_vector_logic_1/Op1"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "MAC_RX_out_logic_0/s_axis_aclk",
              "MAC_RX_out_logic_0/m_axis_aclk",
              "mode_selection_MAC0/clk"
            ]
          },
          "Net": {
            "ports": [
              "usr_resetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "MAC_RX_out_logic_0/s_axis_aresetn",
              "mode_selection_MAC0/rst_n"
            ]
          },
          "i_stat_tx_pause_valid_0_1": {
            "ports": [
              "i_stat_tx_pause_valid_0",
              "mac_flow_control_0/i_stat_tx_pause_valid"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_pause_req": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_pause_req",
              "o_ctl_tx_pause_req_0"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_resend_pause": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_resend_pause",
              "o_ctl_tx_resend_pause_0"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_1/s_axis_aresetn",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "mac_traffic_control_0/rst_n",
              "mac_flow_control_0/s00_axi_aresetn"
            ]
          },
          "s_axis_aclk_0_1": {
            "ports": [
              "s_axis_aclk_0",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_data_fifo_1/s_axis_aclk",
              "mac_traffic_control_0/clk",
              "mac_flow_control_0/s00_axi_aclk",
              "mac_flow_control_0/m00_axi_aclk"
            ]
          },
          "port0_mode_1": {
            "ports": [
              "port0_mode",
              "mode_selection_MAC0/mode_select_i"
            ]
          }
        }
      },
      "from_MAC01_is_MAC2": {
        "interface_ports": {
          "S_AXIS_00": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "usr_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "i_stat_tx_pause_valid_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_pause_req_0": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_resend_pause_0": {
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk_0": {
            "type": "clk",
            "direction": "I"
          },
          "port0_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_axis_data_fifo_1_9",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "PROG_EMPTY_THRESH": {
                "value": "300"
              },
              "PROG_FULL_THRESH": {
                "value": "800"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_9",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_10",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "32"
              },
              "M00_FIFO_MODE": {
                "value": "0"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "256"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_39"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_37",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_us_3",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "64"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "8"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_12"
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_us": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_us/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_us/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "mac_traffic_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_traffic_control:1.0",
            "xci_name": "proj_blk_design_mac_traffic_control_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_traffic_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m0_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m1_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_TData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_TKeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_TLast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_TValid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_TReady",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "fifo_prog_full": {
                "direction": "I"
              }
            }
          },
          "MAC_RX_out_logic_0": {
            "vlnv": "xilinx.com:module_ref:MAC_RX_out_logic:1.0",
            "xci_name": "proj_blk_design_MAC_RX_out_logic_0_5",
            "parameters": {
              "TDEST_VALUE": {
                "value": "\"10\""
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MAC_RX_out_logic",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "mac_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_flow_control:1.0",
            "xci_name": "proj_blk_design_mac_flow_control_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_flow_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s00_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_01",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i_fifo_full": {
                "direction": "I"
              },
              "i_stat_tx_pause_valid": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "o_fifo_full_ila": {
                "direction": "O"
              },
              "o_ctl_tx_pause_req": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "o_ctl_tx_resend_pause": {
                "direction": "O"
              }
            }
          },
          "mode_selection_MAC0": {
            "vlnv": "xilinx.com:module_ref:mode_selection:1.0",
            "xci_name": "proj_blk_design_mode_selection_MAC0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mode_selection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_i": {
                "direction": "I",
                "left": "1",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "m1_axis",
              "mode_selection_MAC0/m1_axis"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "MAC_RX_out_logic_0/s_axis"
            ]
          },
          "MAC_RX_out_logic_0_m_axis": {
            "interface_ports": [
              "MAC_RX_out_logic_0/m_axis",
              "mode_selection_MAC0/s_axis"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m0_axis",
              "mode_selection_MAC0/m0_axis"
            ]
          },
          "S_AXIS_00_1": {
            "interface_ports": [
              "S_AXIS_00",
              "mac_traffic_control_0/s_axis"
            ]
          },
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "mac_traffic_control_0_m0_axis": {
            "interface_ports": [
              "mac_traffic_control_0/m0_axis",
              "axis_data_fifo_1/S_AXIS"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "mac_flow_control_0/i_fifo_full"
            ]
          },
          "axis_data_fifo_1_prog_full": {
            "ports": [
              "axis_data_fifo_1/prog_full",
              "mac_traffic_control_0/fifo_prog_full"
            ]
          },
          "axis_data_fifo_1_prog_empty": {
            "ports": [
              "axis_data_fifo_1/prog_empty",
              "util_vector_logic_1/Op1"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "MAC_RX_out_logic_0/s_axis_aclk",
              "MAC_RX_out_logic_0/m_axis_aclk",
              "mode_selection_MAC0/clk"
            ]
          },
          "Net": {
            "ports": [
              "usr_resetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "MAC_RX_out_logic_0/s_axis_aresetn",
              "mode_selection_MAC0/rst_n"
            ]
          },
          "i_stat_tx_pause_valid_0_1": {
            "ports": [
              "i_stat_tx_pause_valid_0",
              "mac_flow_control_0/i_stat_tx_pause_valid"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_pause_req": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_pause_req",
              "o_ctl_tx_pause_req_0"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_resend_pause": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_resend_pause",
              "o_ctl_tx_resend_pause_0"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_1/s_axis_aresetn",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "mac_traffic_control_0/rst_n",
              "mac_flow_control_0/s00_axi_aresetn"
            ]
          },
          "s_axis_aclk_0_1": {
            "ports": [
              "s_axis_aclk_0",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_data_fifo_1/s_axis_aclk",
              "mac_traffic_control_0/clk",
              "mac_flow_control_0/s00_axi_aclk",
              "mac_flow_control_0/m00_axi_aclk"
            ]
          },
          "port0_mode_1": {
            "ports": [
              "port0_mode",
              "mode_selection_MAC0/mode_select_i"
            ]
          }
        }
      },
      "from_MAC11_is_MAC3": {
        "interface_ports": {
          "S_AXIS_00": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "usr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "usr_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "i_stat_tx_pause_valid_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_pause_req_0": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_resend_pause_0": {
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk_0": {
            "type": "clk",
            "direction": "I"
          },
          "port0_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "proj_blk_design_axis_data_fifo_1_10",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "PROG_EMPTY_THRESH": {
                "value": "300"
              },
              "PROG_FULL_THRESH": {
                "value": "800"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "proj_blk_design_util_vector_logic_1_10",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "proj_blk_design_axis_interconnect_0_11",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "32"
              },
              "M00_FIFO_MODE": {
                "value": "0"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "256"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "proj_blk_design_s00_regslice_40"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "proj_blk_design_s00_data_fifo_38",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "proj_blk_design_auto_us_4",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "64"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "8"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "proj_blk_design_auto_cc_13"
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_us": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_us/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_us/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "mac_traffic_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_traffic_control:1.0",
            "xci_name": "proj_blk_design_mac_traffic_control_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_traffic_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m0_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m1_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_TData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_TKeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_TLast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_TValid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_TReady",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "fifo_prog_full": {
                "direction": "I"
              }
            }
          },
          "MAC_RX_out_logic_0": {
            "vlnv": "xilinx.com:module_ref:MAC_RX_out_logic:1.0",
            "xci_name": "proj_blk_design_MAC_RX_out_logic_0_6",
            "parameters": {
              "TDEST_VALUE": {
                "value": "\"11\""
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MAC_RX_out_logic",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "mac_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_flow_control:1.0",
            "xci_name": "proj_blk_design_mac_flow_control_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_flow_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s00_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_rx_aclk_11",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i_fifo_full": {
                "direction": "I"
              },
              "i_stat_tx_pause_valid": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "o_fifo_full_ila": {
                "direction": "O"
              },
              "o_ctl_tx_pause_req": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "o_ctl_tx_resend_pause": {
                "direction": "O"
              }
            }
          },
          "mode_selection_MAC0": {
            "vlnv": "xilinx.com:module_ref:mode_selection:1.0",
            "xci_name": "proj_blk_design_mode_selection_MAC0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mode_selection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_i": {
                "direction": "I",
                "left": "1",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "mac_traffic_control_0_m0_axis": {
            "interface_ports": [
              "mac_traffic_control_0/m0_axis",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "MAC_RX_out_logic_0_m_axis": {
            "interface_ports": [
              "MAC_RX_out_logic_0/m_axis",
              "mode_selection_MAC0/s_axis"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "MAC_RX_out_logic_0/s_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "m1_axis",
              "mode_selection_MAC0/m1_axis"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m0_axis",
              "mode_selection_MAC0/m0_axis"
            ]
          },
          "S_AXIS_00_1": {
            "interface_ports": [
              "S_AXIS_00",
              "mac_traffic_control_0/s_axis"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "mac_flow_control_0/i_fifo_full"
            ]
          },
          "axis_data_fifo_1_prog_full": {
            "ports": [
              "axis_data_fifo_1/prog_full",
              "mac_traffic_control_0/fifo_prog_full"
            ]
          },
          "axis_data_fifo_1_prog_empty": {
            "ports": [
              "axis_data_fifo_1/prog_empty",
              "util_vector_logic_1/Op1"
            ]
          },
          "Net1": {
            "ports": [
              "usr_clk",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "MAC_RX_out_logic_0/s_axis_aclk",
              "MAC_RX_out_logic_0/m_axis_aclk",
              "mode_selection_MAC0/clk"
            ]
          },
          "Net": {
            "ports": [
              "usr_resetn",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "MAC_RX_out_logic_0/s_axis_aresetn",
              "mode_selection_MAC0/rst_n"
            ]
          },
          "i_stat_tx_pause_valid_0_1": {
            "ports": [
              "i_stat_tx_pause_valid_0",
              "mac_flow_control_0/i_stat_tx_pause_valid"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_pause_req": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_pause_req",
              "o_ctl_tx_pause_req_0"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_resend_pause": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_resend_pause",
              "o_ctl_tx_resend_pause_0"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_1/s_axis_aresetn",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "mac_traffic_control_0/rst_n",
              "mac_flow_control_0/s00_axi_aresetn"
            ]
          },
          "s_axis_aclk_0_1": {
            "ports": [
              "s_axis_aclk_0",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_data_fifo_1/s_axis_aclk",
              "mac_traffic_control_0/clk",
              "mac_flow_control_0/s00_axi_aclk",
              "mac_flow_control_0/m00_axi_aclk"
            ]
          },
          "port0_mode_1": {
            "ports": [
              "port0_mode",
              "mode_selection_MAC0/mode_select_i"
            ]
          }
        }
      },
      "version_register_0": {
        "vlnv": "xilinx.com:module_ref:version_register:1.0",
        "xci_name": "proj_blk_design_version_register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "version_register",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s00_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "proj_blk_design_clk_wiz_0_0_clk_200M",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "rp_intf_1_0_1": {
        "interface_ports": [
          "M01_AXIS",
          "dfx_decoupler_2/rp_intf_1"
        ]
      },
      "axi_interconnect_1_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M06_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "from_MAC10_is_MAC2_m1_axis": {
        "interface_ports": [
          "from_MAC01_is_MAC2/m1_axis",
          "MCDI/S00_AXIS"
        ]
      },
      "from_MAC00_is_MAC1_m1_axis": {
        "interface_ports": [
          "from_MAC10_is_MAC1/m1_axis",
          "dfx_decoupler_0/rp_intf_1"
        ]
      },
      "rx_AXIS_10_1": {
        "interface_ports": [
          "rx_AXIS_10",
          "from_MAC10_is_MAC1/S_AXIS_00"
        ]
      },
      "axi_interconnect_1_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M04_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "rp_intf_2_0_1": {
        "interface_ports": [
          "M_AXIS_packetizer",
          "dfx_decoupler_3/rp_intf_2"
        ]
      },
      "MCDI_m1_axis": {
        "interface_ports": [
          "MCDI/m1_axis",
          "dfx_decoupler_0/rp_intf_2"
        ]
      },
      "MCDI_m0_axis_MCDI": {
        "interface_ports": [
          "MCDI/m0_axis_MCDI",
          "axis_interconnect_0/S00_AXIS"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "version_register_0/s00_axi"
        ]
      },
      "dfx_decoupler_1_s_intf_0": {
        "interface_ports": [
          "S_AXIS_Lite",
          "dfx_decoupler_1/s_intf_0"
        ]
      },
      "rp_intf_0_0_1": {
        "interface_ports": [
          "M00_AXIS",
          "dfx_decoupler_2/rp_intf_0"
        ]
      },
      "dfx_decoupler_3_s_intf_2": {
        "interface_ports": [
          "dfx_decoupler_3/s_intf_2",
          "axis_interconnect_0/S01_AXIS"
        ]
      },
      "PS_M_AXIS_MM2S": {
        "interface_ports": [
          "PS/M_AXIS_MM2S",
          "from_ps/S_AXIS"
        ]
      },
      "PS_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "PS/M_AXI_HPM0_LPD",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "PS/S_AXI_LITE"
        ]
      },
      "axi_interconnect_1_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M05_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "from_MAC11_is_MAC3_m0_axis": {
        "interface_ports": [
          "from_MAC11_is_MAC3/m0_axis",
          "to_MAC10_is_MAC1/S01_AXIS"
        ]
      },
      "axi_interconnect_1_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M02_AXI",
          "dfx_decoupler_1/rp_intf_0"
        ]
      },
      "dfx_decoupler_2_s_intf_1": {
        "interface_ports": [
          "dfx_decoupler_2/s_intf_1",
          "to_MAC10_is_MAC1/S00_AXIS"
        ]
      },
      "dfx_decoupler_2_s_intf_0": {
        "interface_ports": [
          "dfx_decoupler_2/s_intf_0",
          "to_MAC00_is_MAC0/S00_AXIS"
        ]
      },
      "dfx_decoupler_0_s_intf_1": {
        "interface_ports": [
          "S_AXIS_MAC1",
          "dfx_decoupler_0/s_intf_1"
        ]
      },
      "from_MAC00_is_MAC0_m1_axis": {
        "interface_ports": [
          "dfx_decoupler_0/rp_intf_0",
          "from_MAC00_is_MAC0/m1_axis"
        ]
      },
      "dfx_decoupler_3_s_intf_1": {
        "interface_ports": [
          "dfx_decoupler_3/s_intf_1",
          "to_MAC11_is_MAC3/S01_AXIS"
        ]
      },
      "fifo_CNTRL_VLAN_to_MAC2_M_AXIS": {
        "interface_ports": [
          "from_ps/M_AXIS1",
          "to_MAC01_is_MAC2/S00_AXIS"
        ]
      },
      "dfx_decoupler_3_s_intf_0": {
        "interface_ports": [
          "dfx_decoupler_3/s_intf_0",
          "to_MAC01_is_MAC2/S01_AXIS"
        ]
      },
      "fifo_CNTRL_VLAN_to_MAC3_M_AXIS": {
        "interface_ports": [
          "from_ps/M_AXIS",
          "to_MAC11_is_MAC3/S00_AXIS"
        ]
      },
      "rp_intf_1_0_2": {
        "interface_ports": [
          "M03_AXIS",
          "dfx_decoupler_3/rp_intf_1"
        ]
      },
      "from_MAC00_is_MAC0_m0_axis": {
        "interface_ports": [
          "from_MAC00_is_MAC0/m0_axis",
          "to_MAC01_is_MAC2/S02_AXIS"
        ]
      },
      "dfx_decoupler_0_s_intf_0": {
        "interface_ports": [
          "S_AXIS_MAC0",
          "dfx_decoupler_0/s_intf_0"
        ]
      },
      "from_MAC10_is_MAC1_m0_axis": {
        "interface_ports": [
          "from_MAC10_is_MAC1/m0_axis",
          "to_MAC11_is_MAC3/S02_AXIS"
        ]
      },
      "rx_AXIS_01_1": {
        "interface_ports": [
          "rx_AXIS_01",
          "from_MAC01_is_MAC2/S_AXIS_00"
        ]
      },
      "rx_AXIS_00_1": {
        "interface_ports": [
          "rx_AXIS_00",
          "from_MAC00_is_MAC0/S_AXIS_00"
        ]
      },
      "rp_intf_0_0_2": {
        "interface_ports": [
          "M02_AXIS",
          "dfx_decoupler_3/rp_intf_0"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M00_AXIS",
          "PS/S_AXIS"
        ]
      },
      "from_MAC01_is_MAC2_m0_axis": {
        "interface_ports": [
          "from_MAC01_is_MAC2/m0_axis",
          "to_MAC00_is_MAC0/S01_AXIS"
        ]
      },
      "to_MAC01_is_MAC3_m_axis_01": {
        "interface_ports": [
          "tx_AXIS_11",
          "to_MAC11_is_MAC3/m_axis_01"
        ]
      },
      "rx_AXIS_11_1": {
        "interface_ports": [
          "rx_AXIS_11",
          "from_MAC11_is_MAC3/S_AXIS_00"
        ]
      },
      "to_MAC01_is_MAC2_m_axis_0": {
        "interface_ports": [
          "tx_AXIS_01",
          "to_MAC01_is_MAC2/m_axis_01"
        ]
      },
      "from_MAC01_is_MAC3_m1_axis": {
        "interface_ports": [
          "from_MAC11_is_MAC3/m1_axis",
          "MCDI/S01_AXIS"
        ]
      },
      "axi_interconnect_1_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "to_MAC10_is_MAC2_m_axis_01": {
        "interface_ports": [
          "tx_AXIS_00",
          "to_MAC00_is_MAC0/m_axis_01"
        ]
      },
      "to_MAC10_is_MAC1_m_axis_01": {
        "interface_ports": [
          "tx_AXIS_10",
          "to_MAC10_is_MAC1/m_axis_01"
        ]
      },
      "dfx_decoupler_0_s_intf_2": {
        "interface_ports": [
          "S_AXIS_MAC2_MAC3",
          "dfx_decoupler_0/s_intf_2"
        ]
      }
    },
    "nets": {
      "Din_01_0_1": {
        "ports": [
          "stat_rx_pause_req_01_i",
          "to_MAC01_is_MAC2/stat_rx_pause_req_01_i"
        ]
      },
      "Din_0_0_1": {
        "ports": [
          "stat_rx_pause_req_00_i",
          "to_MAC00_is_MAC0/stat_rx_pause_req_01_i"
        ]
      },
      "M00_AXIS_ACLK_0_0_1": {
        "ports": [
          "tx_aclk_00",
          "to_MAC00_is_MAC0/tx_clk_01"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "dfx_decoupler_0/decouple"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "dfx_decoupler_1/decouple"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "dfx_decoupler_2/decouple"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_3/gpio_io_o",
          "dfx_decoupler_3/decouple"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_100M_in",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_200M": {
        "ports": [
          "clk_wiz_0/clk_200M",
          "clk_200M_out",
          "to_MAC01_is_MAC2/usr_clk",
          "PS/S00_AXIS_ACLK",
          "to_MAC11_is_MAC3/usr_clk",
          "axi_interconnect_1/M01_ACLK",
          "axi_interconnect_1/M02_ACLK",
          "axi_interconnect_1/M03_ACLK",
          "axi_interconnect_1/M04_ACLK",
          "axi_interconnect_1/M05_ACLK",
          "to_MAC10_is_MAC1/usr_clk",
          "from_MAC00_is_MAC0/usr_clk",
          "to_MAC00_is_MAC0/usr_clk",
          "from_ps/m1_axis_aclk",
          "MCDI/clk_200M",
          "axis_interconnect_0/ACLK",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "axis_interconnect_0/S01_AXIS_ACLK",
          "axi_gpio_2/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_3/s_axi_aclk",
          "axi_interconnect_1/M06_ACLK",
          "from_MAC10_is_MAC1/usr_clk",
          "from_MAC01_is_MAC2/usr_clk",
          "from_MAC11_is_MAC3/usr_clk",
          "version_register_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_400M": {
        "ports": [
          "clk_wiz_0/clk_400M",
          "clk_400M_out"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "resetn",
          "to_MAC01_is_MAC2/user_aresetn",
          "PS/s_axis_aresetn_0",
          "to_MAC11_is_MAC3/user_aresetn",
          "axi_interconnect_1/M01_ARESETN",
          "axi_interconnect_1/M03_ARESETN",
          "axi_interconnect_1/M02_ARESETN",
          "axi_interconnect_1/M05_ARESETN",
          "axi_interconnect_1/M04_ARESETN",
          "to_MAC10_is_MAC1/user_aresetn",
          "from_MAC00_is_MAC0/usr_resetn",
          "to_MAC00_is_MAC0/user_aresetn",
          "from_ps/s_axis_aresetn",
          "MCDI/s_axi_aresetn",
          "axis_interconnect_0/ARESETN",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "axis_interconnect_0/S01_AXIS_ARESETN",
          "axi_gpio_2/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_3/s_axi_aresetn",
          "axi_interconnect_1/M06_ARESETN",
          "from_MAC10_is_MAC1/usr_resetn",
          "from_MAC01_is_MAC2/usr_resetn",
          "from_MAC11_is_MAC3/usr_resetn",
          "version_register_0/s00_axi_aresetn"
        ]
      },
      "dfx_decoupler_0_decouple_status": {
        "ports": [
          "dfx_decoupler_0/decouple_status",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "dfx_decoupler_1_decouple_status": {
        "ports": [
          "dfx_decoupler_1/decouple_status",
          "axi_gpio_1/gpio2_io_i"
        ]
      },
      "dfx_decoupler_2_decouple_status": {
        "ports": [
          "dfx_decoupler_2/decouple_status",
          "axi_gpio_2/gpio2_io_i"
        ]
      },
      "dfx_decoupler_3_decouple_status": {
        "ports": [
          "dfx_decoupler_3/decouple_status",
          "axi_gpio_3/gpio2_io_i"
        ]
      },
      "from_MAC00_is_MAC0_o_ctl_tx_pause_req_0": {
        "ports": [
          "from_MAC00_is_MAC0/o_ctl_tx_pause_req_0",
          "tx_pause_req_00_o"
        ]
      },
      "from_MAC00_is_MAC0_o_ctl_tx_resend_pause_0": {
        "ports": [
          "from_MAC00_is_MAC0/o_ctl_tx_resend_pause_0",
          "tx_resend_pause_00_o"
        ]
      },
      "i_stat_tx_pause_valid_0_0_1": {
        "ports": [
          "stat_tx_pause_valid_00_i",
          "from_MAC00_is_MAC0/i_stat_tx_pause_valid_0"
        ]
      },
      "i_stat_tx_pause_valid_0_0_2": {
        "ports": [
          "stat_tx_pause_valid_01_i",
          "from_MAC01_is_MAC2/i_stat_tx_pause_valid_0"
        ]
      },
      "port0_mode_1": {
        "ports": [
          "port0_mode",
          "MCDI/port0_mode",
          "from_MAC00_is_MAC0/port0_mode",
          "from_MAC01_is_MAC2/port0_mode"
        ]
      },
      "port1_mode_1": {
        "ports": [
          "port1_mode",
          "MCDI/port1_mode",
          "from_MAC10_is_MAC1/port0_mode",
          "from_MAC11_is_MAC3/port0_mode"
        ]
      },
      "qdma_axi_aclk": {
        "ports": [
          "PS/pl_clk0",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/M00_ACLK",
          "from_ps/s_axis_aclk"
        ]
      },
      "qdma_axi_aresetn": {
        "ports": [
          "PS/peripheral_aresetn",
          "clk_wiz_0/resetn",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/M00_ARESETN"
        ]
      },
      "rx_aclk_01": {
        "ports": [
          "rx_aclk_01",
          "from_MAC01_is_MAC2/s_axis_aclk_0"
        ]
      },
      "rx_aclk_10_1": {
        "ports": [
          "rx_aclk_10",
          "from_MAC10_is_MAC1/s_axis_aclk_0"
        ]
      },
      "rx_aclk_11_1": {
        "ports": [
          "rx_aclk_11",
          "from_MAC11_is_MAC3/s_axis_aclk_0"
        ]
      },
      "s_axis_aclk_0_0_1": {
        "ports": [
          "rx_aclk_00",
          "from_MAC00_is_MAC0/s_axis_aclk_0"
        ]
      },
      "s_axis_aresetn_0_0_1": {
        "ports": [
          "s_axis_aresetn_0",
          "to_MAC01_is_MAC2/s_axis_aresetn",
          "to_MAC11_is_MAC3/s_axis_aresetn",
          "to_MAC10_is_MAC1/s_axis_aresetn",
          "from_MAC00_is_MAC0/s_axis_aresetn_0",
          "to_MAC00_is_MAC0/s_axis_aresetn",
          "from_MAC10_is_MAC1/s_axis_aresetn_0",
          "from_MAC01_is_MAC2/s_axis_aresetn_0",
          "from_MAC11_is_MAC3/s_axis_aresetn_0"
        ]
      },
      "stat_rx_pause_req_10_i_1": {
        "ports": [
          "stat_rx_pause_req_10_i",
          "to_MAC10_is_MAC1/stat_rx_pause_req_01_i"
        ]
      },
      "stat_rx_pause_req_11_i_1": {
        "ports": [
          "stat_rx_pause_req_11_i",
          "to_MAC11_is_MAC3/stat_rx_pause_req_11_i"
        ]
      },
      "stat_tx_pause_valid_10_i_1": {
        "ports": [
          "stat_tx_pause_valid_10_i",
          "from_MAC10_is_MAC1/i_stat_tx_pause_valid_0"
        ]
      },
      "stat_tx_pause_valid_11_i_1": {
        "ports": [
          "stat_tx_pause_valid_11_i",
          "from_MAC11_is_MAC3/i_stat_tx_pause_valid_0"
        ]
      },
      "tx_aclk_10_1": {
        "ports": [
          "tx_aclk_10",
          "to_MAC10_is_MAC1/tx_clk_01"
        ]
      },
      "tx_aclk_11_1": {
        "ports": [
          "tx_aclk_11",
          "to_MAC11_is_MAC3/tx_clk_11"
        ]
      },
      "tx_clk_01_0_1": {
        "ports": [
          "tx_aclk_01",
          "to_MAC01_is_MAC2/tx_clk_01"
        ]
      },
      "from_MAC00_is_MAC1_o_ctl_tx_pause_req_0": {
        "ports": [
          "from_MAC10_is_MAC1/o_ctl_tx_pause_req_0",
          "tx_pause_req_10_o"
        ]
      },
      "from_MAC00_is_MAC1_o_ctl_tx_resend_pause_0": {
        "ports": [
          "from_MAC10_is_MAC1/o_ctl_tx_resend_pause_0",
          "tx_resend_pause_10_o"
        ]
      },
      "from_MAC01_is_MAC2_o_ctl_tx_pause_req_0": {
        "ports": [
          "from_MAC01_is_MAC2/o_ctl_tx_pause_req_0",
          "tx_pause_req_01_o"
        ]
      },
      "from_MAC01_is_MAC2_o_ctl_tx_resend_pause_0": {
        "ports": [
          "from_MAC01_is_MAC2/o_ctl_tx_resend_pause_0",
          "tx_resend_pause_01_o"
        ]
      },
      "from_MAC01_is_MAC3_o_ctl_tx_pause_req_0": {
        "ports": [
          "from_MAC11_is_MAC3/o_ctl_tx_pause_req_0",
          "tx_pause_req_11_o"
        ]
      },
      "from_MAC01_is_MAC3_o_ctl_tx_resend_pause_0": {
        "ports": [
          "from_MAC11_is_MAC3/o_ctl_tx_resend_pause_0",
          "tx_resend_pause_11_o"
        ]
      },
      "clk_wiz_0_clk_100M": {
        "ports": [
          "clk_wiz_0/clk_100M",
          "clk_100M_out"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "S_AXIS_Lite": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/PS/axi_mcdma_0": {
        "address_spaces": {
          "Data_SG": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/PS/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/PS/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_S_AXIS_Lite_Reg": {
                "address_block": "/S_AXIS_Lite/Reg",
                "offset": "0x0080000000",
                "range": "1M"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0080210000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x0080220000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x0080230000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x0080240000",
                "range": "64K"
              },
              "SEG_axi_mcdma_0_Reg": {
                "address_block": "/PS/axi_mcdma_0/S_AXI_LITE/Reg",
                "offset": "0x0080200000",
                "range": "64K"
              },
              "SEG_version_register_0_reg0": {
                "address_block": "/version_register_0/s00_axi/reg0",
                "offset": "0x0080100000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}