WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2507951 heartbeat IPC: 3.987 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5014162 heartbeat IPC: 3.99 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6269846 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6269846 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13844908 heartbeat IPC: 1.132 cumulative IPC: 0.6601 (Simulation time: 00 hr 01 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 27388890 heartbeat IPC: 0.7383 cumulative IPC: 0.7103 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 42384125 heartbeat IPC: 0.6669 cumulative IPC: 0.6922 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 54212150 heartbeat IPC: 0.8454 cumulative IPC: 0.73 (Simulation time: 00 hr 04 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 67158757 heartbeat IPC: 0.7724 cumulative IPC: 0.7391 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 82527214 heartbeat IPC: 0.6507 cumulative IPC: 0.7212 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 95006493 heartbeat IPC: 0.8013 cumulative IPC: 0.7325 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 107679845 heartbeat IPC: 0.7891 cumulative IPC: 0.7396 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 123474459 heartbeat IPC: 0.6331 cumulative IPC: 0.7252 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 135593752 heartbeat IPC: 0.8251 cumulative IPC: 0.7346 (Simulation time: 00 hr 09 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 137164508 cumulative IPC: 0.7291 (Simulation time: 00 hr 10 min 15 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 137164508 cumulative IPC: 0.7291 (Simulation time: 00 hr 10 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_48.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7291 instructions: 100000000 cycles: 137164508
CPU 0 Branch Prediction Accuracy: 80.98% MPKI: 32.97 Average ROB Occupancy at Mispredict: 12.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.702
BRANCH_INDIRECT: 19.5
BRANCH_CONDITIONAL: 8.66
BRANCH_DIRECT_CALL: 1.32
BRANCH_INDIRECT_CALL: 1.85
BRANCH_RETURN: 0.916

LLC TOTAL        ACCESS:    1615977 HIT:    1229518 MISS:     386459
LLC LOAD         ACCESS:     908945 HIT:     710060 MISS:     198885
LLC RFO          ACCESS:     281113 HIT:     131748 MISS:     149365
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     375727 HIT:     375209 MISS:        518
LLC TRANSLATION  ACCESS:      50192 HIT:      12501 MISS:      37691
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 281.2 cycles
cpu0_DTLB TOTAL        ACCESS:   25505051 HIT:   24818456 MISS:     686595
cpu0_DTLB LOAD         ACCESS:   25505051 HIT:   24818456 MISS:     686595
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.55 cycles
cpu0_ITLB TOTAL        ACCESS:    8225316 HIT:    7282702 MISS:     942614
cpu0_ITLB LOAD         ACCESS:    8225316 HIT:    7282702 MISS:     942614
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.997 cycles
cpu0_L1D TOTAL        ACCESS:   33174438 HIT:   30351295 MISS:    2823143
cpu0_L1D LOAD         ACCESS:   21886351 HIT:   20761109 MISS:    1125242
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   11229864 HIT:    9586941 MISS:    1642923
cpu0_L1D TRANSLATION  ACCESS:      58223 HIT:       3245 MISS:      54978
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 42.8 cycles
cpu0_L1I TOTAL        ACCESS:    9190517 HIT:    6572218 MISS:    2618299
cpu0_L1I LOAD         ACCESS:    9190517 HIT:    6572218 MISS:    2618299
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 16.04 cycles
cpu0_L2C TOTAL        ACCESS:    4064194 HIT:    2820544 MISS:    1243650
cpu0_L2C LOAD         ACCESS:    2973733 HIT:    2064788 MISS:     908945
cpu0_L2C RFO          ACCESS:     416846 HIT:     135733 MISS:     281113
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     619150 HIT:     615750 MISS:       3400
cpu0_L2C TRANSLATION  ACCESS:      54465 HIT:       4273 MISS:      50192
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 107.6 cycles
cpu0_STLB TOTAL        ACCESS:     981305 HIT:     941411 MISS:      39894
cpu0_STLB LOAD         ACCESS:     981305 HIT:     941411 MISS:      39894
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 227.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     116713
  ROW_BUFFER_MISS:     269212
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      35232
  FULL:     153502
