

================================================================
== Vivado HLS Report for 'Conv_S'
================================================================
* Date:           Wed Jun 12 19:02:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.716|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  431|  48652312|  431|  48652312|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |     402|       402|         4|          1|          1|          400|    yes   |
        |- Loop 2     |      17|        17|         3|          1|          1|           16|    yes   |
        |- Loop 3     |  383089|  48652303|    383089|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |   65537|     65537|         3|          1|          1|        65536|    yes   |
        | + Loop 3.2  |  317547|    317547|        29|          1|          1|       317520|    yes   |
        |- Loop 4     |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 29
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 29, States = { 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
  Pipeline-3 : II = 1, D = 4, States = { 55 56 57 58 }
  Pipeline-4 : II = 1, D = 3, States = { 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s & !tmp_65)
	20  / (!tmp_s & tmp_65)
	55  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_70)
	18  / (tmp_70)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_69)
	19  / (!tmp_69)
21 --> 
	24  / (exitcond_flatten5)
	22  / (!exitcond_flatten5)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	54  / (exitcond_flatten8)
	26  / (!exitcond_flatten8)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	25  / true
54 --> 
	20  / true
55 --> 
	59  / (exitcond_flatten4)
	56  / (!exitcond_flatten4)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	55  / true
59 --> 
	60  / true
60 --> 
	63  / (exitcond6)
	61  / (!exitcond6)
61 --> 
	62  / true
62 --> 
	60  / true
63 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 64 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:149]   --->   Operation 64 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/convolution.h:151]   --->   Operation 65 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 66 [1/1] (2.18ns)   --->   "%tmp_V_67 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:153]   --->   Operation 66 'read' 'tmp_V_67' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_67)" [ULTRA_HLS/convolution.h:155]   --->   Operation 67 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 68 [1/1] (2.18ns)   --->   "%tmp_V_69 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:157]   --->   Operation 68 'read' 'tmp_V_69' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_69)" [ULTRA_HLS/convolution.h:159]   --->   Operation 69 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 70 [1/1] (2.18ns)   --->   "%tmp_V_71 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:161]   --->   Operation 70 'read' 'tmp_V_71' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_71)" [ULTRA_HLS/convolution.h:163]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 72 [1/1] (2.18ns)   --->   "%tmp_V_73 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:165]   --->   Operation 72 'read' 'tmp_V_73' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_73)" [ULTRA_HLS/convolution.h:167]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_V_75 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:169]   --->   Operation 74 'read' 'tmp_V_75' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_75)" [ULTRA_HLS/convolution.h:171]   --->   Operation 75 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_V_77 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:173]   --->   Operation 76 'read' 'tmp_V_77' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_77)" [ULTRA_HLS/convolution.h:175]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i12]* @A_V_4_0, [256 x i12]* @A_V_4_1, [256 x i12]* @A_V_4_2, [256 x i12]* @A_V_4_3, [256 x i12]* @A_V_4_4, [256 x i12]* @A_V_4_5, [256 x i12]* @A_V_4_6, [256 x i12]* @A_V_4_7, [256 x i12]* @A_V_4_8, [256 x i12]* @A_V_4_9, [256 x i12]* @A_V_4_10, [256 x i12]* @A_V_4_11, [256 x i12]* @A_V_4_12, [256 x i12]* @A_V_4_13, [256 x i12]* @A_V_4_14, [256 x i12]* @A_V_4_15, [256 x i12]* @A_V_4_16, [256 x i12]* @A_V_4_17, [256 x i12]* @A_V_4_18, [256 x i12]* @A_V_4_19, [256 x i12]* @A_V_4_20, [256 x i12]* @A_V_4_21, [256 x i12]* @A_V_4_22, [256 x i12]* @A_V_4_23, [256 x i12]* @A_V_4_24, [256 x i12]* @A_V_4_25, [256 x i12]* @A_V_4_26, [256 x i12]* @A_V_4_27, [256 x i12]* @A_V_4_28, [256 x i12]* @A_V_4_29, [256 x i12]* @A_V_4_30, [256 x i12]* @A_V_4_31, [256 x i12]* @A_V_4_32, [256 x i12]* @A_V_4_33, [256 x i12]* @A_V_4_34, [256 x i12]* @A_V_4_35, [256 x i12]* @A_V_4_36, [256 x i12]* @A_V_4_37, [256 x i12]* @A_V_4_38, [256 x i12]* @A_V_4_39, [256 x i12]* @A_V_4_40, [256 x i12]* @A_V_4_41, [256 x i12]* @A_V_4_42, [256 x i12]* @A_V_4_43, [256 x i12]* @A_V_4_44, [256 x i12]* @A_V_4_45, [256 x i12]* @A_V_4_46, [256 x i12]* @A_V_4_47, [256 x i12]* @A_V_4_48, [256 x i12]* @A_V_4_49, [256 x i12]* @A_V_4_50, [256 x i12]* @A_V_4_51, [256 x i12]* @A_V_4_52, [256 x i12]* @A_V_4_53, [256 x i12]* @A_V_4_54, [256 x i12]* @A_V_4_55, [256 x i12]* @A_V_4_56, [256 x i12]* @A_V_4_57, [256 x i12]* @A_V_4_58, [256 x i12]* @A_V_4_59, [256 x i12]* @A_V_4_60, [256 x i12]* @A_V_4_61, [256 x i12]* @A_V_4_62, [256 x i12]* @A_V_4_63, [256 x i12]* @A_V_4_64, [256 x i12]* @A_V_4_65, [256 x i12]* @A_V_4_66, [256 x i12]* @A_V_4_67, [256 x i12]* @A_V_4_68, [256 x i12]* @A_V_4_69, [256 x i12]* @A_V_4_70, [256 x i12]* @A_V_4_71, [256 x i12]* @A_V_4_72, [256 x i12]* @A_V_4_73, [256 x i12]* @A_V_4_74, [256 x i12]* @A_V_4_75, [256 x i12]* @A_V_4_76, [256 x i12]* @A_V_4_77, [256 x i12]* @A_V_4_78, [256 x i12]* @A_V_4_79, [256 x i12]* @A_V_4_80, [256 x i12]* @A_V_4_81, [256 x i12]* @A_V_4_82, [256 x i12]* @A_V_4_83, [256 x i12]* @A_V_4_84, [256 x i12]* @A_V_4_85, [256 x i12]* @A_V_4_86, [256 x i12]* @A_V_4_87, [256 x i12]* @A_V_4_88, [256 x i12]* @A_V_4_89, [256 x i12]* @A_V_4_90, [256 x i12]* @A_V_4_91, [256 x i12]* @A_V_4_92, [256 x i12]* @A_V_4_93, [256 x i12]* @A_V_4_94, [256 x i12]* @A_V_4_95, [256 x i12]* @A_V_4_96, [256 x i12]* @A_V_4_97, [256 x i12]* @A_V_4_98, [256 x i12]* @A_V_4_99, [256 x i12]* @A_V_4_100, [256 x i12]* @A_V_4_101, [256 x i12]* @A_V_4_102, [256 x i12]* @A_V_4_103, [256 x i12]* @A_V_4_104, [256 x i12]* @A_V_4_105, [256 x i12]* @A_V_4_106, [256 x i12]* @A_V_4_107, [256 x i12]* @A_V_4_108, [256 x i12]* @A_V_4_109, [256 x i12]* @A_V_4_110, [256 x i12]* @A_V_4_111, [256 x i12]* @A_V_4_112, [256 x i12]* @A_V_4_113, [256 x i12]* @A_V_4_114, [256 x i12]* @A_V_4_115, [256 x i12]* @A_V_4_116, [256 x i12]* @A_V_4_117, [256 x i12]* @A_V_4_118, [256 x i12]* @A_V_4_119, [256 x i12]* @A_V_4_120, [256 x i12]* @A_V_4_121, [256 x i12]* @A_V_4_122, [256 x i12]* @A_V_4_123, [256 x i12]* @A_V_4_124, [256 x i12]* @A_V_4_125, [256 x i12]* @A_V_4_126, [256 x i12]* @A_V_4_127, [256 x i12]* @A_V_4_128, [256 x i12]* @A_V_4_129, [256 x i12]* @A_V_4_130, [256 x i12]* @A_V_4_131, [256 x i12]* @A_V_4_132, [256 x i12]* @A_V_4_133, [256 x i12]* @A_V_4_134, [256 x i12]* @A_V_4_135, [256 x i12]* @A_V_4_136, [256 x i12]* @A_V_4_137, [256 x i12]* @A_V_4_138, [256 x i12]* @A_V_4_139, [256 x i12]* @A_V_4_140, [256 x i12]* @A_V_4_141, [256 x i12]* @A_V_4_142, [256 x i12]* @A_V_4_143, [256 x i12]* @A_V_4_144, [256 x i12]* @A_V_4_145, [256 x i12]* @A_V_4_146, [256 x i12]* @A_V_4_147, [256 x i12]* @A_V_4_148, [256 x i12]* @A_V_4_149, [256 x i12]* @A_V_4_150, [256 x i12]* @A_V_4_151, [256 x i12]* @A_V_4_152, [256 x i12]* @A_V_4_153, [256 x i12]* @A_V_4_154, [256 x i12]* @A_V_4_155, [256 x i12]* @A_V_4_156, [256 x i12]* @A_V_4_157, [256 x i12]* @A_V_4_158, [256 x i12]* @A_V_4_159, [256 x i12]* @A_V_4_160, [256 x i12]* @A_V_4_161, [256 x i12]* @A_V_4_162, [256 x i12]* @A_V_4_163, [256 x i12]* @A_V_4_164, [256 x i12]* @A_V_4_165, [256 x i12]* @A_V_4_166, [256 x i12]* @A_V_4_167, [256 x i12]* @A_V_4_168, [256 x i12]* @A_V_4_169, [256 x i12]* @A_V_4_170, [256 x i12]* @A_V_4_171, [256 x i12]* @A_V_4_172, [256 x i12]* @A_V_4_173, [256 x i12]* @A_V_4_174, [256 x i12]* @A_V_4_175, [256 x i12]* @A_V_4_176, [256 x i12]* @A_V_4_177, [256 x i12]* @A_V_4_178, [256 x i12]* @A_V_4_179, [256 x i12]* @A_V_4_180, [256 x i12]* @A_V_4_181, [256 x i12]* @A_V_4_182, [256 x i12]* @A_V_4_183, [256 x i12]* @A_V_4_184, [256 x i12]* @A_V_4_185, [256 x i12]* @A_V_4_186, [256 x i12]* @A_V_4_187, [256 x i12]* @A_V_4_188, [256 x i12]* @A_V_4_189, [256 x i12]* @A_V_4_190, [256 x i12]* @A_V_4_191, [256 x i12]* @A_V_4_192, [256 x i12]* @A_V_4_193, [256 x i12]* @A_V_4_194, [256 x i12]* @A_V_4_195, [256 x i12]* @A_V_4_196, [256 x i12]* @A_V_4_197, [256 x i12]* @A_V_4_198, [256 x i12]* @A_V_4_199, [256 x i12]* @A_V_4_200, [256 x i12]* @A_V_4_201, [256 x i12]* @A_V_4_202, [256 x i12]* @A_V_4_203, [256 x i12]* @A_V_4_204, [256 x i12]* @A_V_4_205, [256 x i12]* @A_V_4_206, [256 x i12]* @A_V_4_207, [256 x i12]* @A_V_4_208, [256 x i12]* @A_V_4_209, [256 x i12]* @A_V_4_210, [256 x i12]* @A_V_4_211, [256 x i12]* @A_V_4_212, [256 x i12]* @A_V_4_213, [256 x i12]* @A_V_4_214, [256 x i12]* @A_V_4_215, [256 x i12]* @A_V_4_216, [256 x i12]* @A_V_4_217, [256 x i12]* @A_V_4_218, [256 x i12]* @A_V_4_219, [256 x i12]* @A_V_4_220, [256 x i12]* @A_V_4_221, [256 x i12]* @A_V_4_222, [256 x i12]* @A_V_4_223, [256 x i12]* @A_V_4_224, [256 x i12]* @A_V_4_225, [256 x i12]* @A_V_4_226, [256 x i12]* @A_V_4_227, [256 x i12]* @A_V_4_228, [256 x i12]* @A_V_4_229, [256 x i12]* @A_V_4_230, [256 x i12]* @A_V_4_231, [256 x i12]* @A_V_4_232, [256 x i12]* @A_V_4_233, [256 x i12]* @A_V_4_234, [256 x i12]* @A_V_4_235, [256 x i12]* @A_V_4_236, [256 x i12]* @A_V_4_237, [256 x i12]* @A_V_4_238, [256 x i12]* @A_V_4_239, [256 x i12]* @A_V_4_240, [256 x i12]* @A_V_4_241, [256 x i12]* @A_V_4_242, [256 x i12]* @A_V_4_243, [256 x i12]* @A_V_4_244, [256 x i12]* @A_V_4_245, [256 x i12]* @A_V_4_246, [256 x i12]* @A_V_4_247, [256 x i12]* @A_V_4_248, [256 x i12]* @A_V_4_249, [256 x i12]* @A_V_4_250, [256 x i12]* @A_V_4_251, [256 x i12]* @A_V_4_252, [256 x i12]* @A_V_4_253, [256 x i12]* @A_V_4_254, [256 x i12]* @A_V_4_255, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:140]   --->   Operation 80 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([80 x i12]* @B_V_4_0, [80 x i12]* @B_V_4_1, [80 x i12]* @B_V_4_2, [80 x i12]* @B_V_4_3, [80 x i12]* @B_V_4_4, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:141]   --->   Operation 81 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i12]* @bias_V_6, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:142]   --->   Operation 82 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_79 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:177]   --->   Operation 83 'read' 'tmp_V_79' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_79)" [ULTRA_HLS/convolution.h:179]   --->   Operation 84 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 85 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 1" [ULTRA_HLS/convolution.h:181]   --->   Operation 85 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %3" [ULTRA_HLS/convolution.h:181]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.42ns)   --->   "%tmp_65 = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/convolution.h:201]   --->   Operation 87 'icmp' 'tmp_65' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %.preheader480.preheader, label %11" [ULTRA_HLS/convolution.h:201]   --->   Operation 88 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_75 to i32" [ULTRA_HLS/convolution.h:236]   --->   Operation 89 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_65)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_71 to i32" [ULTRA_HLS/convolution.h:236]   --->   Operation 90 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_65)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_67 = sext i16 %tmp_V_69 to i32" [ULTRA_HLS/convolution.h:236]   --->   Operation 91 'sext' 'tmp_67' <Predicate = (!tmp_s & !tmp_65)> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_67, %tmp_67" [ULTRA_HLS/convolution.h:236]   --->   Operation 92 'mul' 'tmp5' <Predicate = (!tmp_s & !tmp_65)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [3/3] (3.89ns)   --->   "%tmp6 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:236]   --->   Operation 93 'mul' 'tmp6' <Predicate = (!tmp_s & !tmp_65)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (1.76ns)   --->   "br label %.preheader480" [ULTRA_HLS/convolution.h:203]   --->   Operation 94 'br' <Predicate = (!tmp_s & tmp_65)> <Delay = 1.76>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i16 %tmp_V_79 to i12" [ULTRA_HLS/convolution.h:183]   --->   Operation 95 'trunc' 'tmp_82' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "store i12 %tmp_82, i12* @multiple_V_6, align 2" [ULTRA_HLS/convolution.h:183]   --->   Operation 96 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.76ns)   --->   "br label %.preheader484" [ULTRA_HLS/convolution.h:184]   --->   Operation 97 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 98 [2/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_67, %tmp_67" [ULTRA_HLS/convolution.h:236]   --->   Operation 98 'mul' 'tmp5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns)   --->   "%tmp6 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:236]   --->   Operation 99 'mul' 'tmp6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 100 [1/3] (0.00ns)   --->   "%tmp5 = mul i32 %tmp_67, %tmp_67" [ULTRA_HLS/convolution.h:236]   --->   Operation 100 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/3] (0.00ns)   --->   "%tmp6 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:236]   --->   Operation 101 'mul' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 102 [5/5] (3.95ns)   --->   "%p_s = mul i32 %tmp6, %tmp5" [ULTRA_HLS/convolution.h:236]   --->   Operation 102 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 103 [4/5] (3.95ns)   --->   "%p_s = mul i32 %tmp6, %tmp5" [ULTRA_HLS/convolution.h:236]   --->   Operation 103 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 104 [3/5] (3.95ns)   --->   "%p_s = mul i32 %tmp6, %tmp5" [ULTRA_HLS/convolution.h:236]   --->   Operation 104 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 105 [2/5] (3.95ns)   --->   "%p_s = mul i32 %tmp6, %tmp5" [ULTRA_HLS/convolution.h:236]   --->   Operation 105 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 106 [1/5] (3.95ns)   --->   "%p_s = mul i32 %tmp6, %tmp5" [ULTRA_HLS/convolution.h:236]   --->   Operation 106 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 107 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_s, %lhs_V" [ULTRA_HLS/convolution.h:236]   --->   Operation 107 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (1.76ns)   --->   "br label %12" [ULTRA_HLS/convolution.h:237]   --->   Operation 108 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ 0, %11 ], [ %i, %13 ]" [ULTRA_HLS/convolution.h:237]   --->   Operation 109 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [ULTRA_HLS/convolution.h:237]   --->   Operation 110 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (2.47ns)   --->   "%tmp_70 = icmp slt i32 %i5_cast, %KER_bound" [ULTRA_HLS/convolution.h:237]   --->   Operation 111 'icmp' 'tmp_70' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (2.52ns)   --->   "%i = add i31 %i5, 1" [ULTRA_HLS/convolution.h:237]   --->   Operation 112 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %13, label %.loopexit.loopexit" [ULTRA_HLS/convolution.h:237]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str56)" [ULTRA_HLS/convolution.h:238]   --->   Operation 114 'specregionbegin' 'tmp_73' <Predicate = (tmp_70)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:239]   --->   Operation 115 'speclooptripcount' <Predicate = (tmp_70)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:240]   --->   Operation 116 'specpipeline' <Predicate = (tmp_70)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (2.18ns)   --->   "%tmp_V_82 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:241]   --->   Operation 117 'read' 'tmp_V_82' <Predicate = (tmp_70)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_82)" [ULTRA_HLS/convolution.h:242]   --->   Operation 118 'write' <Predicate = (tmp_70)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str56, i32 %tmp_73)" [ULTRA_HLS/convolution.h:243]   --->   Operation 119 'specregionend' 'empty_116' <Predicate = (tmp_70)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "br label %12" [ULTRA_HLS/convolution.h:237]   --->   Operation 120 'br' <Predicate = (tmp_70)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 121 'br' <Predicate = (!tmp_s & !tmp_65)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "br label %.loopexit483"   --->   Operation 122 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/convolution.h:245]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_4, %10 ], [ 0, %.preheader480.preheader ]" [ULTRA_HLS/convolution.h:203]   --->   Operation 124 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/convolution.h:203]   --->   Operation 125 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (2.42ns)   --->   "%tmp_69 = icmp slt i16 %num_img_cast, %tmp_V_67" [ULTRA_HLS/convolution.h:203]   --->   Operation 126 'icmp' 'tmp_69' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (1.94ns)   --->   "%num_img_4 = add i15 %num_img, 1" [ULTRA_HLS/convolution.h:203]   --->   Operation 127 'add' 'num_img_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %4, label %.loopexit.loopexit3489" [ULTRA_HLS/convolution.h:203]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [ULTRA_HLS/convolution.h:204]   --->   Operation 129 'specregionbegin' 'tmp_72' <Predicate = (tmp_69)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:205]   --->   Operation 130 'speclooptripcount' <Predicate = (tmp_69)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (1.76ns)   --->   "br label %.preheader479" [ULTRA_HLS/convolution.h:206]   --->   Operation 131 'br' <Predicate = (tmp_69)> <Delay = 1.76>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 132 'br' <Predicate = (!tmp_69)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 4.45>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i17 [ 0, %4 ], [ %indvar_flatten_next5, %5 ]"   --->   Operation 133 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %4 ], [ %tmp_76_mid2_v, %5 ]" [ULTRA_HLS/convolution.h:211]   --->   Operation 134 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%k = phi i9 [ 0, %4 ], [ %k_3, %5 ]"   --->   Operation 135 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (2.43ns)   --->   "%exitcond_flatten5 = icmp eq i17 %indvar_flatten5, -65536"   --->   Operation 136 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (2.10ns)   --->   "%indvar_flatten_next5 = add i17 %indvar_flatten5, 1"   --->   Operation 137 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %.preheader.preheader, label %.preheader479.preheader"   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (1.82ns)   --->   "%j_6 = add i9 1, %j" [ULTRA_HLS/convolution.h:206]   --->   Operation 139 'add' 'j_6' <Predicate = (!exitcond_flatten5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (1.66ns)   --->   "%exitcond7 = icmp eq i9 %k, -256" [ULTRA_HLS/convolution.h:207]   --->   Operation 140 'icmp' 'exitcond7' <Predicate = (!exitcond_flatten5)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.96ns)   --->   "%k_mid2 = select i1 %exitcond7, i9 0, i9 %k" [ULTRA_HLS/convolution.h:207]   --->   Operation 141 'select' 'k_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.96ns)   --->   "%tmp_76_mid2_v = select i1 %exitcond7, i9 %j_6, i9 %j" [ULTRA_HLS/convolution.h:211]   --->   Operation 142 'select' 'tmp_76_mid2_v' <Predicate = (!exitcond_flatten5)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str54)" [ULTRA_HLS/convolution.h:208]   --->   Operation 143 'specregionbegin' 'tmp_79' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i9 %k_mid2 to i8" [ULTRA_HLS/convolution.h:207]   --->   Operation 144 'trunc' 'tmp_101' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str54, i32 %tmp_79)" [ULTRA_HLS/convolution.h:212]   --->   Operation 145 'specregionend' 'empty_113' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (1.82ns)   --->   "%k_3 = add i9 %k_mid2, 1" [ULTRA_HLS/convolution.h:207]   --->   Operation 146 'add' 'k_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader479" [ULTRA_HLS/convolution.h:207]   --->   Operation 147 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.18>
ST_22 : Operation 148 [1/1] (2.18ns)   --->   "%tmp_V_88 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:210]   --->   Operation 148 'read' 'tmp_V_88' <Predicate = (!exitcond_flatten5)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i16 %tmp_V_88 to i12" [ULTRA_HLS/convolution.h:211]   --->   Operation 149 'trunc' 'tmp_100' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (1.77ns)   --->   "switch i8 %tmp_101, label %branch1535 [
    i8 0, label %branch1280
    i8 1, label %branch1281
    i8 2, label %branch1282
    i8 3, label %branch1283
    i8 4, label %branch1284
    i8 5, label %branch1285
    i8 6, label %branch1286
    i8 7, label %branch1287
    i8 8, label %branch1288
    i8 9, label %branch1289
    i8 10, label %branch1290
    i8 11, label %branch1291
    i8 12, label %branch1292
    i8 13, label %branch1293
    i8 14, label %branch1294
    i8 15, label %branch1295
    i8 16, label %branch1296
    i8 17, label %branch1297
    i8 18, label %branch1298
    i8 19, label %branch1299
    i8 20, label %branch1300
    i8 21, label %branch1301
    i8 22, label %branch1302
    i8 23, label %branch1303
    i8 24, label %branch1304
    i8 25, label %branch1305
    i8 26, label %branch1306
    i8 27, label %branch1307
    i8 28, label %branch1308
    i8 29, label %branch1309
    i8 30, label %branch1310
    i8 31, label %branch1311
    i8 32, label %branch1312
    i8 33, label %branch1313
    i8 34, label %branch1314
    i8 35, label %branch1315
    i8 36, label %branch1316
    i8 37, label %branch1317
    i8 38, label %branch1318
    i8 39, label %branch1319
    i8 40, label %branch1320
    i8 41, label %branch1321
    i8 42, label %branch1322
    i8 43, label %branch1323
    i8 44, label %branch1324
    i8 45, label %branch1325
    i8 46, label %branch1326
    i8 47, label %branch1327
    i8 48, label %branch1328
    i8 49, label %branch1329
    i8 50, label %branch1330
    i8 51, label %branch1331
    i8 52, label %branch1332
    i8 53, label %branch1333
    i8 54, label %branch1334
    i8 55, label %branch1335
    i8 56, label %branch1336
    i8 57, label %branch1337
    i8 58, label %branch1338
    i8 59, label %branch1339
    i8 60, label %branch1340
    i8 61, label %branch1341
    i8 62, label %branch1342
    i8 63, label %branch1343
    i8 64, label %branch1344
    i8 65, label %branch1345
    i8 66, label %branch1346
    i8 67, label %branch1347
    i8 68, label %branch1348
    i8 69, label %branch1349
    i8 70, label %branch1350
    i8 71, label %branch1351
    i8 72, label %branch1352
    i8 73, label %branch1353
    i8 74, label %branch1354
    i8 75, label %branch1355
    i8 76, label %branch1356
    i8 77, label %branch1357
    i8 78, label %branch1358
    i8 79, label %branch1359
    i8 80, label %branch1360
    i8 81, label %branch1361
    i8 82, label %branch1362
    i8 83, label %branch1363
    i8 84, label %branch1364
    i8 85, label %branch1365
    i8 86, label %branch1366
    i8 87, label %branch1367
    i8 88, label %branch1368
    i8 89, label %branch1369
    i8 90, label %branch1370
    i8 91, label %branch1371
    i8 92, label %branch1372
    i8 93, label %branch1373
    i8 94, label %branch1374
    i8 95, label %branch1375
    i8 96, label %branch1376
    i8 97, label %branch1377
    i8 98, label %branch1378
    i8 99, label %branch1379
    i8 100, label %branch1380
    i8 101, label %branch1381
    i8 102, label %branch1382
    i8 103, label %branch1383
    i8 104, label %branch1384
    i8 105, label %branch1385
    i8 106, label %branch1386
    i8 107, label %branch1387
    i8 108, label %branch1388
    i8 109, label %branch1389
    i8 110, label %branch1390
    i8 111, label %branch1391
    i8 112, label %branch1392
    i8 113, label %branch1393
    i8 114, label %branch1394
    i8 115, label %branch1395
    i8 116, label %branch1396
    i8 117, label %branch1397
    i8 118, label %branch1398
    i8 119, label %branch1399
    i8 120, label %branch1400
    i8 121, label %branch1401
    i8 122, label %branch1402
    i8 123, label %branch1403
    i8 124, label %branch1404
    i8 125, label %branch1405
    i8 126, label %branch1406
    i8 127, label %branch1407
    i8 -128, label %branch1408
    i8 -127, label %branch1409
    i8 -126, label %branch1410
    i8 -125, label %branch1411
    i8 -124, label %branch1412
    i8 -123, label %branch1413
    i8 -122, label %branch1414
    i8 -121, label %branch1415
    i8 -120, label %branch1416
    i8 -119, label %branch1417
    i8 -118, label %branch1418
    i8 -117, label %branch1419
    i8 -116, label %branch1420
    i8 -115, label %branch1421
    i8 -114, label %branch1422
    i8 -113, label %branch1423
    i8 -112, label %branch1424
    i8 -111, label %branch1425
    i8 -110, label %branch1426
    i8 -109, label %branch1427
    i8 -108, label %branch1428
    i8 -107, label %branch1429
    i8 -106, label %branch1430
    i8 -105, label %branch1431
    i8 -104, label %branch1432
    i8 -103, label %branch1433
    i8 -102, label %branch1434
    i8 -101, label %branch1435
    i8 -100, label %branch1436
    i8 -99, label %branch1437
    i8 -98, label %branch1438
    i8 -97, label %branch1439
    i8 -96, label %branch1440
    i8 -95, label %branch1441
    i8 -94, label %branch1442
    i8 -93, label %branch1443
    i8 -92, label %branch1444
    i8 -91, label %branch1445
    i8 -90, label %branch1446
    i8 -89, label %branch1447
    i8 -88, label %branch1448
    i8 -87, label %branch1449
    i8 -86, label %branch1450
    i8 -85, label %branch1451
    i8 -84, label %branch1452
    i8 -83, label %branch1453
    i8 -82, label %branch1454
    i8 -81, label %branch1455
    i8 -80, label %branch1456
    i8 -79, label %branch1457
    i8 -78, label %branch1458
    i8 -77, label %branch1459
    i8 -76, label %branch1460
    i8 -75, label %branch1461
    i8 -74, label %branch1462
    i8 -73, label %branch1463
    i8 -72, label %branch1464
    i8 -71, label %branch1465
    i8 -70, label %branch1466
    i8 -69, label %branch1467
    i8 -68, label %branch1468
    i8 -67, label %branch1469
    i8 -66, label %branch1470
    i8 -65, label %branch1471
    i8 -64, label %branch1472
    i8 -63, label %branch1473
    i8 -62, label %branch1474
    i8 -61, label %branch1475
    i8 -60, label %branch1476
    i8 -59, label %branch1477
    i8 -58, label %branch1478
    i8 -57, label %branch1479
    i8 -56, label %branch1480
    i8 -55, label %branch1481
    i8 -54, label %branch1482
    i8 -53, label %branch1483
    i8 -52, label %branch1484
    i8 -51, label %branch1485
    i8 -50, label %branch1486
    i8 -49, label %branch1487
    i8 -48, label %branch1488
    i8 -47, label %branch1489
    i8 -46, label %branch1490
    i8 -45, label %branch1491
    i8 -44, label %branch1492
    i8 -43, label %branch1493
    i8 -42, label %branch1494
    i8 -41, label %branch1495
    i8 -40, label %branch1496
    i8 -39, label %branch1497
    i8 -38, label %branch1498
    i8 -37, label %branch1499
    i8 -36, label %branch1500
    i8 -35, label %branch1501
    i8 -34, label %branch1502
    i8 -33, label %branch1503
    i8 -32, label %branch1504
    i8 -31, label %branch1505
    i8 -30, label %branch1506
    i8 -29, label %branch1507
    i8 -28, label %branch1508
    i8 -27, label %branch1509
    i8 -26, label %branch1510
    i8 -25, label %branch1511
    i8 -24, label %branch1512
    i8 -23, label %branch1513
    i8 -22, label %branch1514
    i8 -21, label %branch1515
    i8 -20, label %branch1516
    i8 -19, label %branch1517
    i8 -18, label %branch1518
    i8 -17, label %branch1519
    i8 -16, label %branch1520
    i8 -15, label %branch1521
    i8 -14, label %branch1522
    i8 -13, label %branch1523
    i8 -12, label %branch1524
    i8 -11, label %branch1525
    i8 -10, label %branch1526
    i8 -9, label %branch1527
    i8 -8, label %branch1528
    i8 -7, label %branch1529
    i8 -6, label %branch1530
    i8 -5, label %branch1531
    i8 -4, label %branch1532
    i8 -3, label %branch1533
    i8 -2, label %branch1534
  ]" [ULTRA_HLS/convolution.h:211]   --->   Operation 150 'switch' <Predicate = (!exitcond_flatten5)> <Delay = 1.77>

State 23 <SV = 11> <Delay = 2.26>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_76_mid2 = zext i9 %tmp_76_mid2_v to i64" [ULTRA_HLS/convolution.h:211]   --->   Operation 151 'zext' 'tmp_76_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:209]   --->   Operation 152 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%A_V_4_254_addr = getelementptr [256 x i12]* @A_V_4_254, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 153 'getelementptr' 'A_V_4_254_addr' <Predicate = (tmp_101 == 254)> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_254_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 154 'store' <Predicate = (tmp_101 == 254)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 155 'br' <Predicate = (tmp_101 == 254)> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%A_V_4_253_addr = getelementptr [256 x i12]* @A_V_4_253, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 156 'getelementptr' 'A_V_4_253_addr' <Predicate = (tmp_101 == 253)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_253_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 157 'store' <Predicate = (tmp_101 == 253)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 158 'br' <Predicate = (tmp_101 == 253)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%A_V_4_252_addr = getelementptr [256 x i12]* @A_V_4_252, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 159 'getelementptr' 'A_V_4_252_addr' <Predicate = (tmp_101 == 252)> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_252_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 160 'store' <Predicate = (tmp_101 == 252)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 161 'br' <Predicate = (tmp_101 == 252)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%A_V_4_251_addr = getelementptr [256 x i12]* @A_V_4_251, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 162 'getelementptr' 'A_V_4_251_addr' <Predicate = (tmp_101 == 251)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_251_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 163 'store' <Predicate = (tmp_101 == 251)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 164 'br' <Predicate = (tmp_101 == 251)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%A_V_4_250_addr = getelementptr [256 x i12]* @A_V_4_250, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 165 'getelementptr' 'A_V_4_250_addr' <Predicate = (tmp_101 == 250)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_250_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 166 'store' <Predicate = (tmp_101 == 250)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 167 'br' <Predicate = (tmp_101 == 250)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%A_V_4_249_addr = getelementptr [256 x i12]* @A_V_4_249, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 168 'getelementptr' 'A_V_4_249_addr' <Predicate = (tmp_101 == 249)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_249_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 169 'store' <Predicate = (tmp_101 == 249)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 170 'br' <Predicate = (tmp_101 == 249)> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%A_V_4_248_addr = getelementptr [256 x i12]* @A_V_4_248, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 171 'getelementptr' 'A_V_4_248_addr' <Predicate = (tmp_101 == 248)> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_248_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 172 'store' <Predicate = (tmp_101 == 248)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 173 'br' <Predicate = (tmp_101 == 248)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_4_247_addr = getelementptr [256 x i12]* @A_V_4_247, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 174 'getelementptr' 'A_V_4_247_addr' <Predicate = (tmp_101 == 247)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_247_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 175 'store' <Predicate = (tmp_101 == 247)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 176 'br' <Predicate = (tmp_101 == 247)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_4_246_addr = getelementptr [256 x i12]* @A_V_4_246, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 177 'getelementptr' 'A_V_4_246_addr' <Predicate = (tmp_101 == 246)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_246_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 178 'store' <Predicate = (tmp_101 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 179 'br' <Predicate = (tmp_101 == 246)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_4_245_addr = getelementptr [256 x i12]* @A_V_4_245, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 180 'getelementptr' 'A_V_4_245_addr' <Predicate = (tmp_101 == 245)> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_245_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 181 'store' <Predicate = (tmp_101 == 245)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 182 'br' <Predicate = (tmp_101 == 245)> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%A_V_4_244_addr = getelementptr [256 x i12]* @A_V_4_244, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 183 'getelementptr' 'A_V_4_244_addr' <Predicate = (tmp_101 == 244)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_244_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 184 'store' <Predicate = (tmp_101 == 244)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 185 'br' <Predicate = (tmp_101 == 244)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_4_243_addr = getelementptr [256 x i12]* @A_V_4_243, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 186 'getelementptr' 'A_V_4_243_addr' <Predicate = (tmp_101 == 243)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_243_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 187 'store' <Predicate = (tmp_101 == 243)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 188 'br' <Predicate = (tmp_101 == 243)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_4_242_addr = getelementptr [256 x i12]* @A_V_4_242, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 189 'getelementptr' 'A_V_4_242_addr' <Predicate = (tmp_101 == 242)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_242_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 190 'store' <Predicate = (tmp_101 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 191 'br' <Predicate = (tmp_101 == 242)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_4_241_addr = getelementptr [256 x i12]* @A_V_4_241, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 192 'getelementptr' 'A_V_4_241_addr' <Predicate = (tmp_101 == 241)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_241_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 193 'store' <Predicate = (tmp_101 == 241)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 194 'br' <Predicate = (tmp_101 == 241)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_4_240_addr = getelementptr [256 x i12]* @A_V_4_240, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 195 'getelementptr' 'A_V_4_240_addr' <Predicate = (tmp_101 == 240)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_240_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 196 'store' <Predicate = (tmp_101 == 240)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 197 'br' <Predicate = (tmp_101 == 240)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%A_V_4_239_addr = getelementptr [256 x i12]* @A_V_4_239, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 198 'getelementptr' 'A_V_4_239_addr' <Predicate = (tmp_101 == 239)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_239_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 199 'store' <Predicate = (tmp_101 == 239)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 200 'br' <Predicate = (tmp_101 == 239)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%A_V_4_238_addr = getelementptr [256 x i12]* @A_V_4_238, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 201 'getelementptr' 'A_V_4_238_addr' <Predicate = (tmp_101 == 238)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_238_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 202 'store' <Predicate = (tmp_101 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 203 'br' <Predicate = (tmp_101 == 238)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%A_V_4_237_addr = getelementptr [256 x i12]* @A_V_4_237, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 204 'getelementptr' 'A_V_4_237_addr' <Predicate = (tmp_101 == 237)> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_237_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 205 'store' <Predicate = (tmp_101 == 237)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 206 'br' <Predicate = (tmp_101 == 237)> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%A_V_4_236_addr = getelementptr [256 x i12]* @A_V_4_236, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 207 'getelementptr' 'A_V_4_236_addr' <Predicate = (tmp_101 == 236)> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_236_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 208 'store' <Predicate = (tmp_101 == 236)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 209 'br' <Predicate = (tmp_101 == 236)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%A_V_4_235_addr = getelementptr [256 x i12]* @A_V_4_235, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 210 'getelementptr' 'A_V_4_235_addr' <Predicate = (tmp_101 == 235)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_235_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 211 'store' <Predicate = (tmp_101 == 235)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 212 'br' <Predicate = (tmp_101 == 235)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%A_V_4_234_addr = getelementptr [256 x i12]* @A_V_4_234, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 213 'getelementptr' 'A_V_4_234_addr' <Predicate = (tmp_101 == 234)> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_234_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 214 'store' <Predicate = (tmp_101 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 215 'br' <Predicate = (tmp_101 == 234)> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%A_V_4_233_addr = getelementptr [256 x i12]* @A_V_4_233, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 216 'getelementptr' 'A_V_4_233_addr' <Predicate = (tmp_101 == 233)> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_233_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 217 'store' <Predicate = (tmp_101 == 233)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 218 'br' <Predicate = (tmp_101 == 233)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%A_V_4_232_addr = getelementptr [256 x i12]* @A_V_4_232, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 219 'getelementptr' 'A_V_4_232_addr' <Predicate = (tmp_101 == 232)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_232_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 220 'store' <Predicate = (tmp_101 == 232)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 221 'br' <Predicate = (tmp_101 == 232)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%A_V_4_231_addr = getelementptr [256 x i12]* @A_V_4_231, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 222 'getelementptr' 'A_V_4_231_addr' <Predicate = (tmp_101 == 231)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_231_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 223 'store' <Predicate = (tmp_101 == 231)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 224 'br' <Predicate = (tmp_101 == 231)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%A_V_4_230_addr = getelementptr [256 x i12]* @A_V_4_230, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 225 'getelementptr' 'A_V_4_230_addr' <Predicate = (tmp_101 == 230)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_230_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 226 'store' <Predicate = (tmp_101 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 227 'br' <Predicate = (tmp_101 == 230)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%A_V_4_229_addr = getelementptr [256 x i12]* @A_V_4_229, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 228 'getelementptr' 'A_V_4_229_addr' <Predicate = (tmp_101 == 229)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_229_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 229 'store' <Predicate = (tmp_101 == 229)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 230 'br' <Predicate = (tmp_101 == 229)> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%A_V_4_228_addr = getelementptr [256 x i12]* @A_V_4_228, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 231 'getelementptr' 'A_V_4_228_addr' <Predicate = (tmp_101 == 228)> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_228_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 232 'store' <Predicate = (tmp_101 == 228)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 233 'br' <Predicate = (tmp_101 == 228)> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%A_V_4_227_addr = getelementptr [256 x i12]* @A_V_4_227, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 234 'getelementptr' 'A_V_4_227_addr' <Predicate = (tmp_101 == 227)> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_227_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 235 'store' <Predicate = (tmp_101 == 227)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 236 'br' <Predicate = (tmp_101 == 227)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%A_V_4_226_addr = getelementptr [256 x i12]* @A_V_4_226, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 237 'getelementptr' 'A_V_4_226_addr' <Predicate = (tmp_101 == 226)> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_226_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 238 'store' <Predicate = (tmp_101 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 239 'br' <Predicate = (tmp_101 == 226)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_4_225_addr = getelementptr [256 x i12]* @A_V_4_225, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 240 'getelementptr' 'A_V_4_225_addr' <Predicate = (tmp_101 == 225)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_225_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 241 'store' <Predicate = (tmp_101 == 225)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 242 'br' <Predicate = (tmp_101 == 225)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_4_224_addr = getelementptr [256 x i12]* @A_V_4_224, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 243 'getelementptr' 'A_V_4_224_addr' <Predicate = (tmp_101 == 224)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_224_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 244 'store' <Predicate = (tmp_101 == 224)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 245 'br' <Predicate = (tmp_101 == 224)> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%A_V_4_223_addr = getelementptr [256 x i12]* @A_V_4_223, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 246 'getelementptr' 'A_V_4_223_addr' <Predicate = (tmp_101 == 223)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_223_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 247 'store' <Predicate = (tmp_101 == 223)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 248 'br' <Predicate = (tmp_101 == 223)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%A_V_4_222_addr = getelementptr [256 x i12]* @A_V_4_222, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 249 'getelementptr' 'A_V_4_222_addr' <Predicate = (tmp_101 == 222)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_222_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 250 'store' <Predicate = (tmp_101 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 251 'br' <Predicate = (tmp_101 == 222)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%A_V_4_221_addr = getelementptr [256 x i12]* @A_V_4_221, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 252 'getelementptr' 'A_V_4_221_addr' <Predicate = (tmp_101 == 221)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_221_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 253 'store' <Predicate = (tmp_101 == 221)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 254 'br' <Predicate = (tmp_101 == 221)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%A_V_4_220_addr = getelementptr [256 x i12]* @A_V_4_220, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 255 'getelementptr' 'A_V_4_220_addr' <Predicate = (tmp_101 == 220)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_220_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 256 'store' <Predicate = (tmp_101 == 220)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 257 'br' <Predicate = (tmp_101 == 220)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%A_V_4_219_addr = getelementptr [256 x i12]* @A_V_4_219, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 258 'getelementptr' 'A_V_4_219_addr' <Predicate = (tmp_101 == 219)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_219_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 259 'store' <Predicate = (tmp_101 == 219)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 260 'br' <Predicate = (tmp_101 == 219)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%A_V_4_218_addr = getelementptr [256 x i12]* @A_V_4_218, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 261 'getelementptr' 'A_V_4_218_addr' <Predicate = (tmp_101 == 218)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_218_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 262 'store' <Predicate = (tmp_101 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 263 'br' <Predicate = (tmp_101 == 218)> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%A_V_4_217_addr = getelementptr [256 x i12]* @A_V_4_217, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 264 'getelementptr' 'A_V_4_217_addr' <Predicate = (tmp_101 == 217)> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_217_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 265 'store' <Predicate = (tmp_101 == 217)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 266 'br' <Predicate = (tmp_101 == 217)> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%A_V_4_216_addr = getelementptr [256 x i12]* @A_V_4_216, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 267 'getelementptr' 'A_V_4_216_addr' <Predicate = (tmp_101 == 216)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_216_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 268 'store' <Predicate = (tmp_101 == 216)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 269 'br' <Predicate = (tmp_101 == 216)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%A_V_4_215_addr = getelementptr [256 x i12]* @A_V_4_215, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 270 'getelementptr' 'A_V_4_215_addr' <Predicate = (tmp_101 == 215)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_215_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 271 'store' <Predicate = (tmp_101 == 215)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 272 'br' <Predicate = (tmp_101 == 215)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%A_V_4_214_addr = getelementptr [256 x i12]* @A_V_4_214, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 273 'getelementptr' 'A_V_4_214_addr' <Predicate = (tmp_101 == 214)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_214_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 274 'store' <Predicate = (tmp_101 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 275 'br' <Predicate = (tmp_101 == 214)> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%A_V_4_213_addr = getelementptr [256 x i12]* @A_V_4_213, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 276 'getelementptr' 'A_V_4_213_addr' <Predicate = (tmp_101 == 213)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_213_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 277 'store' <Predicate = (tmp_101 == 213)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 278 'br' <Predicate = (tmp_101 == 213)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%A_V_4_212_addr = getelementptr [256 x i12]* @A_V_4_212, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 279 'getelementptr' 'A_V_4_212_addr' <Predicate = (tmp_101 == 212)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_212_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 280 'store' <Predicate = (tmp_101 == 212)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 281 'br' <Predicate = (tmp_101 == 212)> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_4_211_addr = getelementptr [256 x i12]* @A_V_4_211, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 282 'getelementptr' 'A_V_4_211_addr' <Predicate = (tmp_101 == 211)> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_211_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 283 'store' <Predicate = (tmp_101 == 211)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 284 'br' <Predicate = (tmp_101 == 211)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%A_V_4_210_addr = getelementptr [256 x i12]* @A_V_4_210, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 285 'getelementptr' 'A_V_4_210_addr' <Predicate = (tmp_101 == 210)> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_210_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 286 'store' <Predicate = (tmp_101 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 287 'br' <Predicate = (tmp_101 == 210)> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%A_V_4_209_addr = getelementptr [256 x i12]* @A_V_4_209, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 288 'getelementptr' 'A_V_4_209_addr' <Predicate = (tmp_101 == 209)> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_209_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 289 'store' <Predicate = (tmp_101 == 209)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 290 'br' <Predicate = (tmp_101 == 209)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%A_V_4_208_addr = getelementptr [256 x i12]* @A_V_4_208, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 291 'getelementptr' 'A_V_4_208_addr' <Predicate = (tmp_101 == 208)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_208_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 292 'store' <Predicate = (tmp_101 == 208)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 293 'br' <Predicate = (tmp_101 == 208)> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%A_V_4_207_addr = getelementptr [256 x i12]* @A_V_4_207, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 294 'getelementptr' 'A_V_4_207_addr' <Predicate = (tmp_101 == 207)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_207_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 295 'store' <Predicate = (tmp_101 == 207)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 296 'br' <Predicate = (tmp_101 == 207)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%A_V_4_206_addr = getelementptr [256 x i12]* @A_V_4_206, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 297 'getelementptr' 'A_V_4_206_addr' <Predicate = (tmp_101 == 206)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_206_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 298 'store' <Predicate = (tmp_101 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 299 'br' <Predicate = (tmp_101 == 206)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%A_V_4_205_addr = getelementptr [256 x i12]* @A_V_4_205, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 300 'getelementptr' 'A_V_4_205_addr' <Predicate = (tmp_101 == 205)> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_205_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 301 'store' <Predicate = (tmp_101 == 205)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 302 'br' <Predicate = (tmp_101 == 205)> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%A_V_4_204_addr = getelementptr [256 x i12]* @A_V_4_204, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 303 'getelementptr' 'A_V_4_204_addr' <Predicate = (tmp_101 == 204)> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_204_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 304 'store' <Predicate = (tmp_101 == 204)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 305 'br' <Predicate = (tmp_101 == 204)> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%A_V_4_203_addr = getelementptr [256 x i12]* @A_V_4_203, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 306 'getelementptr' 'A_V_4_203_addr' <Predicate = (tmp_101 == 203)> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_203_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 307 'store' <Predicate = (tmp_101 == 203)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 308 'br' <Predicate = (tmp_101 == 203)> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%A_V_4_202_addr = getelementptr [256 x i12]* @A_V_4_202, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 309 'getelementptr' 'A_V_4_202_addr' <Predicate = (tmp_101 == 202)> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_202_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 310 'store' <Predicate = (tmp_101 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 311 'br' <Predicate = (tmp_101 == 202)> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%A_V_4_201_addr = getelementptr [256 x i12]* @A_V_4_201, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 312 'getelementptr' 'A_V_4_201_addr' <Predicate = (tmp_101 == 201)> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_201_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 313 'store' <Predicate = (tmp_101 == 201)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 314 'br' <Predicate = (tmp_101 == 201)> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%A_V_4_200_addr = getelementptr [256 x i12]* @A_V_4_200, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 315 'getelementptr' 'A_V_4_200_addr' <Predicate = (tmp_101 == 200)> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_200_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 316 'store' <Predicate = (tmp_101 == 200)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 317 'br' <Predicate = (tmp_101 == 200)> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%A_V_4_199_addr = getelementptr [256 x i12]* @A_V_4_199, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 318 'getelementptr' 'A_V_4_199_addr' <Predicate = (tmp_101 == 199)> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_199_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 319 'store' <Predicate = (tmp_101 == 199)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 320 'br' <Predicate = (tmp_101 == 199)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%A_V_4_198_addr = getelementptr [256 x i12]* @A_V_4_198, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 321 'getelementptr' 'A_V_4_198_addr' <Predicate = (tmp_101 == 198)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_198_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 322 'store' <Predicate = (tmp_101 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 323 'br' <Predicate = (tmp_101 == 198)> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%A_V_4_197_addr = getelementptr [256 x i12]* @A_V_4_197, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 324 'getelementptr' 'A_V_4_197_addr' <Predicate = (tmp_101 == 197)> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_197_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 325 'store' <Predicate = (tmp_101 == 197)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 326 'br' <Predicate = (tmp_101 == 197)> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%A_V_4_196_addr = getelementptr [256 x i12]* @A_V_4_196, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 327 'getelementptr' 'A_V_4_196_addr' <Predicate = (tmp_101 == 196)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_196_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 328 'store' <Predicate = (tmp_101 == 196)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 329 'br' <Predicate = (tmp_101 == 196)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%A_V_4_195_addr = getelementptr [256 x i12]* @A_V_4_195, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 330 'getelementptr' 'A_V_4_195_addr' <Predicate = (tmp_101 == 195)> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_195_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 331 'store' <Predicate = (tmp_101 == 195)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 332 'br' <Predicate = (tmp_101 == 195)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%A_V_4_194_addr = getelementptr [256 x i12]* @A_V_4_194, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 333 'getelementptr' 'A_V_4_194_addr' <Predicate = (tmp_101 == 194)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_194_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 334 'store' <Predicate = (tmp_101 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 335 'br' <Predicate = (tmp_101 == 194)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%A_V_4_193_addr = getelementptr [256 x i12]* @A_V_4_193, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 336 'getelementptr' 'A_V_4_193_addr' <Predicate = (tmp_101 == 193)> <Delay = 0.00>
ST_23 : Operation 337 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_193_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 337 'store' <Predicate = (tmp_101 == 193)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 338 'br' <Predicate = (tmp_101 == 193)> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%A_V_4_192_addr = getelementptr [256 x i12]* @A_V_4_192, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 339 'getelementptr' 'A_V_4_192_addr' <Predicate = (tmp_101 == 192)> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_192_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 340 'store' <Predicate = (tmp_101 == 192)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 341 'br' <Predicate = (tmp_101 == 192)> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%A_V_4_191_addr = getelementptr [256 x i12]* @A_V_4_191, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 342 'getelementptr' 'A_V_4_191_addr' <Predicate = (tmp_101 == 191)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_191_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 343 'store' <Predicate = (tmp_101 == 191)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 344 'br' <Predicate = (tmp_101 == 191)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%A_V_4_190_addr = getelementptr [256 x i12]* @A_V_4_190, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 345 'getelementptr' 'A_V_4_190_addr' <Predicate = (tmp_101 == 190)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_190_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 346 'store' <Predicate = (tmp_101 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 347 'br' <Predicate = (tmp_101 == 190)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%A_V_4_189_addr = getelementptr [256 x i12]* @A_V_4_189, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 348 'getelementptr' 'A_V_4_189_addr' <Predicate = (tmp_101 == 189)> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_189_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 349 'store' <Predicate = (tmp_101 == 189)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 350 'br' <Predicate = (tmp_101 == 189)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%A_V_4_188_addr = getelementptr [256 x i12]* @A_V_4_188, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 351 'getelementptr' 'A_V_4_188_addr' <Predicate = (tmp_101 == 188)> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_188_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 352 'store' <Predicate = (tmp_101 == 188)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 353 'br' <Predicate = (tmp_101 == 188)> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%A_V_4_187_addr = getelementptr [256 x i12]* @A_V_4_187, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 354 'getelementptr' 'A_V_4_187_addr' <Predicate = (tmp_101 == 187)> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_187_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 355 'store' <Predicate = (tmp_101 == 187)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 356 'br' <Predicate = (tmp_101 == 187)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%A_V_4_186_addr = getelementptr [256 x i12]* @A_V_4_186, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 357 'getelementptr' 'A_V_4_186_addr' <Predicate = (tmp_101 == 186)> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_186_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 358 'store' <Predicate = (tmp_101 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 359 'br' <Predicate = (tmp_101 == 186)> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%A_V_4_185_addr = getelementptr [256 x i12]* @A_V_4_185, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 360 'getelementptr' 'A_V_4_185_addr' <Predicate = (tmp_101 == 185)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_185_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 361 'store' <Predicate = (tmp_101 == 185)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 362 'br' <Predicate = (tmp_101 == 185)> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%A_V_4_184_addr = getelementptr [256 x i12]* @A_V_4_184, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 363 'getelementptr' 'A_V_4_184_addr' <Predicate = (tmp_101 == 184)> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_184_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 364 'store' <Predicate = (tmp_101 == 184)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 365 'br' <Predicate = (tmp_101 == 184)> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%A_V_4_183_addr = getelementptr [256 x i12]* @A_V_4_183, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 366 'getelementptr' 'A_V_4_183_addr' <Predicate = (tmp_101 == 183)> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_183_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 367 'store' <Predicate = (tmp_101 == 183)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 368 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 368 'br' <Predicate = (tmp_101 == 183)> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%A_V_4_182_addr = getelementptr [256 x i12]* @A_V_4_182, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 369 'getelementptr' 'A_V_4_182_addr' <Predicate = (tmp_101 == 182)> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_182_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 370 'store' <Predicate = (tmp_101 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 371 'br' <Predicate = (tmp_101 == 182)> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%A_V_4_181_addr = getelementptr [256 x i12]* @A_V_4_181, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 372 'getelementptr' 'A_V_4_181_addr' <Predicate = (tmp_101 == 181)> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_181_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 373 'store' <Predicate = (tmp_101 == 181)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 374 'br' <Predicate = (tmp_101 == 181)> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "%A_V_4_180_addr = getelementptr [256 x i12]* @A_V_4_180, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 375 'getelementptr' 'A_V_4_180_addr' <Predicate = (tmp_101 == 180)> <Delay = 0.00>
ST_23 : Operation 376 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_180_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 376 'store' <Predicate = (tmp_101 == 180)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 377 'br' <Predicate = (tmp_101 == 180)> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%A_V_4_179_addr = getelementptr [256 x i12]* @A_V_4_179, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 378 'getelementptr' 'A_V_4_179_addr' <Predicate = (tmp_101 == 179)> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_179_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 379 'store' <Predicate = (tmp_101 == 179)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 380 'br' <Predicate = (tmp_101 == 179)> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%A_V_4_178_addr = getelementptr [256 x i12]* @A_V_4_178, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 381 'getelementptr' 'A_V_4_178_addr' <Predicate = (tmp_101 == 178)> <Delay = 0.00>
ST_23 : Operation 382 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_178_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 382 'store' <Predicate = (tmp_101 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 383 'br' <Predicate = (tmp_101 == 178)> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%A_V_4_177_addr = getelementptr [256 x i12]* @A_V_4_177, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 384 'getelementptr' 'A_V_4_177_addr' <Predicate = (tmp_101 == 177)> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_177_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 385 'store' <Predicate = (tmp_101 == 177)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 386 'br' <Predicate = (tmp_101 == 177)> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%A_V_4_176_addr = getelementptr [256 x i12]* @A_V_4_176, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 387 'getelementptr' 'A_V_4_176_addr' <Predicate = (tmp_101 == 176)> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_176_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 388 'store' <Predicate = (tmp_101 == 176)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 389 'br' <Predicate = (tmp_101 == 176)> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%A_V_4_175_addr = getelementptr [256 x i12]* @A_V_4_175, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 390 'getelementptr' 'A_V_4_175_addr' <Predicate = (tmp_101 == 175)> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_175_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 391 'store' <Predicate = (tmp_101 == 175)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 392 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 392 'br' <Predicate = (tmp_101 == 175)> <Delay = 0.00>
ST_23 : Operation 393 [1/1] (0.00ns)   --->   "%A_V_4_174_addr = getelementptr [256 x i12]* @A_V_4_174, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 393 'getelementptr' 'A_V_4_174_addr' <Predicate = (tmp_101 == 174)> <Delay = 0.00>
ST_23 : Operation 394 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_174_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 394 'store' <Predicate = (tmp_101 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 395 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 395 'br' <Predicate = (tmp_101 == 174)> <Delay = 0.00>
ST_23 : Operation 396 [1/1] (0.00ns)   --->   "%A_V_4_173_addr = getelementptr [256 x i12]* @A_V_4_173, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 396 'getelementptr' 'A_V_4_173_addr' <Predicate = (tmp_101 == 173)> <Delay = 0.00>
ST_23 : Operation 397 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_173_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 397 'store' <Predicate = (tmp_101 == 173)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 398 'br' <Predicate = (tmp_101 == 173)> <Delay = 0.00>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%A_V_4_172_addr = getelementptr [256 x i12]* @A_V_4_172, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 399 'getelementptr' 'A_V_4_172_addr' <Predicate = (tmp_101 == 172)> <Delay = 0.00>
ST_23 : Operation 400 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_172_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 400 'store' <Predicate = (tmp_101 == 172)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 401 'br' <Predicate = (tmp_101 == 172)> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%A_V_4_171_addr = getelementptr [256 x i12]* @A_V_4_171, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 402 'getelementptr' 'A_V_4_171_addr' <Predicate = (tmp_101 == 171)> <Delay = 0.00>
ST_23 : Operation 403 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_171_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 403 'store' <Predicate = (tmp_101 == 171)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 404 'br' <Predicate = (tmp_101 == 171)> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%A_V_4_170_addr = getelementptr [256 x i12]* @A_V_4_170, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 405 'getelementptr' 'A_V_4_170_addr' <Predicate = (tmp_101 == 170)> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_170_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 406 'store' <Predicate = (tmp_101 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 407 'br' <Predicate = (tmp_101 == 170)> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%A_V_4_169_addr = getelementptr [256 x i12]* @A_V_4_169, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 408 'getelementptr' 'A_V_4_169_addr' <Predicate = (tmp_101 == 169)> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_169_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 409 'store' <Predicate = (tmp_101 == 169)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 410 'br' <Predicate = (tmp_101 == 169)> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "%A_V_4_168_addr = getelementptr [256 x i12]* @A_V_4_168, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 411 'getelementptr' 'A_V_4_168_addr' <Predicate = (tmp_101 == 168)> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_168_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 412 'store' <Predicate = (tmp_101 == 168)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 413 'br' <Predicate = (tmp_101 == 168)> <Delay = 0.00>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%A_V_4_167_addr = getelementptr [256 x i12]* @A_V_4_167, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 414 'getelementptr' 'A_V_4_167_addr' <Predicate = (tmp_101 == 167)> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_167_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 415 'store' <Predicate = (tmp_101 == 167)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 416 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 416 'br' <Predicate = (tmp_101 == 167)> <Delay = 0.00>
ST_23 : Operation 417 [1/1] (0.00ns)   --->   "%A_V_4_166_addr = getelementptr [256 x i12]* @A_V_4_166, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 417 'getelementptr' 'A_V_4_166_addr' <Predicate = (tmp_101 == 166)> <Delay = 0.00>
ST_23 : Operation 418 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_166_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 418 'store' <Predicate = (tmp_101 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 419 'br' <Predicate = (tmp_101 == 166)> <Delay = 0.00>
ST_23 : Operation 420 [1/1] (0.00ns)   --->   "%A_V_4_165_addr = getelementptr [256 x i12]* @A_V_4_165, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 420 'getelementptr' 'A_V_4_165_addr' <Predicate = (tmp_101 == 165)> <Delay = 0.00>
ST_23 : Operation 421 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_165_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 421 'store' <Predicate = (tmp_101 == 165)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 422 'br' <Predicate = (tmp_101 == 165)> <Delay = 0.00>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%A_V_4_164_addr = getelementptr [256 x i12]* @A_V_4_164, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 423 'getelementptr' 'A_V_4_164_addr' <Predicate = (tmp_101 == 164)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_164_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 424 'store' <Predicate = (tmp_101 == 164)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 425 'br' <Predicate = (tmp_101 == 164)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%A_V_4_163_addr = getelementptr [256 x i12]* @A_V_4_163, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 426 'getelementptr' 'A_V_4_163_addr' <Predicate = (tmp_101 == 163)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_163_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 427 'store' <Predicate = (tmp_101 == 163)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 428 'br' <Predicate = (tmp_101 == 163)> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (0.00ns)   --->   "%A_V_4_162_addr = getelementptr [256 x i12]* @A_V_4_162, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 429 'getelementptr' 'A_V_4_162_addr' <Predicate = (tmp_101 == 162)> <Delay = 0.00>
ST_23 : Operation 430 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_162_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 430 'store' <Predicate = (tmp_101 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 431 'br' <Predicate = (tmp_101 == 162)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%A_V_4_161_addr = getelementptr [256 x i12]* @A_V_4_161, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 432 'getelementptr' 'A_V_4_161_addr' <Predicate = (tmp_101 == 161)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_161_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 433 'store' <Predicate = (tmp_101 == 161)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 434 'br' <Predicate = (tmp_101 == 161)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "%A_V_4_160_addr = getelementptr [256 x i12]* @A_V_4_160, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 435 'getelementptr' 'A_V_4_160_addr' <Predicate = (tmp_101 == 160)> <Delay = 0.00>
ST_23 : Operation 436 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_160_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 436 'store' <Predicate = (tmp_101 == 160)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 437 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 437 'br' <Predicate = (tmp_101 == 160)> <Delay = 0.00>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "%A_V_4_159_addr = getelementptr [256 x i12]* @A_V_4_159, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 438 'getelementptr' 'A_V_4_159_addr' <Predicate = (tmp_101 == 159)> <Delay = 0.00>
ST_23 : Operation 439 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_159_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 439 'store' <Predicate = (tmp_101 == 159)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 440 'br' <Predicate = (tmp_101 == 159)> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%A_V_4_158_addr = getelementptr [256 x i12]* @A_V_4_158, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 441 'getelementptr' 'A_V_4_158_addr' <Predicate = (tmp_101 == 158)> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_158_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 442 'store' <Predicate = (tmp_101 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 443 'br' <Predicate = (tmp_101 == 158)> <Delay = 0.00>
ST_23 : Operation 444 [1/1] (0.00ns)   --->   "%A_V_4_157_addr = getelementptr [256 x i12]* @A_V_4_157, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 444 'getelementptr' 'A_V_4_157_addr' <Predicate = (tmp_101 == 157)> <Delay = 0.00>
ST_23 : Operation 445 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_157_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 445 'store' <Predicate = (tmp_101 == 157)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 446 'br' <Predicate = (tmp_101 == 157)> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%A_V_4_156_addr = getelementptr [256 x i12]* @A_V_4_156, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 447 'getelementptr' 'A_V_4_156_addr' <Predicate = (tmp_101 == 156)> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_156_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 448 'store' <Predicate = (tmp_101 == 156)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 449 'br' <Predicate = (tmp_101 == 156)> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%A_V_4_155_addr = getelementptr [256 x i12]* @A_V_4_155, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 450 'getelementptr' 'A_V_4_155_addr' <Predicate = (tmp_101 == 155)> <Delay = 0.00>
ST_23 : Operation 451 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_155_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 451 'store' <Predicate = (tmp_101 == 155)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 452 'br' <Predicate = (tmp_101 == 155)> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%A_V_4_154_addr = getelementptr [256 x i12]* @A_V_4_154, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 453 'getelementptr' 'A_V_4_154_addr' <Predicate = (tmp_101 == 154)> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_154_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 454 'store' <Predicate = (tmp_101 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 455 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 455 'br' <Predicate = (tmp_101 == 154)> <Delay = 0.00>
ST_23 : Operation 456 [1/1] (0.00ns)   --->   "%A_V_4_153_addr = getelementptr [256 x i12]* @A_V_4_153, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 456 'getelementptr' 'A_V_4_153_addr' <Predicate = (tmp_101 == 153)> <Delay = 0.00>
ST_23 : Operation 457 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_153_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 457 'store' <Predicate = (tmp_101 == 153)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 458 'br' <Predicate = (tmp_101 == 153)> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%A_V_4_152_addr = getelementptr [256 x i12]* @A_V_4_152, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 459 'getelementptr' 'A_V_4_152_addr' <Predicate = (tmp_101 == 152)> <Delay = 0.00>
ST_23 : Operation 460 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_152_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 460 'store' <Predicate = (tmp_101 == 152)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 461 'br' <Predicate = (tmp_101 == 152)> <Delay = 0.00>
ST_23 : Operation 462 [1/1] (0.00ns)   --->   "%A_V_4_151_addr = getelementptr [256 x i12]* @A_V_4_151, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 462 'getelementptr' 'A_V_4_151_addr' <Predicate = (tmp_101 == 151)> <Delay = 0.00>
ST_23 : Operation 463 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_151_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 463 'store' <Predicate = (tmp_101 == 151)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 464 'br' <Predicate = (tmp_101 == 151)> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%A_V_4_150_addr = getelementptr [256 x i12]* @A_V_4_150, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 465 'getelementptr' 'A_V_4_150_addr' <Predicate = (tmp_101 == 150)> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_150_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 466 'store' <Predicate = (tmp_101 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 467 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 467 'br' <Predicate = (tmp_101 == 150)> <Delay = 0.00>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%A_V_4_149_addr = getelementptr [256 x i12]* @A_V_4_149, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 468 'getelementptr' 'A_V_4_149_addr' <Predicate = (tmp_101 == 149)> <Delay = 0.00>
ST_23 : Operation 469 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_149_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 469 'store' <Predicate = (tmp_101 == 149)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 470 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 470 'br' <Predicate = (tmp_101 == 149)> <Delay = 0.00>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%A_V_4_148_addr = getelementptr [256 x i12]* @A_V_4_148, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 471 'getelementptr' 'A_V_4_148_addr' <Predicate = (tmp_101 == 148)> <Delay = 0.00>
ST_23 : Operation 472 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_148_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 472 'store' <Predicate = (tmp_101 == 148)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 473 'br' <Predicate = (tmp_101 == 148)> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%A_V_4_147_addr = getelementptr [256 x i12]* @A_V_4_147, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 474 'getelementptr' 'A_V_4_147_addr' <Predicate = (tmp_101 == 147)> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_147_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 475 'store' <Predicate = (tmp_101 == 147)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 476 'br' <Predicate = (tmp_101 == 147)> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%A_V_4_146_addr = getelementptr [256 x i12]* @A_V_4_146, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 477 'getelementptr' 'A_V_4_146_addr' <Predicate = (tmp_101 == 146)> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_146_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 478 'store' <Predicate = (tmp_101 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 479 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 479 'br' <Predicate = (tmp_101 == 146)> <Delay = 0.00>
ST_23 : Operation 480 [1/1] (0.00ns)   --->   "%A_V_4_145_addr = getelementptr [256 x i12]* @A_V_4_145, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 480 'getelementptr' 'A_V_4_145_addr' <Predicate = (tmp_101 == 145)> <Delay = 0.00>
ST_23 : Operation 481 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_145_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 481 'store' <Predicate = (tmp_101 == 145)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 482 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 482 'br' <Predicate = (tmp_101 == 145)> <Delay = 0.00>
ST_23 : Operation 483 [1/1] (0.00ns)   --->   "%A_V_4_144_addr = getelementptr [256 x i12]* @A_V_4_144, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 483 'getelementptr' 'A_V_4_144_addr' <Predicate = (tmp_101 == 144)> <Delay = 0.00>
ST_23 : Operation 484 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_144_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 484 'store' <Predicate = (tmp_101 == 144)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 485 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 485 'br' <Predicate = (tmp_101 == 144)> <Delay = 0.00>
ST_23 : Operation 486 [1/1] (0.00ns)   --->   "%A_V_4_143_addr = getelementptr [256 x i12]* @A_V_4_143, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 486 'getelementptr' 'A_V_4_143_addr' <Predicate = (tmp_101 == 143)> <Delay = 0.00>
ST_23 : Operation 487 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_143_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 487 'store' <Predicate = (tmp_101 == 143)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 488 'br' <Predicate = (tmp_101 == 143)> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (0.00ns)   --->   "%A_V_4_142_addr = getelementptr [256 x i12]* @A_V_4_142, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 489 'getelementptr' 'A_V_4_142_addr' <Predicate = (tmp_101 == 142)> <Delay = 0.00>
ST_23 : Operation 490 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_142_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 490 'store' <Predicate = (tmp_101 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 491 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 491 'br' <Predicate = (tmp_101 == 142)> <Delay = 0.00>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%A_V_4_141_addr = getelementptr [256 x i12]* @A_V_4_141, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 492 'getelementptr' 'A_V_4_141_addr' <Predicate = (tmp_101 == 141)> <Delay = 0.00>
ST_23 : Operation 493 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_141_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 493 'store' <Predicate = (tmp_101 == 141)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 494 'br' <Predicate = (tmp_101 == 141)> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%A_V_4_140_addr = getelementptr [256 x i12]* @A_V_4_140, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 495 'getelementptr' 'A_V_4_140_addr' <Predicate = (tmp_101 == 140)> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_140_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 496 'store' <Predicate = (tmp_101 == 140)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 497 'br' <Predicate = (tmp_101 == 140)> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%A_V_4_139_addr = getelementptr [256 x i12]* @A_V_4_139, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 498 'getelementptr' 'A_V_4_139_addr' <Predicate = (tmp_101 == 139)> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_139_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 499 'store' <Predicate = (tmp_101 == 139)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 500 'br' <Predicate = (tmp_101 == 139)> <Delay = 0.00>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%A_V_4_138_addr = getelementptr [256 x i12]* @A_V_4_138, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 501 'getelementptr' 'A_V_4_138_addr' <Predicate = (tmp_101 == 138)> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_138_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 502 'store' <Predicate = (tmp_101 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 503 'br' <Predicate = (tmp_101 == 138)> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%A_V_4_137_addr = getelementptr [256 x i12]* @A_V_4_137, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 504 'getelementptr' 'A_V_4_137_addr' <Predicate = (tmp_101 == 137)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_137_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 505 'store' <Predicate = (tmp_101 == 137)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 506 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 506 'br' <Predicate = (tmp_101 == 137)> <Delay = 0.00>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%A_V_4_136_addr = getelementptr [256 x i12]* @A_V_4_136, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 507 'getelementptr' 'A_V_4_136_addr' <Predicate = (tmp_101 == 136)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_136_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 508 'store' <Predicate = (tmp_101 == 136)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 509 'br' <Predicate = (tmp_101 == 136)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%A_V_4_135_addr = getelementptr [256 x i12]* @A_V_4_135, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 510 'getelementptr' 'A_V_4_135_addr' <Predicate = (tmp_101 == 135)> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_135_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 511 'store' <Predicate = (tmp_101 == 135)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 512 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 512 'br' <Predicate = (tmp_101 == 135)> <Delay = 0.00>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%A_V_4_134_addr = getelementptr [256 x i12]* @A_V_4_134, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 513 'getelementptr' 'A_V_4_134_addr' <Predicate = (tmp_101 == 134)> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_134_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 514 'store' <Predicate = (tmp_101 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 515 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 515 'br' <Predicate = (tmp_101 == 134)> <Delay = 0.00>
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%A_V_4_133_addr = getelementptr [256 x i12]* @A_V_4_133, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 516 'getelementptr' 'A_V_4_133_addr' <Predicate = (tmp_101 == 133)> <Delay = 0.00>
ST_23 : Operation 517 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_133_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 517 'store' <Predicate = (tmp_101 == 133)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 518 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 518 'br' <Predicate = (tmp_101 == 133)> <Delay = 0.00>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%A_V_4_132_addr = getelementptr [256 x i12]* @A_V_4_132, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 519 'getelementptr' 'A_V_4_132_addr' <Predicate = (tmp_101 == 132)> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_132_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 520 'store' <Predicate = (tmp_101 == 132)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 521 'br' <Predicate = (tmp_101 == 132)> <Delay = 0.00>
ST_23 : Operation 522 [1/1] (0.00ns)   --->   "%A_V_4_131_addr = getelementptr [256 x i12]* @A_V_4_131, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 522 'getelementptr' 'A_V_4_131_addr' <Predicate = (tmp_101 == 131)> <Delay = 0.00>
ST_23 : Operation 523 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_131_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 523 'store' <Predicate = (tmp_101 == 131)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 524 'br' <Predicate = (tmp_101 == 131)> <Delay = 0.00>
ST_23 : Operation 525 [1/1] (0.00ns)   --->   "%A_V_4_130_addr = getelementptr [256 x i12]* @A_V_4_130, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 525 'getelementptr' 'A_V_4_130_addr' <Predicate = (tmp_101 == 130)> <Delay = 0.00>
ST_23 : Operation 526 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_130_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 526 'store' <Predicate = (tmp_101 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 527 'br' <Predicate = (tmp_101 == 130)> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%A_V_4_129_addr = getelementptr [256 x i12]* @A_V_4_129, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 528 'getelementptr' 'A_V_4_129_addr' <Predicate = (tmp_101 == 129)> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_129_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 529 'store' <Predicate = (tmp_101 == 129)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 530 'br' <Predicate = (tmp_101 == 129)> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%A_V_4_128_addr = getelementptr [256 x i12]* @A_V_4_128, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 531 'getelementptr' 'A_V_4_128_addr' <Predicate = (tmp_101 == 128)> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_128_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 532 'store' <Predicate = (tmp_101 == 128)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 533 'br' <Predicate = (tmp_101 == 128)> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%A_V_4_127_addr = getelementptr [256 x i12]* @A_V_4_127, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 534 'getelementptr' 'A_V_4_127_addr' <Predicate = (tmp_101 == 127)> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_127_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 535 'store' <Predicate = (tmp_101 == 127)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 536 'br' <Predicate = (tmp_101 == 127)> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%A_V_4_126_addr = getelementptr [256 x i12]* @A_V_4_126, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 537 'getelementptr' 'A_V_4_126_addr' <Predicate = (tmp_101 == 126)> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_126_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 538 'store' <Predicate = (tmp_101 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 539 'br' <Predicate = (tmp_101 == 126)> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%A_V_4_125_addr = getelementptr [256 x i12]* @A_V_4_125, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 540 'getelementptr' 'A_V_4_125_addr' <Predicate = (tmp_101 == 125)> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_125_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 541 'store' <Predicate = (tmp_101 == 125)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 542 'br' <Predicate = (tmp_101 == 125)> <Delay = 0.00>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%A_V_4_124_addr = getelementptr [256 x i12]* @A_V_4_124, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 543 'getelementptr' 'A_V_4_124_addr' <Predicate = (tmp_101 == 124)> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_124_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 544 'store' <Predicate = (tmp_101 == 124)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 545 'br' <Predicate = (tmp_101 == 124)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%A_V_4_123_addr = getelementptr [256 x i12]* @A_V_4_123, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 546 'getelementptr' 'A_V_4_123_addr' <Predicate = (tmp_101 == 123)> <Delay = 0.00>
ST_23 : Operation 547 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_123_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 547 'store' <Predicate = (tmp_101 == 123)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 548 'br' <Predicate = (tmp_101 == 123)> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%A_V_4_122_addr = getelementptr [256 x i12]* @A_V_4_122, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 549 'getelementptr' 'A_V_4_122_addr' <Predicate = (tmp_101 == 122)> <Delay = 0.00>
ST_23 : Operation 550 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_122_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 550 'store' <Predicate = (tmp_101 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 551 'br' <Predicate = (tmp_101 == 122)> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "%A_V_4_121_addr = getelementptr [256 x i12]* @A_V_4_121, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 552 'getelementptr' 'A_V_4_121_addr' <Predicate = (tmp_101 == 121)> <Delay = 0.00>
ST_23 : Operation 553 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_121_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 553 'store' <Predicate = (tmp_101 == 121)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 554 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 554 'br' <Predicate = (tmp_101 == 121)> <Delay = 0.00>
ST_23 : Operation 555 [1/1] (0.00ns)   --->   "%A_V_4_120_addr = getelementptr [256 x i12]* @A_V_4_120, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 555 'getelementptr' 'A_V_4_120_addr' <Predicate = (tmp_101 == 120)> <Delay = 0.00>
ST_23 : Operation 556 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_120_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 556 'store' <Predicate = (tmp_101 == 120)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 557 'br' <Predicate = (tmp_101 == 120)> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%A_V_4_119_addr = getelementptr [256 x i12]* @A_V_4_119, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 558 'getelementptr' 'A_V_4_119_addr' <Predicate = (tmp_101 == 119)> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_119_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 559 'store' <Predicate = (tmp_101 == 119)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 560 'br' <Predicate = (tmp_101 == 119)> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%A_V_4_118_addr = getelementptr [256 x i12]* @A_V_4_118, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 561 'getelementptr' 'A_V_4_118_addr' <Predicate = (tmp_101 == 118)> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_118_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 562 'store' <Predicate = (tmp_101 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 563 'br' <Predicate = (tmp_101 == 118)> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (0.00ns)   --->   "%A_V_4_117_addr = getelementptr [256 x i12]* @A_V_4_117, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 564 'getelementptr' 'A_V_4_117_addr' <Predicate = (tmp_101 == 117)> <Delay = 0.00>
ST_23 : Operation 565 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_117_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 565 'store' <Predicate = (tmp_101 == 117)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 566 'br' <Predicate = (tmp_101 == 117)> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%A_V_4_116_addr = getelementptr [256 x i12]* @A_V_4_116, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 567 'getelementptr' 'A_V_4_116_addr' <Predicate = (tmp_101 == 116)> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_116_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 568 'store' <Predicate = (tmp_101 == 116)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 569 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 569 'br' <Predicate = (tmp_101 == 116)> <Delay = 0.00>
ST_23 : Operation 570 [1/1] (0.00ns)   --->   "%A_V_4_115_addr = getelementptr [256 x i12]* @A_V_4_115, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 570 'getelementptr' 'A_V_4_115_addr' <Predicate = (tmp_101 == 115)> <Delay = 0.00>
ST_23 : Operation 571 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_115_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 571 'store' <Predicate = (tmp_101 == 115)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 572 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 572 'br' <Predicate = (tmp_101 == 115)> <Delay = 0.00>
ST_23 : Operation 573 [1/1] (0.00ns)   --->   "%A_V_4_114_addr = getelementptr [256 x i12]* @A_V_4_114, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 573 'getelementptr' 'A_V_4_114_addr' <Predicate = (tmp_101 == 114)> <Delay = 0.00>
ST_23 : Operation 574 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_114_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 574 'store' <Predicate = (tmp_101 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 575 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 575 'br' <Predicate = (tmp_101 == 114)> <Delay = 0.00>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%A_V_4_113_addr = getelementptr [256 x i12]* @A_V_4_113, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 576 'getelementptr' 'A_V_4_113_addr' <Predicate = (tmp_101 == 113)> <Delay = 0.00>
ST_23 : Operation 577 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_113_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 577 'store' <Predicate = (tmp_101 == 113)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 578 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 578 'br' <Predicate = (tmp_101 == 113)> <Delay = 0.00>
ST_23 : Operation 579 [1/1] (0.00ns)   --->   "%A_V_4_112_addr = getelementptr [256 x i12]* @A_V_4_112, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 579 'getelementptr' 'A_V_4_112_addr' <Predicate = (tmp_101 == 112)> <Delay = 0.00>
ST_23 : Operation 580 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_112_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 580 'store' <Predicate = (tmp_101 == 112)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 581 'br' <Predicate = (tmp_101 == 112)> <Delay = 0.00>
ST_23 : Operation 582 [1/1] (0.00ns)   --->   "%A_V_4_111_addr = getelementptr [256 x i12]* @A_V_4_111, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 582 'getelementptr' 'A_V_4_111_addr' <Predicate = (tmp_101 == 111)> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_111_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 583 'store' <Predicate = (tmp_101 == 111)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 584 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 584 'br' <Predicate = (tmp_101 == 111)> <Delay = 0.00>
ST_23 : Operation 585 [1/1] (0.00ns)   --->   "%A_V_4_110_addr = getelementptr [256 x i12]* @A_V_4_110, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 585 'getelementptr' 'A_V_4_110_addr' <Predicate = (tmp_101 == 110)> <Delay = 0.00>
ST_23 : Operation 586 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_110_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 586 'store' <Predicate = (tmp_101 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 587 'br' <Predicate = (tmp_101 == 110)> <Delay = 0.00>
ST_23 : Operation 588 [1/1] (0.00ns)   --->   "%A_V_4_109_addr = getelementptr [256 x i12]* @A_V_4_109, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 588 'getelementptr' 'A_V_4_109_addr' <Predicate = (tmp_101 == 109)> <Delay = 0.00>
ST_23 : Operation 589 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_109_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 589 'store' <Predicate = (tmp_101 == 109)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 590 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 590 'br' <Predicate = (tmp_101 == 109)> <Delay = 0.00>
ST_23 : Operation 591 [1/1] (0.00ns)   --->   "%A_V_4_108_addr = getelementptr [256 x i12]* @A_V_4_108, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 591 'getelementptr' 'A_V_4_108_addr' <Predicate = (tmp_101 == 108)> <Delay = 0.00>
ST_23 : Operation 592 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_108_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 592 'store' <Predicate = (tmp_101 == 108)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 593 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 593 'br' <Predicate = (tmp_101 == 108)> <Delay = 0.00>
ST_23 : Operation 594 [1/1] (0.00ns)   --->   "%A_V_4_107_addr = getelementptr [256 x i12]* @A_V_4_107, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 594 'getelementptr' 'A_V_4_107_addr' <Predicate = (tmp_101 == 107)> <Delay = 0.00>
ST_23 : Operation 595 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_107_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 595 'store' <Predicate = (tmp_101 == 107)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 596 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 596 'br' <Predicate = (tmp_101 == 107)> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (0.00ns)   --->   "%A_V_4_106_addr = getelementptr [256 x i12]* @A_V_4_106, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 597 'getelementptr' 'A_V_4_106_addr' <Predicate = (tmp_101 == 106)> <Delay = 0.00>
ST_23 : Operation 598 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_106_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 598 'store' <Predicate = (tmp_101 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 599 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 599 'br' <Predicate = (tmp_101 == 106)> <Delay = 0.00>
ST_23 : Operation 600 [1/1] (0.00ns)   --->   "%A_V_4_105_addr = getelementptr [256 x i12]* @A_V_4_105, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 600 'getelementptr' 'A_V_4_105_addr' <Predicate = (tmp_101 == 105)> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_105_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 601 'store' <Predicate = (tmp_101 == 105)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 602 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 602 'br' <Predicate = (tmp_101 == 105)> <Delay = 0.00>
ST_23 : Operation 603 [1/1] (0.00ns)   --->   "%A_V_4_104_addr = getelementptr [256 x i12]* @A_V_4_104, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 603 'getelementptr' 'A_V_4_104_addr' <Predicate = (tmp_101 == 104)> <Delay = 0.00>
ST_23 : Operation 604 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_104_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 604 'store' <Predicate = (tmp_101 == 104)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 605 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 605 'br' <Predicate = (tmp_101 == 104)> <Delay = 0.00>
ST_23 : Operation 606 [1/1] (0.00ns)   --->   "%A_V_4_103_addr = getelementptr [256 x i12]* @A_V_4_103, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 606 'getelementptr' 'A_V_4_103_addr' <Predicate = (tmp_101 == 103)> <Delay = 0.00>
ST_23 : Operation 607 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_103_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 607 'store' <Predicate = (tmp_101 == 103)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 608 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 608 'br' <Predicate = (tmp_101 == 103)> <Delay = 0.00>
ST_23 : Operation 609 [1/1] (0.00ns)   --->   "%A_V_4_102_addr = getelementptr [256 x i12]* @A_V_4_102, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 609 'getelementptr' 'A_V_4_102_addr' <Predicate = (tmp_101 == 102)> <Delay = 0.00>
ST_23 : Operation 610 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_102_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 610 'store' <Predicate = (tmp_101 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 611 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 611 'br' <Predicate = (tmp_101 == 102)> <Delay = 0.00>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%A_V_4_101_addr = getelementptr [256 x i12]* @A_V_4_101, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 612 'getelementptr' 'A_V_4_101_addr' <Predicate = (tmp_101 == 101)> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_101_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 613 'store' <Predicate = (tmp_101 == 101)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 614 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 614 'br' <Predicate = (tmp_101 == 101)> <Delay = 0.00>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "%A_V_4_100_addr = getelementptr [256 x i12]* @A_V_4_100, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 615 'getelementptr' 'A_V_4_100_addr' <Predicate = (tmp_101 == 100)> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_100_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 616 'store' <Predicate = (tmp_101 == 100)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 617 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 617 'br' <Predicate = (tmp_101 == 100)> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%A_V_4_99_addr = getelementptr [256 x i12]* @A_V_4_99, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 618 'getelementptr' 'A_V_4_99_addr' <Predicate = (tmp_101 == 99)> <Delay = 0.00>
ST_23 : Operation 619 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_99_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 619 'store' <Predicate = (tmp_101 == 99)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 620 'br' <Predicate = (tmp_101 == 99)> <Delay = 0.00>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "%A_V_4_98_addr = getelementptr [256 x i12]* @A_V_4_98, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 621 'getelementptr' 'A_V_4_98_addr' <Predicate = (tmp_101 == 98)> <Delay = 0.00>
ST_23 : Operation 622 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_98_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 622 'store' <Predicate = (tmp_101 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 623 'br' <Predicate = (tmp_101 == 98)> <Delay = 0.00>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "%A_V_4_97_addr = getelementptr [256 x i12]* @A_V_4_97, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 624 'getelementptr' 'A_V_4_97_addr' <Predicate = (tmp_101 == 97)> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_97_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 625 'store' <Predicate = (tmp_101 == 97)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 626 'br' <Predicate = (tmp_101 == 97)> <Delay = 0.00>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%A_V_4_96_addr = getelementptr [256 x i12]* @A_V_4_96, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 627 'getelementptr' 'A_V_4_96_addr' <Predicate = (tmp_101 == 96)> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_96_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 628 'store' <Predicate = (tmp_101 == 96)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 629 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 629 'br' <Predicate = (tmp_101 == 96)> <Delay = 0.00>
ST_23 : Operation 630 [1/1] (0.00ns)   --->   "%A_V_4_95_addr = getelementptr [256 x i12]* @A_V_4_95, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 630 'getelementptr' 'A_V_4_95_addr' <Predicate = (tmp_101 == 95)> <Delay = 0.00>
ST_23 : Operation 631 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_95_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 631 'store' <Predicate = (tmp_101 == 95)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 632 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 632 'br' <Predicate = (tmp_101 == 95)> <Delay = 0.00>
ST_23 : Operation 633 [1/1] (0.00ns)   --->   "%A_V_4_94_addr = getelementptr [256 x i12]* @A_V_4_94, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 633 'getelementptr' 'A_V_4_94_addr' <Predicate = (tmp_101 == 94)> <Delay = 0.00>
ST_23 : Operation 634 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_94_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 634 'store' <Predicate = (tmp_101 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 635 'br' <Predicate = (tmp_101 == 94)> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%A_V_4_93_addr = getelementptr [256 x i12]* @A_V_4_93, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 636 'getelementptr' 'A_V_4_93_addr' <Predicate = (tmp_101 == 93)> <Delay = 0.00>
ST_23 : Operation 637 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_93_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 637 'store' <Predicate = (tmp_101 == 93)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 638 'br' <Predicate = (tmp_101 == 93)> <Delay = 0.00>
ST_23 : Operation 639 [1/1] (0.00ns)   --->   "%A_V_4_92_addr = getelementptr [256 x i12]* @A_V_4_92, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 639 'getelementptr' 'A_V_4_92_addr' <Predicate = (tmp_101 == 92)> <Delay = 0.00>
ST_23 : Operation 640 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_92_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 640 'store' <Predicate = (tmp_101 == 92)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 641 'br' <Predicate = (tmp_101 == 92)> <Delay = 0.00>
ST_23 : Operation 642 [1/1] (0.00ns)   --->   "%A_V_4_91_addr = getelementptr [256 x i12]* @A_V_4_91, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 642 'getelementptr' 'A_V_4_91_addr' <Predicate = (tmp_101 == 91)> <Delay = 0.00>
ST_23 : Operation 643 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_91_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 643 'store' <Predicate = (tmp_101 == 91)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 644 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 644 'br' <Predicate = (tmp_101 == 91)> <Delay = 0.00>
ST_23 : Operation 645 [1/1] (0.00ns)   --->   "%A_V_4_90_addr = getelementptr [256 x i12]* @A_V_4_90, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 645 'getelementptr' 'A_V_4_90_addr' <Predicate = (tmp_101 == 90)> <Delay = 0.00>
ST_23 : Operation 646 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_90_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 646 'store' <Predicate = (tmp_101 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 647 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 647 'br' <Predicate = (tmp_101 == 90)> <Delay = 0.00>
ST_23 : Operation 648 [1/1] (0.00ns)   --->   "%A_V_4_89_addr = getelementptr [256 x i12]* @A_V_4_89, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 648 'getelementptr' 'A_V_4_89_addr' <Predicate = (tmp_101 == 89)> <Delay = 0.00>
ST_23 : Operation 649 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_89_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 649 'store' <Predicate = (tmp_101 == 89)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 650 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 650 'br' <Predicate = (tmp_101 == 89)> <Delay = 0.00>
ST_23 : Operation 651 [1/1] (0.00ns)   --->   "%A_V_4_88_addr = getelementptr [256 x i12]* @A_V_4_88, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 651 'getelementptr' 'A_V_4_88_addr' <Predicate = (tmp_101 == 88)> <Delay = 0.00>
ST_23 : Operation 652 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_88_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 652 'store' <Predicate = (tmp_101 == 88)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 653 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 653 'br' <Predicate = (tmp_101 == 88)> <Delay = 0.00>
ST_23 : Operation 654 [1/1] (0.00ns)   --->   "%A_V_4_87_addr = getelementptr [256 x i12]* @A_V_4_87, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 654 'getelementptr' 'A_V_4_87_addr' <Predicate = (tmp_101 == 87)> <Delay = 0.00>
ST_23 : Operation 655 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_87_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 655 'store' <Predicate = (tmp_101 == 87)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 656 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 656 'br' <Predicate = (tmp_101 == 87)> <Delay = 0.00>
ST_23 : Operation 657 [1/1] (0.00ns)   --->   "%A_V_4_86_addr = getelementptr [256 x i12]* @A_V_4_86, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 657 'getelementptr' 'A_V_4_86_addr' <Predicate = (tmp_101 == 86)> <Delay = 0.00>
ST_23 : Operation 658 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_86_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 658 'store' <Predicate = (tmp_101 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 659 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 659 'br' <Predicate = (tmp_101 == 86)> <Delay = 0.00>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%A_V_4_85_addr = getelementptr [256 x i12]* @A_V_4_85, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 660 'getelementptr' 'A_V_4_85_addr' <Predicate = (tmp_101 == 85)> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_85_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 661 'store' <Predicate = (tmp_101 == 85)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 662 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 662 'br' <Predicate = (tmp_101 == 85)> <Delay = 0.00>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%A_V_4_84_addr = getelementptr [256 x i12]* @A_V_4_84, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 663 'getelementptr' 'A_V_4_84_addr' <Predicate = (tmp_101 == 84)> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_84_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 664 'store' <Predicate = (tmp_101 == 84)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 665 'br' <Predicate = (tmp_101 == 84)> <Delay = 0.00>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%A_V_4_83_addr = getelementptr [256 x i12]* @A_V_4_83, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 666 'getelementptr' 'A_V_4_83_addr' <Predicate = (tmp_101 == 83)> <Delay = 0.00>
ST_23 : Operation 667 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_83_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 667 'store' <Predicate = (tmp_101 == 83)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 668 'br' <Predicate = (tmp_101 == 83)> <Delay = 0.00>
ST_23 : Operation 669 [1/1] (0.00ns)   --->   "%A_V_4_82_addr = getelementptr [256 x i12]* @A_V_4_82, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 669 'getelementptr' 'A_V_4_82_addr' <Predicate = (tmp_101 == 82)> <Delay = 0.00>
ST_23 : Operation 670 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_82_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 670 'store' <Predicate = (tmp_101 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 671 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 671 'br' <Predicate = (tmp_101 == 82)> <Delay = 0.00>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%A_V_4_81_addr = getelementptr [256 x i12]* @A_V_4_81, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 672 'getelementptr' 'A_V_4_81_addr' <Predicate = (tmp_101 == 81)> <Delay = 0.00>
ST_23 : Operation 673 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_81_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 673 'store' <Predicate = (tmp_101 == 81)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 674 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 674 'br' <Predicate = (tmp_101 == 81)> <Delay = 0.00>
ST_23 : Operation 675 [1/1] (0.00ns)   --->   "%A_V_4_80_addr = getelementptr [256 x i12]* @A_V_4_80, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 675 'getelementptr' 'A_V_4_80_addr' <Predicate = (tmp_101 == 80)> <Delay = 0.00>
ST_23 : Operation 676 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_80_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 676 'store' <Predicate = (tmp_101 == 80)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 677 'br' <Predicate = (tmp_101 == 80)> <Delay = 0.00>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%A_V_4_79_addr = getelementptr [256 x i12]* @A_V_4_79, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 678 'getelementptr' 'A_V_4_79_addr' <Predicate = (tmp_101 == 79)> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_79_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 679 'store' <Predicate = (tmp_101 == 79)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 680 'br' <Predicate = (tmp_101 == 79)> <Delay = 0.00>
ST_23 : Operation 681 [1/1] (0.00ns)   --->   "%A_V_4_78_addr = getelementptr [256 x i12]* @A_V_4_78, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 681 'getelementptr' 'A_V_4_78_addr' <Predicate = (tmp_101 == 78)> <Delay = 0.00>
ST_23 : Operation 682 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_78_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 682 'store' <Predicate = (tmp_101 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 683 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 683 'br' <Predicate = (tmp_101 == 78)> <Delay = 0.00>
ST_23 : Operation 684 [1/1] (0.00ns)   --->   "%A_V_4_77_addr = getelementptr [256 x i12]* @A_V_4_77, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 684 'getelementptr' 'A_V_4_77_addr' <Predicate = (tmp_101 == 77)> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_77_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 685 'store' <Predicate = (tmp_101 == 77)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 686 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 686 'br' <Predicate = (tmp_101 == 77)> <Delay = 0.00>
ST_23 : Operation 687 [1/1] (0.00ns)   --->   "%A_V_4_76_addr = getelementptr [256 x i12]* @A_V_4_76, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 687 'getelementptr' 'A_V_4_76_addr' <Predicate = (tmp_101 == 76)> <Delay = 0.00>
ST_23 : Operation 688 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_76_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 688 'store' <Predicate = (tmp_101 == 76)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 689 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 689 'br' <Predicate = (tmp_101 == 76)> <Delay = 0.00>
ST_23 : Operation 690 [1/1] (0.00ns)   --->   "%A_V_4_75_addr = getelementptr [256 x i12]* @A_V_4_75, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 690 'getelementptr' 'A_V_4_75_addr' <Predicate = (tmp_101 == 75)> <Delay = 0.00>
ST_23 : Operation 691 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_75_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 691 'store' <Predicate = (tmp_101 == 75)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 692 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 692 'br' <Predicate = (tmp_101 == 75)> <Delay = 0.00>
ST_23 : Operation 693 [1/1] (0.00ns)   --->   "%A_V_4_74_addr = getelementptr [256 x i12]* @A_V_4_74, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 693 'getelementptr' 'A_V_4_74_addr' <Predicate = (tmp_101 == 74)> <Delay = 0.00>
ST_23 : Operation 694 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_74_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 694 'store' <Predicate = (tmp_101 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 695 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 695 'br' <Predicate = (tmp_101 == 74)> <Delay = 0.00>
ST_23 : Operation 696 [1/1] (0.00ns)   --->   "%A_V_4_73_addr = getelementptr [256 x i12]* @A_V_4_73, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 696 'getelementptr' 'A_V_4_73_addr' <Predicate = (tmp_101 == 73)> <Delay = 0.00>
ST_23 : Operation 697 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_73_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 697 'store' <Predicate = (tmp_101 == 73)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 698 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 698 'br' <Predicate = (tmp_101 == 73)> <Delay = 0.00>
ST_23 : Operation 699 [1/1] (0.00ns)   --->   "%A_V_4_72_addr = getelementptr [256 x i12]* @A_V_4_72, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 699 'getelementptr' 'A_V_4_72_addr' <Predicate = (tmp_101 == 72)> <Delay = 0.00>
ST_23 : Operation 700 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_72_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 700 'store' <Predicate = (tmp_101 == 72)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 701 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 701 'br' <Predicate = (tmp_101 == 72)> <Delay = 0.00>
ST_23 : Operation 702 [1/1] (0.00ns)   --->   "%A_V_4_71_addr = getelementptr [256 x i12]* @A_V_4_71, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 702 'getelementptr' 'A_V_4_71_addr' <Predicate = (tmp_101 == 71)> <Delay = 0.00>
ST_23 : Operation 703 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_71_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 703 'store' <Predicate = (tmp_101 == 71)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 704 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 704 'br' <Predicate = (tmp_101 == 71)> <Delay = 0.00>
ST_23 : Operation 705 [1/1] (0.00ns)   --->   "%A_V_4_70_addr = getelementptr [256 x i12]* @A_V_4_70, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 705 'getelementptr' 'A_V_4_70_addr' <Predicate = (tmp_101 == 70)> <Delay = 0.00>
ST_23 : Operation 706 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_70_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 706 'store' <Predicate = (tmp_101 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 707 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 707 'br' <Predicate = (tmp_101 == 70)> <Delay = 0.00>
ST_23 : Operation 708 [1/1] (0.00ns)   --->   "%A_V_4_69_addr = getelementptr [256 x i12]* @A_V_4_69, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 708 'getelementptr' 'A_V_4_69_addr' <Predicate = (tmp_101 == 69)> <Delay = 0.00>
ST_23 : Operation 709 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_69_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 709 'store' <Predicate = (tmp_101 == 69)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 710 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 710 'br' <Predicate = (tmp_101 == 69)> <Delay = 0.00>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%A_V_4_68_addr = getelementptr [256 x i12]* @A_V_4_68, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 711 'getelementptr' 'A_V_4_68_addr' <Predicate = (tmp_101 == 68)> <Delay = 0.00>
ST_23 : Operation 712 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_68_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 712 'store' <Predicate = (tmp_101 == 68)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 713 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 713 'br' <Predicate = (tmp_101 == 68)> <Delay = 0.00>
ST_23 : Operation 714 [1/1] (0.00ns)   --->   "%A_V_4_67_addr = getelementptr [256 x i12]* @A_V_4_67, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 714 'getelementptr' 'A_V_4_67_addr' <Predicate = (tmp_101 == 67)> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_67_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 715 'store' <Predicate = (tmp_101 == 67)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 716 'br' <Predicate = (tmp_101 == 67)> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%A_V_4_66_addr = getelementptr [256 x i12]* @A_V_4_66, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 717 'getelementptr' 'A_V_4_66_addr' <Predicate = (tmp_101 == 66)> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_66_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 718 'store' <Predicate = (tmp_101 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 719 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 719 'br' <Predicate = (tmp_101 == 66)> <Delay = 0.00>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%A_V_4_65_addr = getelementptr [256 x i12]* @A_V_4_65, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 720 'getelementptr' 'A_V_4_65_addr' <Predicate = (tmp_101 == 65)> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_65_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 721 'store' <Predicate = (tmp_101 == 65)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 722 'br' <Predicate = (tmp_101 == 65)> <Delay = 0.00>
ST_23 : Operation 723 [1/1] (0.00ns)   --->   "%A_V_4_64_addr = getelementptr [256 x i12]* @A_V_4_64, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 723 'getelementptr' 'A_V_4_64_addr' <Predicate = (tmp_101 == 64)> <Delay = 0.00>
ST_23 : Operation 724 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_64_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 724 'store' <Predicate = (tmp_101 == 64)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 725 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 725 'br' <Predicate = (tmp_101 == 64)> <Delay = 0.00>
ST_23 : Operation 726 [1/1] (0.00ns)   --->   "%A_V_4_63_addr = getelementptr [256 x i12]* @A_V_4_63, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 726 'getelementptr' 'A_V_4_63_addr' <Predicate = (tmp_101 == 63)> <Delay = 0.00>
ST_23 : Operation 727 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_63_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 727 'store' <Predicate = (tmp_101 == 63)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 728 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 728 'br' <Predicate = (tmp_101 == 63)> <Delay = 0.00>
ST_23 : Operation 729 [1/1] (0.00ns)   --->   "%A_V_4_62_addr = getelementptr [256 x i12]* @A_V_4_62, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 729 'getelementptr' 'A_V_4_62_addr' <Predicate = (tmp_101 == 62)> <Delay = 0.00>
ST_23 : Operation 730 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_62_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 730 'store' <Predicate = (tmp_101 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 731 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 731 'br' <Predicate = (tmp_101 == 62)> <Delay = 0.00>
ST_23 : Operation 732 [1/1] (0.00ns)   --->   "%A_V_4_61_addr = getelementptr [256 x i12]* @A_V_4_61, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 732 'getelementptr' 'A_V_4_61_addr' <Predicate = (tmp_101 == 61)> <Delay = 0.00>
ST_23 : Operation 733 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_61_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 733 'store' <Predicate = (tmp_101 == 61)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 734 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 734 'br' <Predicate = (tmp_101 == 61)> <Delay = 0.00>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%A_V_4_60_addr = getelementptr [256 x i12]* @A_V_4_60, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 735 'getelementptr' 'A_V_4_60_addr' <Predicate = (tmp_101 == 60)> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_60_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 736 'store' <Predicate = (tmp_101 == 60)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 737 'br' <Predicate = (tmp_101 == 60)> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (0.00ns)   --->   "%A_V_4_59_addr = getelementptr [256 x i12]* @A_V_4_59, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 738 'getelementptr' 'A_V_4_59_addr' <Predicate = (tmp_101 == 59)> <Delay = 0.00>
ST_23 : Operation 739 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_59_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 739 'store' <Predicate = (tmp_101 == 59)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 740 'br' <Predicate = (tmp_101 == 59)> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%A_V_4_58_addr = getelementptr [256 x i12]* @A_V_4_58, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 741 'getelementptr' 'A_V_4_58_addr' <Predicate = (tmp_101 == 58)> <Delay = 0.00>
ST_23 : Operation 742 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_58_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 742 'store' <Predicate = (tmp_101 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 743 'br' <Predicate = (tmp_101 == 58)> <Delay = 0.00>
ST_23 : Operation 744 [1/1] (0.00ns)   --->   "%A_V_4_57_addr = getelementptr [256 x i12]* @A_V_4_57, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 744 'getelementptr' 'A_V_4_57_addr' <Predicate = (tmp_101 == 57)> <Delay = 0.00>
ST_23 : Operation 745 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_57_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 745 'store' <Predicate = (tmp_101 == 57)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 746 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 746 'br' <Predicate = (tmp_101 == 57)> <Delay = 0.00>
ST_23 : Operation 747 [1/1] (0.00ns)   --->   "%A_V_4_56_addr = getelementptr [256 x i12]* @A_V_4_56, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 747 'getelementptr' 'A_V_4_56_addr' <Predicate = (tmp_101 == 56)> <Delay = 0.00>
ST_23 : Operation 748 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_56_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 748 'store' <Predicate = (tmp_101 == 56)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 749 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 749 'br' <Predicate = (tmp_101 == 56)> <Delay = 0.00>
ST_23 : Operation 750 [1/1] (0.00ns)   --->   "%A_V_4_55_addr = getelementptr [256 x i12]* @A_V_4_55, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 750 'getelementptr' 'A_V_4_55_addr' <Predicate = (tmp_101 == 55)> <Delay = 0.00>
ST_23 : Operation 751 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_55_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 751 'store' <Predicate = (tmp_101 == 55)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 752 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 752 'br' <Predicate = (tmp_101 == 55)> <Delay = 0.00>
ST_23 : Operation 753 [1/1] (0.00ns)   --->   "%A_V_4_54_addr = getelementptr [256 x i12]* @A_V_4_54, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 753 'getelementptr' 'A_V_4_54_addr' <Predicate = (tmp_101 == 54)> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_54_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 754 'store' <Predicate = (tmp_101 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 755 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 755 'br' <Predicate = (tmp_101 == 54)> <Delay = 0.00>
ST_23 : Operation 756 [1/1] (0.00ns)   --->   "%A_V_4_53_addr = getelementptr [256 x i12]* @A_V_4_53, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 756 'getelementptr' 'A_V_4_53_addr' <Predicate = (tmp_101 == 53)> <Delay = 0.00>
ST_23 : Operation 757 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_53_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 757 'store' <Predicate = (tmp_101 == 53)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 758 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 758 'br' <Predicate = (tmp_101 == 53)> <Delay = 0.00>
ST_23 : Operation 759 [1/1] (0.00ns)   --->   "%A_V_4_52_addr = getelementptr [256 x i12]* @A_V_4_52, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 759 'getelementptr' 'A_V_4_52_addr' <Predicate = (tmp_101 == 52)> <Delay = 0.00>
ST_23 : Operation 760 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_52_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 760 'store' <Predicate = (tmp_101 == 52)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 761 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 761 'br' <Predicate = (tmp_101 == 52)> <Delay = 0.00>
ST_23 : Operation 762 [1/1] (0.00ns)   --->   "%A_V_4_51_addr = getelementptr [256 x i12]* @A_V_4_51, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 762 'getelementptr' 'A_V_4_51_addr' <Predicate = (tmp_101 == 51)> <Delay = 0.00>
ST_23 : Operation 763 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_51_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 763 'store' <Predicate = (tmp_101 == 51)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 764 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 764 'br' <Predicate = (tmp_101 == 51)> <Delay = 0.00>
ST_23 : Operation 765 [1/1] (0.00ns)   --->   "%A_V_4_50_addr = getelementptr [256 x i12]* @A_V_4_50, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 765 'getelementptr' 'A_V_4_50_addr' <Predicate = (tmp_101 == 50)> <Delay = 0.00>
ST_23 : Operation 766 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_50_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 766 'store' <Predicate = (tmp_101 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 767 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 767 'br' <Predicate = (tmp_101 == 50)> <Delay = 0.00>
ST_23 : Operation 768 [1/1] (0.00ns)   --->   "%A_V_4_49_addr = getelementptr [256 x i12]* @A_V_4_49, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 768 'getelementptr' 'A_V_4_49_addr' <Predicate = (tmp_101 == 49)> <Delay = 0.00>
ST_23 : Operation 769 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_49_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 769 'store' <Predicate = (tmp_101 == 49)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 770 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 770 'br' <Predicate = (tmp_101 == 49)> <Delay = 0.00>
ST_23 : Operation 771 [1/1] (0.00ns)   --->   "%A_V_4_48_addr = getelementptr [256 x i12]* @A_V_4_48, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 771 'getelementptr' 'A_V_4_48_addr' <Predicate = (tmp_101 == 48)> <Delay = 0.00>
ST_23 : Operation 772 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_48_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 772 'store' <Predicate = (tmp_101 == 48)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 773 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 773 'br' <Predicate = (tmp_101 == 48)> <Delay = 0.00>
ST_23 : Operation 774 [1/1] (0.00ns)   --->   "%A_V_4_47_addr = getelementptr [256 x i12]* @A_V_4_47, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 774 'getelementptr' 'A_V_4_47_addr' <Predicate = (tmp_101 == 47)> <Delay = 0.00>
ST_23 : Operation 775 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_47_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 775 'store' <Predicate = (tmp_101 == 47)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 776 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 776 'br' <Predicate = (tmp_101 == 47)> <Delay = 0.00>
ST_23 : Operation 777 [1/1] (0.00ns)   --->   "%A_V_4_46_addr = getelementptr [256 x i12]* @A_V_4_46, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 777 'getelementptr' 'A_V_4_46_addr' <Predicate = (tmp_101 == 46)> <Delay = 0.00>
ST_23 : Operation 778 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_46_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 778 'store' <Predicate = (tmp_101 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 779 'br' <Predicate = (tmp_101 == 46)> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (0.00ns)   --->   "%A_V_4_45_addr = getelementptr [256 x i12]* @A_V_4_45, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 780 'getelementptr' 'A_V_4_45_addr' <Predicate = (tmp_101 == 45)> <Delay = 0.00>
ST_23 : Operation 781 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_45_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 781 'store' <Predicate = (tmp_101 == 45)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 782 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 782 'br' <Predicate = (tmp_101 == 45)> <Delay = 0.00>
ST_23 : Operation 783 [1/1] (0.00ns)   --->   "%A_V_4_44_addr = getelementptr [256 x i12]* @A_V_4_44, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 783 'getelementptr' 'A_V_4_44_addr' <Predicate = (tmp_101 == 44)> <Delay = 0.00>
ST_23 : Operation 784 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_44_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 784 'store' <Predicate = (tmp_101 == 44)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 785 'br' <Predicate = (tmp_101 == 44)> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (0.00ns)   --->   "%A_V_4_43_addr = getelementptr [256 x i12]* @A_V_4_43, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 786 'getelementptr' 'A_V_4_43_addr' <Predicate = (tmp_101 == 43)> <Delay = 0.00>
ST_23 : Operation 787 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_43_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 787 'store' <Predicate = (tmp_101 == 43)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 788 'br' <Predicate = (tmp_101 == 43)> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%A_V_4_42_addr = getelementptr [256 x i12]* @A_V_4_42, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 789 'getelementptr' 'A_V_4_42_addr' <Predicate = (tmp_101 == 42)> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_42_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 790 'store' <Predicate = (tmp_101 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 791 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 791 'br' <Predicate = (tmp_101 == 42)> <Delay = 0.00>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%A_V_4_41_addr = getelementptr [256 x i12]* @A_V_4_41, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 792 'getelementptr' 'A_V_4_41_addr' <Predicate = (tmp_101 == 41)> <Delay = 0.00>
ST_23 : Operation 793 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_41_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 793 'store' <Predicate = (tmp_101 == 41)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 794 'br' <Predicate = (tmp_101 == 41)> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%A_V_4_40_addr = getelementptr [256 x i12]* @A_V_4_40, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 795 'getelementptr' 'A_V_4_40_addr' <Predicate = (tmp_101 == 40)> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_40_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 796 'store' <Predicate = (tmp_101 == 40)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 797 'br' <Predicate = (tmp_101 == 40)> <Delay = 0.00>
ST_23 : Operation 798 [1/1] (0.00ns)   --->   "%A_V_4_39_addr = getelementptr [256 x i12]* @A_V_4_39, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 798 'getelementptr' 'A_V_4_39_addr' <Predicate = (tmp_101 == 39)> <Delay = 0.00>
ST_23 : Operation 799 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_39_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 799 'store' <Predicate = (tmp_101 == 39)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 800 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 800 'br' <Predicate = (tmp_101 == 39)> <Delay = 0.00>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%A_V_4_38_addr = getelementptr [256 x i12]* @A_V_4_38, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 801 'getelementptr' 'A_V_4_38_addr' <Predicate = (tmp_101 == 38)> <Delay = 0.00>
ST_23 : Operation 802 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_38_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 802 'store' <Predicate = (tmp_101 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 803 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 803 'br' <Predicate = (tmp_101 == 38)> <Delay = 0.00>
ST_23 : Operation 804 [1/1] (0.00ns)   --->   "%A_V_4_37_addr = getelementptr [256 x i12]* @A_V_4_37, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 804 'getelementptr' 'A_V_4_37_addr' <Predicate = (tmp_101 == 37)> <Delay = 0.00>
ST_23 : Operation 805 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_37_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 805 'store' <Predicate = (tmp_101 == 37)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 806 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 806 'br' <Predicate = (tmp_101 == 37)> <Delay = 0.00>
ST_23 : Operation 807 [1/1] (0.00ns)   --->   "%A_V_4_36_addr = getelementptr [256 x i12]* @A_V_4_36, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 807 'getelementptr' 'A_V_4_36_addr' <Predicate = (tmp_101 == 36)> <Delay = 0.00>
ST_23 : Operation 808 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_36_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 808 'store' <Predicate = (tmp_101 == 36)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 809 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 809 'br' <Predicate = (tmp_101 == 36)> <Delay = 0.00>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%A_V_4_35_addr = getelementptr [256 x i12]* @A_V_4_35, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 810 'getelementptr' 'A_V_4_35_addr' <Predicate = (tmp_101 == 35)> <Delay = 0.00>
ST_23 : Operation 811 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_35_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 811 'store' <Predicate = (tmp_101 == 35)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 812 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 812 'br' <Predicate = (tmp_101 == 35)> <Delay = 0.00>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%A_V_4_34_addr = getelementptr [256 x i12]* @A_V_4_34, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 813 'getelementptr' 'A_V_4_34_addr' <Predicate = (tmp_101 == 34)> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_34_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 814 'store' <Predicate = (tmp_101 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 815 'br' <Predicate = (tmp_101 == 34)> <Delay = 0.00>
ST_23 : Operation 816 [1/1] (0.00ns)   --->   "%A_V_4_33_addr = getelementptr [256 x i12]* @A_V_4_33, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 816 'getelementptr' 'A_V_4_33_addr' <Predicate = (tmp_101 == 33)> <Delay = 0.00>
ST_23 : Operation 817 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_33_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 817 'store' <Predicate = (tmp_101 == 33)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 818 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 818 'br' <Predicate = (tmp_101 == 33)> <Delay = 0.00>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%A_V_4_32_addr = getelementptr [256 x i12]* @A_V_4_32, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 819 'getelementptr' 'A_V_4_32_addr' <Predicate = (tmp_101 == 32)> <Delay = 0.00>
ST_23 : Operation 820 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_32_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 820 'store' <Predicate = (tmp_101 == 32)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 821 'br' <Predicate = (tmp_101 == 32)> <Delay = 0.00>
ST_23 : Operation 822 [1/1] (0.00ns)   --->   "%A_V_4_31_addr = getelementptr [256 x i12]* @A_V_4_31, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 822 'getelementptr' 'A_V_4_31_addr' <Predicate = (tmp_101 == 31)> <Delay = 0.00>
ST_23 : Operation 823 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_31_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 823 'store' <Predicate = (tmp_101 == 31)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 824 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 824 'br' <Predicate = (tmp_101 == 31)> <Delay = 0.00>
ST_23 : Operation 825 [1/1] (0.00ns)   --->   "%A_V_4_30_addr = getelementptr [256 x i12]* @A_V_4_30, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 825 'getelementptr' 'A_V_4_30_addr' <Predicate = (tmp_101 == 30)> <Delay = 0.00>
ST_23 : Operation 826 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_30_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 826 'store' <Predicate = (tmp_101 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 827 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 827 'br' <Predicate = (tmp_101 == 30)> <Delay = 0.00>
ST_23 : Operation 828 [1/1] (0.00ns)   --->   "%A_V_4_29_addr = getelementptr [256 x i12]* @A_V_4_29, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 828 'getelementptr' 'A_V_4_29_addr' <Predicate = (tmp_101 == 29)> <Delay = 0.00>
ST_23 : Operation 829 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_29_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 829 'store' <Predicate = (tmp_101 == 29)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 830 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 830 'br' <Predicate = (tmp_101 == 29)> <Delay = 0.00>
ST_23 : Operation 831 [1/1] (0.00ns)   --->   "%A_V_4_28_addr = getelementptr [256 x i12]* @A_V_4_28, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 831 'getelementptr' 'A_V_4_28_addr' <Predicate = (tmp_101 == 28)> <Delay = 0.00>
ST_23 : Operation 832 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_28_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 832 'store' <Predicate = (tmp_101 == 28)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 833 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 833 'br' <Predicate = (tmp_101 == 28)> <Delay = 0.00>
ST_23 : Operation 834 [1/1] (0.00ns)   --->   "%A_V_4_27_addr = getelementptr [256 x i12]* @A_V_4_27, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 834 'getelementptr' 'A_V_4_27_addr' <Predicate = (tmp_101 == 27)> <Delay = 0.00>
ST_23 : Operation 835 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_27_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 835 'store' <Predicate = (tmp_101 == 27)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 836 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 836 'br' <Predicate = (tmp_101 == 27)> <Delay = 0.00>
ST_23 : Operation 837 [1/1] (0.00ns)   --->   "%A_V_4_26_addr = getelementptr [256 x i12]* @A_V_4_26, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 837 'getelementptr' 'A_V_4_26_addr' <Predicate = (tmp_101 == 26)> <Delay = 0.00>
ST_23 : Operation 838 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_26_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 838 'store' <Predicate = (tmp_101 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 839 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 839 'br' <Predicate = (tmp_101 == 26)> <Delay = 0.00>
ST_23 : Operation 840 [1/1] (0.00ns)   --->   "%A_V_4_25_addr = getelementptr [256 x i12]* @A_V_4_25, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 840 'getelementptr' 'A_V_4_25_addr' <Predicate = (tmp_101 == 25)> <Delay = 0.00>
ST_23 : Operation 841 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_25_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 841 'store' <Predicate = (tmp_101 == 25)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 842 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 842 'br' <Predicate = (tmp_101 == 25)> <Delay = 0.00>
ST_23 : Operation 843 [1/1] (0.00ns)   --->   "%A_V_4_24_addr = getelementptr [256 x i12]* @A_V_4_24, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 843 'getelementptr' 'A_V_4_24_addr' <Predicate = (tmp_101 == 24)> <Delay = 0.00>
ST_23 : Operation 844 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_24_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 844 'store' <Predicate = (tmp_101 == 24)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 845 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 845 'br' <Predicate = (tmp_101 == 24)> <Delay = 0.00>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "%A_V_4_23_addr = getelementptr [256 x i12]* @A_V_4_23, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 846 'getelementptr' 'A_V_4_23_addr' <Predicate = (tmp_101 == 23)> <Delay = 0.00>
ST_23 : Operation 847 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_23_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 847 'store' <Predicate = (tmp_101 == 23)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 848 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 848 'br' <Predicate = (tmp_101 == 23)> <Delay = 0.00>
ST_23 : Operation 849 [1/1] (0.00ns)   --->   "%A_V_4_22_addr = getelementptr [256 x i12]* @A_V_4_22, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 849 'getelementptr' 'A_V_4_22_addr' <Predicate = (tmp_101 == 22)> <Delay = 0.00>
ST_23 : Operation 850 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_22_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 850 'store' <Predicate = (tmp_101 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 851 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 851 'br' <Predicate = (tmp_101 == 22)> <Delay = 0.00>
ST_23 : Operation 852 [1/1] (0.00ns)   --->   "%A_V_4_21_addr = getelementptr [256 x i12]* @A_V_4_21, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 852 'getelementptr' 'A_V_4_21_addr' <Predicate = (tmp_101 == 21)> <Delay = 0.00>
ST_23 : Operation 853 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_21_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 853 'store' <Predicate = (tmp_101 == 21)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 854 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 854 'br' <Predicate = (tmp_101 == 21)> <Delay = 0.00>
ST_23 : Operation 855 [1/1] (0.00ns)   --->   "%A_V_4_20_addr = getelementptr [256 x i12]* @A_V_4_20, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 855 'getelementptr' 'A_V_4_20_addr' <Predicate = (tmp_101 == 20)> <Delay = 0.00>
ST_23 : Operation 856 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_20_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 856 'store' <Predicate = (tmp_101 == 20)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 857 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 857 'br' <Predicate = (tmp_101 == 20)> <Delay = 0.00>
ST_23 : Operation 858 [1/1] (0.00ns)   --->   "%A_V_4_19_addr = getelementptr [256 x i12]* @A_V_4_19, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 858 'getelementptr' 'A_V_4_19_addr' <Predicate = (tmp_101 == 19)> <Delay = 0.00>
ST_23 : Operation 859 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_19_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 859 'store' <Predicate = (tmp_101 == 19)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 860 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 860 'br' <Predicate = (tmp_101 == 19)> <Delay = 0.00>
ST_23 : Operation 861 [1/1] (0.00ns)   --->   "%A_V_4_18_addr = getelementptr [256 x i12]* @A_V_4_18, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 861 'getelementptr' 'A_V_4_18_addr' <Predicate = (tmp_101 == 18)> <Delay = 0.00>
ST_23 : Operation 862 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_18_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 862 'store' <Predicate = (tmp_101 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 863 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 863 'br' <Predicate = (tmp_101 == 18)> <Delay = 0.00>
ST_23 : Operation 864 [1/1] (0.00ns)   --->   "%A_V_4_17_addr = getelementptr [256 x i12]* @A_V_4_17, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 864 'getelementptr' 'A_V_4_17_addr' <Predicate = (tmp_101 == 17)> <Delay = 0.00>
ST_23 : Operation 865 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_17_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 865 'store' <Predicate = (tmp_101 == 17)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 866 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 866 'br' <Predicate = (tmp_101 == 17)> <Delay = 0.00>
ST_23 : Operation 867 [1/1] (0.00ns)   --->   "%A_V_4_16_addr = getelementptr [256 x i12]* @A_V_4_16, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 867 'getelementptr' 'A_V_4_16_addr' <Predicate = (tmp_101 == 16)> <Delay = 0.00>
ST_23 : Operation 868 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_16_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 868 'store' <Predicate = (tmp_101 == 16)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 869 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 869 'br' <Predicate = (tmp_101 == 16)> <Delay = 0.00>
ST_23 : Operation 870 [1/1] (0.00ns)   --->   "%A_V_4_15_addr = getelementptr [256 x i12]* @A_V_4_15, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 870 'getelementptr' 'A_V_4_15_addr' <Predicate = (tmp_101 == 15)> <Delay = 0.00>
ST_23 : Operation 871 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_15_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 871 'store' <Predicate = (tmp_101 == 15)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 872 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 872 'br' <Predicate = (tmp_101 == 15)> <Delay = 0.00>
ST_23 : Operation 873 [1/1] (0.00ns)   --->   "%A_V_4_14_addr = getelementptr [256 x i12]* @A_V_4_14, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 873 'getelementptr' 'A_V_4_14_addr' <Predicate = (tmp_101 == 14)> <Delay = 0.00>
ST_23 : Operation 874 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_14_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 874 'store' <Predicate = (tmp_101 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 875 'br' <Predicate = (tmp_101 == 14)> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (0.00ns)   --->   "%A_V_4_13_addr = getelementptr [256 x i12]* @A_V_4_13, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 876 'getelementptr' 'A_V_4_13_addr' <Predicate = (tmp_101 == 13)> <Delay = 0.00>
ST_23 : Operation 877 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_13_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 877 'store' <Predicate = (tmp_101 == 13)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 878 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 878 'br' <Predicate = (tmp_101 == 13)> <Delay = 0.00>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%A_V_4_12_addr = getelementptr [256 x i12]* @A_V_4_12, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 879 'getelementptr' 'A_V_4_12_addr' <Predicate = (tmp_101 == 12)> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_12_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 880 'store' <Predicate = (tmp_101 == 12)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 881 'br' <Predicate = (tmp_101 == 12)> <Delay = 0.00>
ST_23 : Operation 882 [1/1] (0.00ns)   --->   "%A_V_4_11_addr = getelementptr [256 x i12]* @A_V_4_11, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 882 'getelementptr' 'A_V_4_11_addr' <Predicate = (tmp_101 == 11)> <Delay = 0.00>
ST_23 : Operation 883 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_11_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 883 'store' <Predicate = (tmp_101 == 11)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 884 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 884 'br' <Predicate = (tmp_101 == 11)> <Delay = 0.00>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%A_V_4_10_addr = getelementptr [256 x i12]* @A_V_4_10, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 885 'getelementptr' 'A_V_4_10_addr' <Predicate = (tmp_101 == 10)> <Delay = 0.00>
ST_23 : Operation 886 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_10_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 886 'store' <Predicate = (tmp_101 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 887 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 887 'br' <Predicate = (tmp_101 == 10)> <Delay = 0.00>
ST_23 : Operation 888 [1/1] (0.00ns)   --->   "%A_V_4_9_addr = getelementptr [256 x i12]* @A_V_4_9, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 888 'getelementptr' 'A_V_4_9_addr' <Predicate = (tmp_101 == 9)> <Delay = 0.00>
ST_23 : Operation 889 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_9_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 889 'store' <Predicate = (tmp_101 == 9)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 890 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 890 'br' <Predicate = (tmp_101 == 9)> <Delay = 0.00>
ST_23 : Operation 891 [1/1] (0.00ns)   --->   "%A_V_4_8_addr = getelementptr [256 x i12]* @A_V_4_8, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 891 'getelementptr' 'A_V_4_8_addr' <Predicate = (tmp_101 == 8)> <Delay = 0.00>
ST_23 : Operation 892 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_8_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 892 'store' <Predicate = (tmp_101 == 8)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 893 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 893 'br' <Predicate = (tmp_101 == 8)> <Delay = 0.00>
ST_23 : Operation 894 [1/1] (0.00ns)   --->   "%A_V_4_7_addr = getelementptr [256 x i12]* @A_V_4_7, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 894 'getelementptr' 'A_V_4_7_addr' <Predicate = (tmp_101 == 7)> <Delay = 0.00>
ST_23 : Operation 895 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_7_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 895 'store' <Predicate = (tmp_101 == 7)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 896 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 896 'br' <Predicate = (tmp_101 == 7)> <Delay = 0.00>
ST_23 : Operation 897 [1/1] (0.00ns)   --->   "%A_V_4_6_addr = getelementptr [256 x i12]* @A_V_4_6, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 897 'getelementptr' 'A_V_4_6_addr' <Predicate = (tmp_101 == 6)> <Delay = 0.00>
ST_23 : Operation 898 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_6_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 898 'store' <Predicate = (tmp_101 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 899 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 899 'br' <Predicate = (tmp_101 == 6)> <Delay = 0.00>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%A_V_4_5_addr = getelementptr [256 x i12]* @A_V_4_5, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 900 'getelementptr' 'A_V_4_5_addr' <Predicate = (tmp_101 == 5)> <Delay = 0.00>
ST_23 : Operation 901 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_5_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 901 'store' <Predicate = (tmp_101 == 5)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 902 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 902 'br' <Predicate = (tmp_101 == 5)> <Delay = 0.00>
ST_23 : Operation 903 [1/1] (0.00ns)   --->   "%A_V_4_4_addr = getelementptr [256 x i12]* @A_V_4_4, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 903 'getelementptr' 'A_V_4_4_addr' <Predicate = (tmp_101 == 4)> <Delay = 0.00>
ST_23 : Operation 904 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_4_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 904 'store' <Predicate = (tmp_101 == 4)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 905 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 905 'br' <Predicate = (tmp_101 == 4)> <Delay = 0.00>
ST_23 : Operation 906 [1/1] (0.00ns)   --->   "%A_V_4_3_addr = getelementptr [256 x i12]* @A_V_4_3, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 906 'getelementptr' 'A_V_4_3_addr' <Predicate = (tmp_101 == 3)> <Delay = 0.00>
ST_23 : Operation 907 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_3_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 907 'store' <Predicate = (tmp_101 == 3)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 908 'br' <Predicate = (tmp_101 == 3)> <Delay = 0.00>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%A_V_4_2_addr = getelementptr [256 x i12]* @A_V_4_2, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 909 'getelementptr' 'A_V_4_2_addr' <Predicate = (tmp_101 == 2)> <Delay = 0.00>
ST_23 : Operation 910 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_2_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 910 'store' <Predicate = (tmp_101 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 911 'br' <Predicate = (tmp_101 == 2)> <Delay = 0.00>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%A_V_4_1_addr = getelementptr [256 x i12]* @A_V_4_1, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 912 'getelementptr' 'A_V_4_1_addr' <Predicate = (tmp_101 == 1)> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_1_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 913 'store' <Predicate = (tmp_101 == 1)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 914 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 914 'br' <Predicate = (tmp_101 == 1)> <Delay = 0.00>
ST_23 : Operation 915 [1/1] (0.00ns)   --->   "%A_V_4_0_addr = getelementptr [256 x i12]* @A_V_4_0, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 915 'getelementptr' 'A_V_4_0_addr' <Predicate = (tmp_101 == 0)> <Delay = 0.00>
ST_23 : Operation 916 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_0_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 916 'store' <Predicate = (tmp_101 == 0)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 917 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 917 'br' <Predicate = (tmp_101 == 0)> <Delay = 0.00>
ST_23 : Operation 918 [1/1] (0.00ns)   --->   "%A_V_4_255_addr = getelementptr [256 x i12]* @A_V_4_255, i64 0, i64 %tmp_76_mid2" [ULTRA_HLS/convolution.h:211]   --->   Operation 918 'getelementptr' 'A_V_4_255_addr' <Predicate = (tmp_101 == 255)> <Delay = 0.00>
ST_23 : Operation 919 [1/1] (2.26ns)   --->   "store i12 %tmp_100, i12* %A_V_4_255_addr, align 2" [ULTRA_HLS/convolution.h:211]   --->   Operation 919 'store' <Predicate = (tmp_101 == 255)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_23 : Operation 920 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:211]   --->   Operation 920 'br' <Predicate = (tmp_101 == 255)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 1.76>
ST_24 : Operation 921 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 921 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 11> <Delay = 3.41>
ST_25 : Operation 922 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i19 [ %indvar_flatten_next8, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 922 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 923 [1/1] (0.00ns)   --->   "%ia = phi i8 [ %ia_mid2, %ifFalse ], [ 2, %.preheader.preheader ]" [ULTRA_HLS/convolution.h:213]   --->   Operation 923 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 924 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i13 [ %indvar_flatten_next7, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 924 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 925 [1/1] (0.00ns)   --->   "%ib = phi i8 [ %ib_mid2, %ifFalse ], [ 2, %.preheader.preheader ]" [ULTRA_HLS/convolution.h:220]   --->   Operation 925 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 926 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i8 [ %indvar_flatten_next6, %ifFalse ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/convolution.h:220]   --->   Operation 926 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 927 [1/1] (0.00ns)   --->   "%i2 = phi i5 [ %tmp_84_mid2, %ifFalse ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 927 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 928 [1/1] (0.00ns)   --->   "%p_4 = phi i28 [ %buf_V_4_4, %ifFalse ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 928 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 929 [1/1] (0.00ns)   --->   "%ka3 = phi i3 [ %ka_2, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 929 'phi' 'ka3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 930 [1/1] (2.43ns)   --->   "%exitcond_flatten8 = icmp eq i19 %indvar_flatten6, -206768"   --->   Operation 930 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 931 [1/1] (2.16ns)   --->   "%indvar_flatten_next8 = add i19 %indvar_flatten6, 1"   --->   Operation 931 'add' 'indvar_flatten_next8' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %10, label %.preheader478"   --->   Operation 932 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 933 [1/1] (1.91ns)   --->   "%ia_2 = add i8 %ia, 4" [ULTRA_HLS/convolution.h:213]   --->   Operation 933 'add' 'ia_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 934 [1/1] (2.09ns)   --->   "%exitcond_flatten3 = icmp eq i13 %indvar_flatten7, -3152"   --->   Operation 934 'icmp' 'exitcond_flatten3' <Predicate = (!exitcond_flatten8)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 935 [1/1] (1.24ns)   --->   "%ia_mid2 = select i1 %exitcond_flatten3, i8 %ia_2, i8 %ia" [ULTRA_HLS/convolution.h:213]   --->   Operation 935 'select' 'ia_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)" [ULTRA_HLS/convolution.h:221]   --->   Operation 936 'specregionbegin' 'tmp_85' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 937 [1/1] (1.67ns)   --->   "%indvar_flatten298_op = add i13 %indvar_flatten7, 1"   --->   Operation 937 'add' 'indvar_flatten298_op' <Predicate = (!exitcond_flatten8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 938 [1/1] (0.69ns)   --->   "%indvar_flatten_next7 = select i1 %exitcond_flatten3, i13 1, i13 %indvar_flatten298_op"   --->   Operation 938 'select' 'indvar_flatten_next7' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 12> <Delay = 4.75>
ST_26 : Operation 939 [1/1] (1.24ns)   --->   "%ib_mid = select i1 %exitcond_flatten3, i8 2, i8 %ib" [ULTRA_HLS/convolution.h:220]   --->   Operation 939 'select' 'ib_mid' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 940 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_4 = xor i1 %exitcond_flatten3, true" [ULTRA_HLS/convolution.h:220]   --->   Operation 940 'xor' 'not_exitcond_flatten_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 941 [1/1] (1.55ns)   --->   "%exitcond_flatten6 = icmp eq i8 %indvar_flatten8, 80" [ULTRA_HLS/convolution.h:220]   --->   Operation 941 'icmp' 'exitcond_flatten6' <Predicate = (!exitcond_flatten8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 942 [1/1] (0.97ns)   --->   "%exitcond_flatten285_s = and i1 %exitcond_flatten6, %not_exitcond_flatten_4" [ULTRA_HLS/convolution.h:220]   --->   Operation 942 'and' 'exitcond_flatten285_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 943 [1/1] (1.91ns)   --->   "%ib_2 = add i8 %ib_mid, 4" [ULTRA_HLS/convolution.h:215]   --->   Operation 943 'add' 'ib_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 944 [1/1] (0.97ns)   --->   "%tmp_80 = or i1 %exitcond_flatten285_s, %exitcond_flatten3" [ULTRA_HLS/convolution.h:220]   --->   Operation 944 'or' 'tmp_80' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 945 [1/1] (1.91ns)   --->   "%indvar_flatten283_op = add i8 %indvar_flatten8, 1" [ULTRA_HLS/convolution.h:220]   --->   Operation 945 'add' 'indvar_flatten283_op' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 946 [1/1] (1.24ns)   --->   "%indvar_flatten_next6 = select i1 %tmp_80, i8 1, i8 %indvar_flatten283_op" [ULTRA_HLS/convolution.h:220]   --->   Operation 946 'select' 'indvar_flatten_next6' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 947 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 947 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 5.71>
ST_27 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node tmp_113_35_t_mid2)   --->   "%tmp_113_35_t = or i8 %ib, 1" [ULTRA_HLS/convolution.h:224]   --->   Operation 948 'or' 'tmp_113_35_t' <Predicate = (!exitcond_flatten8 & !exitcond_flatten3 & !exitcond_flatten285_s)> <Delay = 0.00>
ST_27 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node tmp_113_35_t_mid2)   --->   "%tmp_113_35_t_mid = select i1 %exitcond_flatten3, i8 3, i8 %tmp_113_35_t" [ULTRA_HLS/convolution.h:224]   --->   Operation 949 'select' 'tmp_113_35_t_mid' <Predicate = (!exitcond_flatten8 & !exitcond_flatten285_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 950 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %ka3, -3" [ULTRA_HLS/convolution.h:220]   --->   Operation 950 'icmp' 'exitcond8' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%exitcond1_mid = and i1 %exitcond8, %not_exitcond_flatten_4" [ULTRA_HLS/convolution.h:220]   --->   Operation 951 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 952 [1/1] (1.21ns)   --->   "%i2_mid = select i1 %tmp_80, i5 0, i5 %i2" [ULTRA_HLS/convolution.h:220]   --->   Operation 952 'select' 'i2_mid' <Predicate = (!exitcond_flatten8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node tmp_113_35_t_mid2)   --->   "%tmp_113_35_t_mid1 = or i8 %ib_2, 1" [ULTRA_HLS/convolution.h:224]   --->   Operation 953 'or' 'tmp_113_35_t_mid1' <Predicate = (!exitcond_flatten8 & exitcond_flatten285_s)> <Delay = 0.00>
ST_27 : Operation 954 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_113_35_t_mid2 = select i1 %exitcond_flatten285_s, i8 %tmp_113_35_t_mid1, i8 %tmp_113_35_t_mid" [ULTRA_HLS/convolution.h:224]   --->   Operation 954 'select' 'tmp_113_35_t_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%exitcond_flatten285_1 = xor i1 %exitcond_flatten6, true" [ULTRA_HLS/convolution.h:220]   --->   Operation 955 'xor' 'exitcond_flatten285_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid1)   --->   "%not_exitcond_flatten_5 = or i1 %exitcond_flatten3, %exitcond_flatten285_1" [ULTRA_HLS/convolution.h:220]   --->   Operation 956 'or' 'not_exitcond_flatten_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 957 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid1 = and i1 %exitcond1_mid, %not_exitcond_flatten_5" [ULTRA_HLS/convolution.h:220]   --->   Operation 957 'and' 'exitcond1_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 958 [1/1] (1.24ns)   --->   "%ib_mid2 = select i1 %exitcond_flatten285_s, i8 %ib_2, i8 %ib_mid" [ULTRA_HLS/convolution.h:220]   --->   Operation 958 'select' 'ib_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 959 [1/1] (1.78ns)   --->   "%i_15 = add i5 %i2_mid, 1" [ULTRA_HLS/convolution.h:217]   --->   Operation 959 'add' 'i_15' <Predicate = (!exitcond_flatten8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_81 = or i1 %exitcond1_mid1, %exitcond_flatten285_s" [ULTRA_HLS/convolution.h:220]   --->   Operation 960 'or' 'tmp_81' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 961 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_107 = or i1 %tmp_81, %exitcond_flatten3" [ULTRA_HLS/convolution.h:220]   --->   Operation 961 'or' 'tmp_107' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 962 [1/1] (0.98ns)   --->   "%ka3_mid2 = select i1 %tmp_107, i3 0, i3 %ka3" [ULTRA_HLS/convolution.h:220]   --->   Operation 962 'select' 'ka3_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 963 [1/1] (1.21ns)   --->   "%tmp_84_mid2 = select i1 %exitcond1_mid1, i5 %i_15, i5 %i2_mid" [ULTRA_HLS/convolution.h:224]   --->   Operation 963 'select' 'tmp_84_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 964 [1/1] (1.48ns)   --->   "switch i8 %ib_mid2, label %branch1272 [
    i8 2, label %branch1024
    i8 6, label %branch1028
    i8 10, label %branch1032
    i8 14, label %branch1036
    i8 18, label %branch1040
    i8 22, label %branch1044
    i8 26, label %branch1048
    i8 30, label %branch1052
    i8 34, label %branch1056
    i8 38, label %branch1060
    i8 42, label %branch1064
    i8 46, label %branch1068
    i8 50, label %branch1072
    i8 54, label %branch1076
    i8 58, label %branch1080
    i8 62, label %branch1084
    i8 66, label %branch1088
    i8 70, label %branch1092
    i8 74, label %branch1096
    i8 78, label %branch1100
    i8 82, label %branch1104
    i8 86, label %branch1108
    i8 90, label %branch1112
    i8 94, label %branch1116
    i8 98, label %branch1120
    i8 102, label %branch1124
    i8 106, label %branch1128
    i8 110, label %branch1132
    i8 114, label %branch1136
    i8 118, label %branch1140
    i8 122, label %branch1144
    i8 126, label %branch1148
    i8 -126, label %branch1152
    i8 -122, label %branch1156
    i8 -118, label %branch1160
    i8 -114, label %branch1164
    i8 -110, label %branch1168
    i8 -106, label %branch1172
    i8 -102, label %branch1176
    i8 -98, label %branch1180
    i8 -94, label %branch1184
    i8 -90, label %branch1188
    i8 -86, label %branch1192
    i8 -82, label %branch1196
    i8 -78, label %branch1200
    i8 -74, label %branch1204
    i8 -70, label %branch1208
    i8 -66, label %branch1212
    i8 -62, label %branch1216
    i8 -58, label %branch1220
    i8 -54, label %branch1224
    i8 -50, label %branch1228
    i8 -46, label %branch1232
    i8 -42, label %branch1236
    i8 -38, label %branch1240
    i8 -34, label %branch1244
    i8 -30, label %branch1248
    i8 -26, label %branch1252
    i8 -22, label %branch1256
    i8 -18, label %branch1260
    i8 -14, label %branch1264
    i8 -10, label %branch1268
  ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 964 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.48>
ST_27 : Operation 965 [1/1] (1.55ns)   --->   "switch i8 %tmp_113_35_t_mid2, label %branch511 [
    i8 3, label %branch259
    i8 7, label %branch263
    i8 11, label %branch267
    i8 15, label %branch271
    i8 19, label %branch275
    i8 23, label %branch279
    i8 27, label %branch283
    i8 31, label %branch287
    i8 35, label %branch291
    i8 39, label %branch295
    i8 43, label %branch299
    i8 47, label %branch303
    i8 51, label %branch307
    i8 55, label %branch311
    i8 59, label %branch315
    i8 63, label %branch319
    i8 67, label %branch323
    i8 71, label %branch327
    i8 75, label %branch331
    i8 79, label %branch335
    i8 83, label %branch339
    i8 87, label %branch343
    i8 91, label %branch347
    i8 95, label %branch351
    i8 99, label %branch355
    i8 103, label %branch359
    i8 107, label %branch363
    i8 111, label %branch367
    i8 115, label %branch371
    i8 119, label %branch375
    i8 123, label %branch379
    i8 127, label %branch383
    i8 -125, label %branch387
    i8 -121, label %branch391
    i8 -117, label %branch395
    i8 -113, label %branch399
    i8 -109, label %branch403
    i8 -105, label %branch407
    i8 -101, label %branch411
    i8 -97, label %branch415
    i8 -93, label %branch419
    i8 -89, label %branch423
    i8 -85, label %branch427
    i8 -81, label %branch431
    i8 -77, label %branch435
    i8 -73, label %branch439
    i8 -69, label %branch443
    i8 -65, label %branch447
    i8 -61, label %branch451
    i8 -57, label %branch455
    i8 -53, label %branch459
    i8 -49, label %branch463
    i8 -45, label %branch467
    i8 -41, label %branch471
    i8 -37, label %branch475
    i8 -33, label %branch479
    i8 -29, label %branch483
    i8 -25, label %branch487
    i8 -21, label %branch491
    i8 -17, label %branch495
    i8 -13, label %branch499
    i8 -9, label %branch503
    i8 -5, label %branch507
  ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 965 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.55>
ST_27 : Operation 966 [1/1] (1.65ns)   --->   "%ka_2 = add i3 %ka3_mid2, 1" [ULTRA_HLS/convolution.h:220]   --->   Operation 966 'add' 'ka_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 3.56>
ST_28 : Operation 967 [1/1] (1.65ns)   --->   "%tmp1 = add i3 %ka3_mid2, -2" [ULTRA_HLS/convolution.h:224]   --->   Operation 967 'add' 'tmp1' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 968 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i3 %tmp1 to i8" [ULTRA_HLS/convolution.h:224]   --->   Operation 968 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_28 : Operation 969 [1/1] (1.91ns)   --->   "%tmp_91 = add i8 %tmp1_cast, %ia_mid2" [ULTRA_HLS/convolution.h:224]   --->   Operation 969 'add' 'tmp_91' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 970 [1/1] (1.48ns)   --->   "switch i8 %ib_mid2, label %branch1017 [
    i8 2, label %branch769
    i8 6, label %branch773
    i8 10, label %branch777
    i8 14, label %branch781
    i8 18, label %branch785
    i8 22, label %branch789
    i8 26, label %branch793
    i8 30, label %branch797
    i8 34, label %branch801
    i8 38, label %branch805
    i8 42, label %branch809
    i8 46, label %branch813
    i8 50, label %branch817
    i8 54, label %branch821
    i8 58, label %branch825
    i8 62, label %branch829
    i8 66, label %branch833
    i8 70, label %branch837
    i8 74, label %branch841
    i8 78, label %branch845
    i8 82, label %branch849
    i8 86, label %branch853
    i8 90, label %branch857
    i8 94, label %branch861
    i8 98, label %branch865
    i8 102, label %branch869
    i8 106, label %branch873
    i8 110, label %branch877
    i8 114, label %branch881
    i8 118, label %branch885
    i8 122, label %branch889
    i8 126, label %branch893
    i8 -126, label %branch897
    i8 -122, label %branch901
    i8 -118, label %branch905
    i8 -114, label %branch909
    i8 -110, label %branch913
    i8 -106, label %branch917
    i8 -102, label %branch921
    i8 -98, label %branch925
    i8 -94, label %branch929
    i8 -90, label %branch933
    i8 -86, label %branch937
    i8 -82, label %branch941
    i8 -78, label %branch945
    i8 -74, label %branch949
    i8 -70, label %branch953
    i8 -66, label %branch957
    i8 -62, label %branch961
    i8 -58, label %branch965
    i8 -54, label %branch969
    i8 -50, label %branch973
    i8 -46, label %branch977
    i8 -42, label %branch981
    i8 -38, label %branch985
    i8 -34, label %branch989
    i8 -30, label %branch993
    i8 -26, label %branch997
    i8 -22, label %branch1001
    i8 -18, label %branch1005
    i8 -14, label %branch1009
    i8 -10, label %branch1013
  ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 970 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.48>
ST_28 : Operation 971 [1/1] (1.48ns)   --->   "switch i8 %ib_mid2, label %branch762 [
    i8 2, label %branch514
    i8 6, label %branch518
    i8 10, label %branch522
    i8 14, label %branch526
    i8 18, label %branch530
    i8 22, label %branch534
    i8 26, label %branch538
    i8 30, label %branch542
    i8 34, label %branch546
    i8 38, label %branch550
    i8 42, label %branch554
    i8 46, label %branch558
    i8 50, label %branch562
    i8 54, label %branch566
    i8 58, label %branch570
    i8 62, label %branch574
    i8 66, label %branch578
    i8 70, label %branch582
    i8 74, label %branch586
    i8 78, label %branch590
    i8 82, label %branch594
    i8 86, label %branch598
    i8 90, label %branch602
    i8 94, label %branch606
    i8 98, label %branch610
    i8 102, label %branch614
    i8 106, label %branch618
    i8 110, label %branch622
    i8 114, label %branch626
    i8 118, label %branch630
    i8 122, label %branch634
    i8 126, label %branch638
    i8 -126, label %branch642
    i8 -122, label %branch646
    i8 -118, label %branch650
    i8 -114, label %branch654
    i8 -110, label %branch658
    i8 -106, label %branch662
    i8 -102, label %branch666
    i8 -98, label %branch670
    i8 -94, label %branch674
    i8 -90, label %branch678
    i8 -86, label %branch682
    i8 -82, label %branch686
    i8 -78, label %branch690
    i8 -74, label %branch694
    i8 -70, label %branch698
    i8 -66, label %branch702
    i8 -62, label %branch706
    i8 -58, label %branch710
    i8 -54, label %branch714
    i8 -50, label %branch718
    i8 -46, label %branch722
    i8 -42, label %branch726
    i8 -38, label %branch730
    i8 -34, label %branch734
    i8 -30, label %branch738
    i8 -26, label %branch742
    i8 -22, label %branch746
    i8 -18, label %branch750
    i8 -14, label %branch754
    i8 -10, label %branch758
  ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 971 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.48>
ST_28 : Operation 972 [1/1] (1.48ns)   --->   "switch i8 %ib_mid2, label %branch252 [
    i8 2, label %branch4
    i8 6, label %branch8
    i8 10, label %branch12
    i8 14, label %branch16
    i8 18, label %branch20
    i8 22, label %branch24
    i8 26, label %branch28
    i8 30, label %branch32
    i8 34, label %branch36
    i8 38, label %branch40
    i8 42, label %branch44
    i8 46, label %branch48
    i8 50, label %branch52
    i8 54, label %branch56
    i8 58, label %branch60
    i8 62, label %branch64
    i8 66, label %branch68
    i8 70, label %branch72
    i8 74, label %branch76
    i8 78, label %branch80
    i8 82, label %branch84
    i8 86, label %branch88
    i8 90, label %branch92
    i8 94, label %branch96
    i8 98, label %branch100
    i8 102, label %branch104
    i8 106, label %branch108
    i8 110, label %branch112
    i8 114, label %branch116
    i8 118, label %branch120
    i8 122, label %branch124
    i8 126, label %branch128
    i8 -126, label %branch132
    i8 -122, label %branch136
    i8 -118, label %branch140
    i8 -114, label %branch144
    i8 -110, label %branch148
    i8 -106, label %branch152
    i8 -102, label %branch156
    i8 -98, label %branch160
    i8 -94, label %branch164
    i8 -90, label %branch168
    i8 -86, label %branch172
    i8 -82, label %branch176
    i8 -78, label %branch180
    i8 -74, label %branch184
    i8 -70, label %branch188
    i8 -66, label %branch192
    i8 -62, label %branch196
    i8 -58, label %branch200
    i8 -54, label %branch204
    i8 -50, label %branch208
    i8 -46, label %branch212
    i8 -42, label %branch216
    i8 -38, label %branch220
    i8 -34, label %branch224
    i8 -30, label %branch228
    i8 -26, label %branch232
    i8 -22, label %branch236
    i8 -18, label %branch240
    i8 -14, label %branch244
    i8 -10, label %branch248
  ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 972 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.48>
ST_28 : Operation 973 [1/1] (1.13ns)   --->   "%ifzero = icmp eq i3 %ka_2, -3" [ULTRA_HLS/convolution.h:220]   --->   Operation 973 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 974 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ULTRA_HLS/convolution.h:220]   --->   Operation 974 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 29 <SV = 15> <Delay = 3.66>
ST_29 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_84_mid2_cast1 = zext i5 %tmp_84_mid2 to i8" [ULTRA_HLS/convolution.h:224]   --->   Operation 975 'zext' 'tmp_84_mid2_cast1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_84_mid2, i2 0)" [ULTRA_HLS/convolution.h:224]   --->   Operation 976 'bitconcatenate' 'tmp_108' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 977 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_108 to i8" [ULTRA_HLS/convolution.h:224]   --->   Operation 977 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_83 = add i8 %p_shl3_cast, %tmp_84_mid2_cast1" [ULTRA_HLS/convolution.h:224]   --->   Operation 978 'add' 'tmp_83' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_92 = zext i8 %tmp_91 to i64" [ULTRA_HLS/convolution.h:224]   --->   Operation 979 'zext' 'tmp_92' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i3 %ka3_mid2 to i8" [ULTRA_HLS/convolution.h:220]   --->   Operation 980 'zext' 'tmp_94_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 981 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_93 = add i8 %tmp_94_cast, %tmp_83" [ULTRA_HLS/convolution.h:220]   --->   Operation 981 'add' 'tmp_93' <Predicate = (!exitcond_flatten8)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 982 [1/1] (0.00ns)   --->   "%A_V_4_0_addr_1 = getelementptr [256 x i12]* @A_V_4_0, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 982 'getelementptr' 'A_V_4_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 983 [1/1] (0.00ns)   --->   "%A_V_4_4_addr_1 = getelementptr [256 x i12]* @A_V_4_4, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 983 'getelementptr' 'A_V_4_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 984 [1/1] (0.00ns)   --->   "%A_V_4_8_addr_1 = getelementptr [256 x i12]* @A_V_4_8, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 984 'getelementptr' 'A_V_4_8_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 985 [1/1] (0.00ns)   --->   "%A_V_4_12_addr_1 = getelementptr [256 x i12]* @A_V_4_12, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 985 'getelementptr' 'A_V_4_12_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 986 [1/1] (0.00ns)   --->   "%A_V_4_16_addr_1 = getelementptr [256 x i12]* @A_V_4_16, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 986 'getelementptr' 'A_V_4_16_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 987 [1/1] (0.00ns)   --->   "%A_V_4_20_addr_1 = getelementptr [256 x i12]* @A_V_4_20, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 987 'getelementptr' 'A_V_4_20_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 988 [1/1] (0.00ns)   --->   "%A_V_4_24_addr_1 = getelementptr [256 x i12]* @A_V_4_24, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 988 'getelementptr' 'A_V_4_24_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 989 [1/1] (0.00ns)   --->   "%A_V_4_28_addr_1 = getelementptr [256 x i12]* @A_V_4_28, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 989 'getelementptr' 'A_V_4_28_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 990 [1/1] (0.00ns)   --->   "%A_V_4_32_addr_1 = getelementptr [256 x i12]* @A_V_4_32, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 990 'getelementptr' 'A_V_4_32_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 991 [1/1] (0.00ns)   --->   "%A_V_4_36_addr_1 = getelementptr [256 x i12]* @A_V_4_36, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 991 'getelementptr' 'A_V_4_36_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 992 [1/1] (0.00ns)   --->   "%A_V_4_40_addr_1 = getelementptr [256 x i12]* @A_V_4_40, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 992 'getelementptr' 'A_V_4_40_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 993 [1/1] (0.00ns)   --->   "%A_V_4_44_addr_1 = getelementptr [256 x i12]* @A_V_4_44, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 993 'getelementptr' 'A_V_4_44_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 994 [1/1] (0.00ns)   --->   "%A_V_4_48_addr_1 = getelementptr [256 x i12]* @A_V_4_48, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 994 'getelementptr' 'A_V_4_48_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 995 [1/1] (0.00ns)   --->   "%A_V_4_52_addr_1 = getelementptr [256 x i12]* @A_V_4_52, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 995 'getelementptr' 'A_V_4_52_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 996 [1/1] (0.00ns)   --->   "%A_V_4_56_addr_1 = getelementptr [256 x i12]* @A_V_4_56, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 996 'getelementptr' 'A_V_4_56_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 997 [1/1] (0.00ns)   --->   "%A_V_4_60_addr_1 = getelementptr [256 x i12]* @A_V_4_60, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 997 'getelementptr' 'A_V_4_60_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 998 [1/1] (0.00ns)   --->   "%A_V_4_64_addr_1 = getelementptr [256 x i12]* @A_V_4_64, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 998 'getelementptr' 'A_V_4_64_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 999 [1/1] (0.00ns)   --->   "%A_V_4_68_addr_1 = getelementptr [256 x i12]* @A_V_4_68, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 999 'getelementptr' 'A_V_4_68_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1000 [1/1] (0.00ns)   --->   "%A_V_4_72_addr_1 = getelementptr [256 x i12]* @A_V_4_72, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1000 'getelementptr' 'A_V_4_72_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1001 [1/1] (0.00ns)   --->   "%A_V_4_76_addr_1 = getelementptr [256 x i12]* @A_V_4_76, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1001 'getelementptr' 'A_V_4_76_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1002 [1/1] (0.00ns)   --->   "%A_V_4_80_addr_1 = getelementptr [256 x i12]* @A_V_4_80, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1002 'getelementptr' 'A_V_4_80_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1003 [1/1] (0.00ns)   --->   "%A_V_4_84_addr_1 = getelementptr [256 x i12]* @A_V_4_84, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1003 'getelementptr' 'A_V_4_84_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1004 [1/1] (0.00ns)   --->   "%A_V_4_88_addr_1 = getelementptr [256 x i12]* @A_V_4_88, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1004 'getelementptr' 'A_V_4_88_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1005 [1/1] (0.00ns)   --->   "%A_V_4_92_addr_1 = getelementptr [256 x i12]* @A_V_4_92, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1005 'getelementptr' 'A_V_4_92_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1006 [1/1] (0.00ns)   --->   "%A_V_4_96_addr_1 = getelementptr [256 x i12]* @A_V_4_96, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1006 'getelementptr' 'A_V_4_96_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1007 [1/1] (0.00ns)   --->   "%A_V_4_100_addr_1 = getelementptr [256 x i12]* @A_V_4_100, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1007 'getelementptr' 'A_V_4_100_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1008 [1/1] (0.00ns)   --->   "%A_V_4_104_addr_1 = getelementptr [256 x i12]* @A_V_4_104, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1008 'getelementptr' 'A_V_4_104_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1009 [1/1] (0.00ns)   --->   "%A_V_4_108_addr_1 = getelementptr [256 x i12]* @A_V_4_108, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1009 'getelementptr' 'A_V_4_108_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1010 [1/1] (0.00ns)   --->   "%A_V_4_112_addr_1 = getelementptr [256 x i12]* @A_V_4_112, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1010 'getelementptr' 'A_V_4_112_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1011 [1/1] (0.00ns)   --->   "%A_V_4_116_addr_1 = getelementptr [256 x i12]* @A_V_4_116, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1011 'getelementptr' 'A_V_4_116_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1012 [1/1] (0.00ns)   --->   "%A_V_4_120_addr_1 = getelementptr [256 x i12]* @A_V_4_120, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1012 'getelementptr' 'A_V_4_120_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1013 [1/1] (0.00ns)   --->   "%A_V_4_124_addr_1 = getelementptr [256 x i12]* @A_V_4_124, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1013 'getelementptr' 'A_V_4_124_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1014 [1/1] (0.00ns)   --->   "%A_V_4_128_addr_1 = getelementptr [256 x i12]* @A_V_4_128, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1014 'getelementptr' 'A_V_4_128_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1015 [1/1] (0.00ns)   --->   "%A_V_4_132_addr_1 = getelementptr [256 x i12]* @A_V_4_132, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1015 'getelementptr' 'A_V_4_132_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1016 [1/1] (0.00ns)   --->   "%A_V_4_136_addr_1 = getelementptr [256 x i12]* @A_V_4_136, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1016 'getelementptr' 'A_V_4_136_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1017 [1/1] (0.00ns)   --->   "%A_V_4_140_addr_1 = getelementptr [256 x i12]* @A_V_4_140, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1017 'getelementptr' 'A_V_4_140_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1018 [1/1] (0.00ns)   --->   "%A_V_4_144_addr_1 = getelementptr [256 x i12]* @A_V_4_144, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1018 'getelementptr' 'A_V_4_144_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1019 [1/1] (0.00ns)   --->   "%A_V_4_148_addr_1 = getelementptr [256 x i12]* @A_V_4_148, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1019 'getelementptr' 'A_V_4_148_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1020 [1/1] (0.00ns)   --->   "%A_V_4_152_addr_1 = getelementptr [256 x i12]* @A_V_4_152, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1020 'getelementptr' 'A_V_4_152_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1021 [1/1] (0.00ns)   --->   "%A_V_4_156_addr_1 = getelementptr [256 x i12]* @A_V_4_156, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1021 'getelementptr' 'A_V_4_156_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1022 [1/1] (0.00ns)   --->   "%A_V_4_160_addr_1 = getelementptr [256 x i12]* @A_V_4_160, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1022 'getelementptr' 'A_V_4_160_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1023 [1/1] (0.00ns)   --->   "%A_V_4_164_addr_1 = getelementptr [256 x i12]* @A_V_4_164, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1023 'getelementptr' 'A_V_4_164_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1024 [1/1] (0.00ns)   --->   "%A_V_4_168_addr_1 = getelementptr [256 x i12]* @A_V_4_168, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1024 'getelementptr' 'A_V_4_168_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1025 [1/1] (0.00ns)   --->   "%A_V_4_172_addr_1 = getelementptr [256 x i12]* @A_V_4_172, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1025 'getelementptr' 'A_V_4_172_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1026 [1/1] (0.00ns)   --->   "%A_V_4_176_addr_1 = getelementptr [256 x i12]* @A_V_4_176, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1026 'getelementptr' 'A_V_4_176_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1027 [1/1] (0.00ns)   --->   "%A_V_4_180_addr_1 = getelementptr [256 x i12]* @A_V_4_180, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1027 'getelementptr' 'A_V_4_180_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1028 [1/1] (0.00ns)   --->   "%A_V_4_184_addr_1 = getelementptr [256 x i12]* @A_V_4_184, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1028 'getelementptr' 'A_V_4_184_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1029 [1/1] (0.00ns)   --->   "%A_V_4_188_addr_1 = getelementptr [256 x i12]* @A_V_4_188, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1029 'getelementptr' 'A_V_4_188_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1030 [1/1] (0.00ns)   --->   "%A_V_4_192_addr_1 = getelementptr [256 x i12]* @A_V_4_192, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1030 'getelementptr' 'A_V_4_192_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1031 [1/1] (0.00ns)   --->   "%A_V_4_196_addr_1 = getelementptr [256 x i12]* @A_V_4_196, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1031 'getelementptr' 'A_V_4_196_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1032 [1/1] (0.00ns)   --->   "%A_V_4_200_addr_1 = getelementptr [256 x i12]* @A_V_4_200, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1032 'getelementptr' 'A_V_4_200_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1033 [1/1] (0.00ns)   --->   "%A_V_4_204_addr_1 = getelementptr [256 x i12]* @A_V_4_204, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1033 'getelementptr' 'A_V_4_204_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1034 [1/1] (0.00ns)   --->   "%A_V_4_208_addr_1 = getelementptr [256 x i12]* @A_V_4_208, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1034 'getelementptr' 'A_V_4_208_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1035 [1/1] (0.00ns)   --->   "%A_V_4_212_addr_1 = getelementptr [256 x i12]* @A_V_4_212, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1035 'getelementptr' 'A_V_4_212_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1036 [1/1] (0.00ns)   --->   "%A_V_4_216_addr_1 = getelementptr [256 x i12]* @A_V_4_216, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1036 'getelementptr' 'A_V_4_216_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1037 [1/1] (0.00ns)   --->   "%A_V_4_220_addr_1 = getelementptr [256 x i12]* @A_V_4_220, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1037 'getelementptr' 'A_V_4_220_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1038 [1/1] (0.00ns)   --->   "%A_V_4_224_addr_1 = getelementptr [256 x i12]* @A_V_4_224, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1038 'getelementptr' 'A_V_4_224_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1039 [1/1] (0.00ns)   --->   "%A_V_4_228_addr_1 = getelementptr [256 x i12]* @A_V_4_228, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1039 'getelementptr' 'A_V_4_228_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1040 [1/1] (0.00ns)   --->   "%A_V_4_232_addr_1 = getelementptr [256 x i12]* @A_V_4_232, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1040 'getelementptr' 'A_V_4_232_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1041 [1/1] (0.00ns)   --->   "%A_V_4_236_addr_1 = getelementptr [256 x i12]* @A_V_4_236, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1041 'getelementptr' 'A_V_4_236_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1042 [1/1] (0.00ns)   --->   "%A_V_4_240_addr_1 = getelementptr [256 x i12]* @A_V_4_240, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1042 'getelementptr' 'A_V_4_240_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1043 [1/1] (0.00ns)   --->   "%A_V_4_244_addr_1 = getelementptr [256 x i12]* @A_V_4_244, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1043 'getelementptr' 'A_V_4_244_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1044 [1/1] (0.00ns)   --->   "%A_V_4_248_addr_1 = getelementptr [256 x i12]* @A_V_4_248, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1044 'getelementptr' 'A_V_4_248_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1045 [2/2] (2.26ns)   --->   "%A_V_4_244_load = load i12* %A_V_4_244_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1045 'load' 'A_V_4_244_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1046 [2/2] (2.26ns)   --->   "%A_V_4_240_load = load i12* %A_V_4_240_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1046 'load' 'A_V_4_240_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1047 [2/2] (2.26ns)   --->   "%A_V_4_236_load = load i12* %A_V_4_236_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1047 'load' 'A_V_4_236_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1048 [2/2] (2.26ns)   --->   "%A_V_4_232_load = load i12* %A_V_4_232_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1048 'load' 'A_V_4_232_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1049 [2/2] (2.26ns)   --->   "%A_V_4_228_load = load i12* %A_V_4_228_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1049 'load' 'A_V_4_228_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1050 [2/2] (2.26ns)   --->   "%A_V_4_224_load = load i12* %A_V_4_224_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1050 'load' 'A_V_4_224_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1051 [2/2] (2.26ns)   --->   "%A_V_4_220_load = load i12* %A_V_4_220_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1051 'load' 'A_V_4_220_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1052 [2/2] (2.26ns)   --->   "%A_V_4_216_load = load i12* %A_V_4_216_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1052 'load' 'A_V_4_216_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1053 [2/2] (2.26ns)   --->   "%A_V_4_212_load = load i12* %A_V_4_212_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1053 'load' 'A_V_4_212_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1054 [2/2] (2.26ns)   --->   "%A_V_4_208_load = load i12* %A_V_4_208_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1054 'load' 'A_V_4_208_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1055 [2/2] (2.26ns)   --->   "%A_V_4_204_load = load i12* %A_V_4_204_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1055 'load' 'A_V_4_204_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1056 [2/2] (2.26ns)   --->   "%A_V_4_200_load = load i12* %A_V_4_200_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1056 'load' 'A_V_4_200_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1057 [2/2] (2.26ns)   --->   "%A_V_4_196_load = load i12* %A_V_4_196_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1057 'load' 'A_V_4_196_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1058 [2/2] (2.26ns)   --->   "%A_V_4_192_load = load i12* %A_V_4_192_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1058 'load' 'A_V_4_192_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1059 [2/2] (2.26ns)   --->   "%A_V_4_188_load = load i12* %A_V_4_188_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1059 'load' 'A_V_4_188_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1060 [2/2] (2.26ns)   --->   "%A_V_4_184_load = load i12* %A_V_4_184_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1060 'load' 'A_V_4_184_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1061 [2/2] (2.26ns)   --->   "%A_V_4_180_load = load i12* %A_V_4_180_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1061 'load' 'A_V_4_180_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1062 [2/2] (2.26ns)   --->   "%A_V_4_176_load = load i12* %A_V_4_176_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1062 'load' 'A_V_4_176_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1063 [2/2] (2.26ns)   --->   "%A_V_4_172_load = load i12* %A_V_4_172_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1063 'load' 'A_V_4_172_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1064 [2/2] (2.26ns)   --->   "%A_V_4_168_load = load i12* %A_V_4_168_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1064 'load' 'A_V_4_168_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1065 [2/2] (2.26ns)   --->   "%A_V_4_164_load = load i12* %A_V_4_164_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1065 'load' 'A_V_4_164_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1066 [2/2] (2.26ns)   --->   "%A_V_4_160_load = load i12* %A_V_4_160_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1066 'load' 'A_V_4_160_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1067 [2/2] (2.26ns)   --->   "%A_V_4_156_load = load i12* %A_V_4_156_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1067 'load' 'A_V_4_156_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1068 [2/2] (2.26ns)   --->   "%A_V_4_152_load = load i12* %A_V_4_152_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1068 'load' 'A_V_4_152_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1069 [2/2] (2.26ns)   --->   "%A_V_4_148_load = load i12* %A_V_4_148_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1069 'load' 'A_V_4_148_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1070 [2/2] (2.26ns)   --->   "%A_V_4_144_load = load i12* %A_V_4_144_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1070 'load' 'A_V_4_144_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1071 [2/2] (2.26ns)   --->   "%A_V_4_140_load = load i12* %A_V_4_140_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1071 'load' 'A_V_4_140_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1072 [2/2] (2.26ns)   --->   "%A_V_4_136_load = load i12* %A_V_4_136_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1072 'load' 'A_V_4_136_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1073 [2/2] (2.26ns)   --->   "%A_V_4_132_load = load i12* %A_V_4_132_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1073 'load' 'A_V_4_132_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1074 [2/2] (2.26ns)   --->   "%A_V_4_128_load = load i12* %A_V_4_128_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1074 'load' 'A_V_4_128_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1075 [2/2] (2.26ns)   --->   "%A_V_4_124_load = load i12* %A_V_4_124_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1075 'load' 'A_V_4_124_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1076 [2/2] (2.26ns)   --->   "%A_V_4_120_load = load i12* %A_V_4_120_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1076 'load' 'A_V_4_120_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1077 [2/2] (2.26ns)   --->   "%A_V_4_116_load = load i12* %A_V_4_116_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1077 'load' 'A_V_4_116_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1078 [2/2] (2.26ns)   --->   "%A_V_4_112_load = load i12* %A_V_4_112_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1078 'load' 'A_V_4_112_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1079 [2/2] (2.26ns)   --->   "%A_V_4_108_load = load i12* %A_V_4_108_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1079 'load' 'A_V_4_108_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1080 [2/2] (2.26ns)   --->   "%A_V_4_104_load = load i12* %A_V_4_104_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1080 'load' 'A_V_4_104_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1081 [2/2] (2.26ns)   --->   "%A_V_4_100_load = load i12* %A_V_4_100_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1081 'load' 'A_V_4_100_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1082 [2/2] (2.26ns)   --->   "%A_V_4_96_load = load i12* %A_V_4_96_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1082 'load' 'A_V_4_96_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1083 [2/2] (2.26ns)   --->   "%A_V_4_92_load = load i12* %A_V_4_92_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1083 'load' 'A_V_4_92_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1084 [2/2] (2.26ns)   --->   "%A_V_4_88_load = load i12* %A_V_4_88_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1084 'load' 'A_V_4_88_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1085 [2/2] (2.26ns)   --->   "%A_V_4_84_load = load i12* %A_V_4_84_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1085 'load' 'A_V_4_84_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1086 [2/2] (2.26ns)   --->   "%A_V_4_80_load = load i12* %A_V_4_80_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1086 'load' 'A_V_4_80_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1087 [2/2] (2.26ns)   --->   "%A_V_4_76_load = load i12* %A_V_4_76_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1087 'load' 'A_V_4_76_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1088 [2/2] (2.26ns)   --->   "%A_V_4_72_load = load i12* %A_V_4_72_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1088 'load' 'A_V_4_72_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1089 [2/2] (2.26ns)   --->   "%A_V_4_68_load = load i12* %A_V_4_68_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1089 'load' 'A_V_4_68_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1090 [2/2] (2.26ns)   --->   "%A_V_4_64_load = load i12* %A_V_4_64_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1090 'load' 'A_V_4_64_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1091 [2/2] (2.26ns)   --->   "%A_V_4_60_load = load i12* %A_V_4_60_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1091 'load' 'A_V_4_60_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1092 [2/2] (2.26ns)   --->   "%A_V_4_56_load = load i12* %A_V_4_56_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1092 'load' 'A_V_4_56_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1093 [2/2] (2.26ns)   --->   "%A_V_4_52_load = load i12* %A_V_4_52_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1093 'load' 'A_V_4_52_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1094 [2/2] (2.26ns)   --->   "%A_V_4_48_load = load i12* %A_V_4_48_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1094 'load' 'A_V_4_48_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1095 [2/2] (2.26ns)   --->   "%A_V_4_44_load = load i12* %A_V_4_44_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1095 'load' 'A_V_4_44_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1096 [2/2] (2.26ns)   --->   "%A_V_4_40_load = load i12* %A_V_4_40_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1096 'load' 'A_V_4_40_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1097 [2/2] (2.26ns)   --->   "%A_V_4_36_load = load i12* %A_V_4_36_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1097 'load' 'A_V_4_36_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1098 [2/2] (2.26ns)   --->   "%A_V_4_32_load = load i12* %A_V_4_32_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1098 'load' 'A_V_4_32_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1099 [2/2] (2.26ns)   --->   "%A_V_4_28_load = load i12* %A_V_4_28_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1099 'load' 'A_V_4_28_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1100 [2/2] (2.26ns)   --->   "%A_V_4_24_load = load i12* %A_V_4_24_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1100 'load' 'A_V_4_24_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1101 [2/2] (2.26ns)   --->   "%A_V_4_20_load = load i12* %A_V_4_20_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1101 'load' 'A_V_4_20_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1102 [2/2] (2.26ns)   --->   "%A_V_4_16_load = load i12* %A_V_4_16_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1102 'load' 'A_V_4_16_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1103 [2/2] (2.26ns)   --->   "%A_V_4_12_load = load i12* %A_V_4_12_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1103 'load' 'A_V_4_12_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1104 [2/2] (2.26ns)   --->   "%A_V_4_8_load = load i12* %A_V_4_8_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1104 'load' 'A_V_4_8_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1105 [2/2] (2.26ns)   --->   "%A_V_4_4_load = load i12* %A_V_4_4_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1105 'load' 'A_V_4_4_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1106 [2/2] (2.26ns)   --->   "%A_V_4_0_load = load i12* %A_V_4_0_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1106 'load' 'A_V_4_0_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1107 [2/2] (2.26ns)   --->   "%A_V_4_248_load = load i12* %A_V_4_248_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1107 'load' 'A_V_4_248_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1108 [1/1] (0.00ns)   --->   "%A_V_4_1_addr_1 = getelementptr [256 x i12]* @A_V_4_1, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1108 'getelementptr' 'A_V_4_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1109 [1/1] (0.00ns)   --->   "%A_V_4_5_addr_1 = getelementptr [256 x i12]* @A_V_4_5, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1109 'getelementptr' 'A_V_4_5_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1110 [1/1] (0.00ns)   --->   "%A_V_4_9_addr_1 = getelementptr [256 x i12]* @A_V_4_9, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1110 'getelementptr' 'A_V_4_9_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1111 [1/1] (0.00ns)   --->   "%A_V_4_13_addr_1 = getelementptr [256 x i12]* @A_V_4_13, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1111 'getelementptr' 'A_V_4_13_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1112 [1/1] (0.00ns)   --->   "%A_V_4_17_addr_1 = getelementptr [256 x i12]* @A_V_4_17, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1112 'getelementptr' 'A_V_4_17_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1113 [1/1] (0.00ns)   --->   "%A_V_4_21_addr_1 = getelementptr [256 x i12]* @A_V_4_21, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1113 'getelementptr' 'A_V_4_21_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1114 [1/1] (0.00ns)   --->   "%A_V_4_25_addr_1 = getelementptr [256 x i12]* @A_V_4_25, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1114 'getelementptr' 'A_V_4_25_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1115 [1/1] (0.00ns)   --->   "%A_V_4_29_addr_1 = getelementptr [256 x i12]* @A_V_4_29, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1115 'getelementptr' 'A_V_4_29_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1116 [1/1] (0.00ns)   --->   "%A_V_4_33_addr_1 = getelementptr [256 x i12]* @A_V_4_33, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1116 'getelementptr' 'A_V_4_33_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1117 [1/1] (0.00ns)   --->   "%A_V_4_37_addr_1 = getelementptr [256 x i12]* @A_V_4_37, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1117 'getelementptr' 'A_V_4_37_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1118 [1/1] (0.00ns)   --->   "%A_V_4_41_addr_1 = getelementptr [256 x i12]* @A_V_4_41, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1118 'getelementptr' 'A_V_4_41_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1119 [1/1] (0.00ns)   --->   "%A_V_4_45_addr_1 = getelementptr [256 x i12]* @A_V_4_45, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1119 'getelementptr' 'A_V_4_45_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1120 [1/1] (0.00ns)   --->   "%A_V_4_49_addr_1 = getelementptr [256 x i12]* @A_V_4_49, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1120 'getelementptr' 'A_V_4_49_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1121 [1/1] (0.00ns)   --->   "%A_V_4_53_addr_1 = getelementptr [256 x i12]* @A_V_4_53, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1121 'getelementptr' 'A_V_4_53_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1122 [1/1] (0.00ns)   --->   "%A_V_4_57_addr_1 = getelementptr [256 x i12]* @A_V_4_57, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1122 'getelementptr' 'A_V_4_57_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1123 [1/1] (0.00ns)   --->   "%A_V_4_61_addr_1 = getelementptr [256 x i12]* @A_V_4_61, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1123 'getelementptr' 'A_V_4_61_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1124 [1/1] (0.00ns)   --->   "%A_V_4_65_addr_1 = getelementptr [256 x i12]* @A_V_4_65, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1124 'getelementptr' 'A_V_4_65_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1125 [1/1] (0.00ns)   --->   "%A_V_4_69_addr_1 = getelementptr [256 x i12]* @A_V_4_69, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1125 'getelementptr' 'A_V_4_69_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1126 [1/1] (0.00ns)   --->   "%A_V_4_73_addr_1 = getelementptr [256 x i12]* @A_V_4_73, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1126 'getelementptr' 'A_V_4_73_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1127 [1/1] (0.00ns)   --->   "%A_V_4_77_addr_1 = getelementptr [256 x i12]* @A_V_4_77, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1127 'getelementptr' 'A_V_4_77_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1128 [1/1] (0.00ns)   --->   "%A_V_4_81_addr_1 = getelementptr [256 x i12]* @A_V_4_81, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1128 'getelementptr' 'A_V_4_81_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%A_V_4_85_addr_1 = getelementptr [256 x i12]* @A_V_4_85, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1129 'getelementptr' 'A_V_4_85_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1130 [1/1] (0.00ns)   --->   "%A_V_4_89_addr_1 = getelementptr [256 x i12]* @A_V_4_89, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1130 'getelementptr' 'A_V_4_89_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1131 [1/1] (0.00ns)   --->   "%A_V_4_93_addr_1 = getelementptr [256 x i12]* @A_V_4_93, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1131 'getelementptr' 'A_V_4_93_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1132 [1/1] (0.00ns)   --->   "%A_V_4_97_addr_1 = getelementptr [256 x i12]* @A_V_4_97, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1132 'getelementptr' 'A_V_4_97_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1133 [1/1] (0.00ns)   --->   "%A_V_4_101_addr_1 = getelementptr [256 x i12]* @A_V_4_101, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1133 'getelementptr' 'A_V_4_101_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1134 [1/1] (0.00ns)   --->   "%A_V_4_105_addr_1 = getelementptr [256 x i12]* @A_V_4_105, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1134 'getelementptr' 'A_V_4_105_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%A_V_4_109_addr_1 = getelementptr [256 x i12]* @A_V_4_109, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1135 'getelementptr' 'A_V_4_109_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns)   --->   "%A_V_4_113_addr_1 = getelementptr [256 x i12]* @A_V_4_113, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1136 'getelementptr' 'A_V_4_113_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1137 [1/1] (0.00ns)   --->   "%A_V_4_117_addr_1 = getelementptr [256 x i12]* @A_V_4_117, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1137 'getelementptr' 'A_V_4_117_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1138 [1/1] (0.00ns)   --->   "%A_V_4_121_addr_1 = getelementptr [256 x i12]* @A_V_4_121, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1138 'getelementptr' 'A_V_4_121_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1139 [1/1] (0.00ns)   --->   "%A_V_4_125_addr_1 = getelementptr [256 x i12]* @A_V_4_125, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1139 'getelementptr' 'A_V_4_125_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1140 [1/1] (0.00ns)   --->   "%A_V_4_129_addr_1 = getelementptr [256 x i12]* @A_V_4_129, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1140 'getelementptr' 'A_V_4_129_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1141 [1/1] (0.00ns)   --->   "%A_V_4_133_addr_1 = getelementptr [256 x i12]* @A_V_4_133, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1141 'getelementptr' 'A_V_4_133_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1142 [1/1] (0.00ns)   --->   "%A_V_4_137_addr_1 = getelementptr [256 x i12]* @A_V_4_137, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1142 'getelementptr' 'A_V_4_137_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1143 [1/1] (0.00ns)   --->   "%A_V_4_141_addr_1 = getelementptr [256 x i12]* @A_V_4_141, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1143 'getelementptr' 'A_V_4_141_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1144 [1/1] (0.00ns)   --->   "%A_V_4_145_addr_1 = getelementptr [256 x i12]* @A_V_4_145, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1144 'getelementptr' 'A_V_4_145_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1145 [1/1] (0.00ns)   --->   "%A_V_4_149_addr_1 = getelementptr [256 x i12]* @A_V_4_149, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1145 'getelementptr' 'A_V_4_149_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1146 [1/1] (0.00ns)   --->   "%A_V_4_153_addr_1 = getelementptr [256 x i12]* @A_V_4_153, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1146 'getelementptr' 'A_V_4_153_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1147 [1/1] (0.00ns)   --->   "%A_V_4_157_addr_1 = getelementptr [256 x i12]* @A_V_4_157, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1147 'getelementptr' 'A_V_4_157_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1148 [1/1] (0.00ns)   --->   "%A_V_4_161_addr_1 = getelementptr [256 x i12]* @A_V_4_161, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1148 'getelementptr' 'A_V_4_161_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1149 [1/1] (0.00ns)   --->   "%A_V_4_165_addr_1 = getelementptr [256 x i12]* @A_V_4_165, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1149 'getelementptr' 'A_V_4_165_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1150 [1/1] (0.00ns)   --->   "%A_V_4_169_addr_1 = getelementptr [256 x i12]* @A_V_4_169, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1150 'getelementptr' 'A_V_4_169_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1151 [1/1] (0.00ns)   --->   "%A_V_4_173_addr_1 = getelementptr [256 x i12]* @A_V_4_173, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1151 'getelementptr' 'A_V_4_173_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1152 [1/1] (0.00ns)   --->   "%A_V_4_177_addr_1 = getelementptr [256 x i12]* @A_V_4_177, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1152 'getelementptr' 'A_V_4_177_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1153 [1/1] (0.00ns)   --->   "%A_V_4_181_addr_1 = getelementptr [256 x i12]* @A_V_4_181, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1153 'getelementptr' 'A_V_4_181_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1154 [1/1] (0.00ns)   --->   "%A_V_4_185_addr_1 = getelementptr [256 x i12]* @A_V_4_185, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1154 'getelementptr' 'A_V_4_185_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1155 [1/1] (0.00ns)   --->   "%A_V_4_189_addr_1 = getelementptr [256 x i12]* @A_V_4_189, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1155 'getelementptr' 'A_V_4_189_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1156 [1/1] (0.00ns)   --->   "%A_V_4_193_addr_1 = getelementptr [256 x i12]* @A_V_4_193, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1156 'getelementptr' 'A_V_4_193_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1157 [1/1] (0.00ns)   --->   "%A_V_4_197_addr_1 = getelementptr [256 x i12]* @A_V_4_197, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1157 'getelementptr' 'A_V_4_197_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1158 [1/1] (0.00ns)   --->   "%A_V_4_201_addr_1 = getelementptr [256 x i12]* @A_V_4_201, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1158 'getelementptr' 'A_V_4_201_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1159 [1/1] (0.00ns)   --->   "%A_V_4_205_addr_1 = getelementptr [256 x i12]* @A_V_4_205, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1159 'getelementptr' 'A_V_4_205_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1160 [1/1] (0.00ns)   --->   "%A_V_4_209_addr_1 = getelementptr [256 x i12]* @A_V_4_209, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1160 'getelementptr' 'A_V_4_209_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1161 [1/1] (0.00ns)   --->   "%A_V_4_213_addr_1 = getelementptr [256 x i12]* @A_V_4_213, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1161 'getelementptr' 'A_V_4_213_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1162 [1/1] (0.00ns)   --->   "%A_V_4_217_addr_1 = getelementptr [256 x i12]* @A_V_4_217, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1162 'getelementptr' 'A_V_4_217_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1163 [1/1] (0.00ns)   --->   "%A_V_4_221_addr_1 = getelementptr [256 x i12]* @A_V_4_221, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1163 'getelementptr' 'A_V_4_221_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1164 [1/1] (0.00ns)   --->   "%A_V_4_225_addr_1 = getelementptr [256 x i12]* @A_V_4_225, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1164 'getelementptr' 'A_V_4_225_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1165 [1/1] (0.00ns)   --->   "%A_V_4_229_addr_1 = getelementptr [256 x i12]* @A_V_4_229, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1165 'getelementptr' 'A_V_4_229_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1166 [1/1] (0.00ns)   --->   "%A_V_4_233_addr_1 = getelementptr [256 x i12]* @A_V_4_233, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1166 'getelementptr' 'A_V_4_233_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1167 [1/1] (0.00ns)   --->   "%A_V_4_237_addr_1 = getelementptr [256 x i12]* @A_V_4_237, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1167 'getelementptr' 'A_V_4_237_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1168 [1/1] (0.00ns)   --->   "%A_V_4_241_addr_1 = getelementptr [256 x i12]* @A_V_4_241, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1168 'getelementptr' 'A_V_4_241_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1169 [1/1] (0.00ns)   --->   "%A_V_4_245_addr_1 = getelementptr [256 x i12]* @A_V_4_245, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1169 'getelementptr' 'A_V_4_245_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1170 [1/1] (0.00ns)   --->   "%A_V_4_249_addr_1 = getelementptr [256 x i12]* @A_V_4_249, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1170 'getelementptr' 'A_V_4_249_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1171 [2/2] (2.26ns)   --->   "%A_V_4_245_load = load i12* %A_V_4_245_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1171 'load' 'A_V_4_245_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1172 [2/2] (2.26ns)   --->   "%A_V_4_241_load = load i12* %A_V_4_241_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1172 'load' 'A_V_4_241_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1173 [2/2] (2.26ns)   --->   "%A_V_4_237_load = load i12* %A_V_4_237_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1173 'load' 'A_V_4_237_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1174 [2/2] (2.26ns)   --->   "%A_V_4_233_load = load i12* %A_V_4_233_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1174 'load' 'A_V_4_233_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1175 [2/2] (2.26ns)   --->   "%A_V_4_229_load = load i12* %A_V_4_229_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1175 'load' 'A_V_4_229_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1176 [2/2] (2.26ns)   --->   "%A_V_4_225_load = load i12* %A_V_4_225_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1176 'load' 'A_V_4_225_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1177 [2/2] (2.26ns)   --->   "%A_V_4_221_load = load i12* %A_V_4_221_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1177 'load' 'A_V_4_221_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1178 [2/2] (2.26ns)   --->   "%A_V_4_217_load = load i12* %A_V_4_217_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1178 'load' 'A_V_4_217_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1179 [2/2] (2.26ns)   --->   "%A_V_4_213_load = load i12* %A_V_4_213_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1179 'load' 'A_V_4_213_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1180 [2/2] (2.26ns)   --->   "%A_V_4_209_load = load i12* %A_V_4_209_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1180 'load' 'A_V_4_209_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1181 [2/2] (2.26ns)   --->   "%A_V_4_205_load = load i12* %A_V_4_205_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1181 'load' 'A_V_4_205_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1182 [2/2] (2.26ns)   --->   "%A_V_4_201_load = load i12* %A_V_4_201_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1182 'load' 'A_V_4_201_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1183 [2/2] (2.26ns)   --->   "%A_V_4_197_load = load i12* %A_V_4_197_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1183 'load' 'A_V_4_197_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1184 [2/2] (2.26ns)   --->   "%A_V_4_193_load = load i12* %A_V_4_193_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1184 'load' 'A_V_4_193_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1185 [2/2] (2.26ns)   --->   "%A_V_4_189_load = load i12* %A_V_4_189_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1185 'load' 'A_V_4_189_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1186 [2/2] (2.26ns)   --->   "%A_V_4_185_load = load i12* %A_V_4_185_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1186 'load' 'A_V_4_185_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1187 [2/2] (2.26ns)   --->   "%A_V_4_181_load = load i12* %A_V_4_181_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1187 'load' 'A_V_4_181_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1188 [2/2] (2.26ns)   --->   "%A_V_4_177_load = load i12* %A_V_4_177_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1188 'load' 'A_V_4_177_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1189 [2/2] (2.26ns)   --->   "%A_V_4_173_load = load i12* %A_V_4_173_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1189 'load' 'A_V_4_173_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1190 [2/2] (2.26ns)   --->   "%A_V_4_169_load = load i12* %A_V_4_169_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1190 'load' 'A_V_4_169_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1191 [2/2] (2.26ns)   --->   "%A_V_4_165_load = load i12* %A_V_4_165_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1191 'load' 'A_V_4_165_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1192 [2/2] (2.26ns)   --->   "%A_V_4_161_load = load i12* %A_V_4_161_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1192 'load' 'A_V_4_161_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1193 [2/2] (2.26ns)   --->   "%A_V_4_157_load = load i12* %A_V_4_157_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1193 'load' 'A_V_4_157_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1194 [2/2] (2.26ns)   --->   "%A_V_4_153_load = load i12* %A_V_4_153_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1194 'load' 'A_V_4_153_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1195 [2/2] (2.26ns)   --->   "%A_V_4_149_load = load i12* %A_V_4_149_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1195 'load' 'A_V_4_149_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1196 [2/2] (2.26ns)   --->   "%A_V_4_145_load = load i12* %A_V_4_145_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1196 'load' 'A_V_4_145_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1197 [2/2] (2.26ns)   --->   "%A_V_4_141_load = load i12* %A_V_4_141_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1197 'load' 'A_V_4_141_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1198 [2/2] (2.26ns)   --->   "%A_V_4_137_load = load i12* %A_V_4_137_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1198 'load' 'A_V_4_137_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1199 [2/2] (2.26ns)   --->   "%A_V_4_133_load = load i12* %A_V_4_133_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1199 'load' 'A_V_4_133_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1200 [2/2] (2.26ns)   --->   "%A_V_4_129_load = load i12* %A_V_4_129_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1200 'load' 'A_V_4_129_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1201 [2/2] (2.26ns)   --->   "%A_V_4_125_load = load i12* %A_V_4_125_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1201 'load' 'A_V_4_125_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1202 [2/2] (2.26ns)   --->   "%A_V_4_121_load = load i12* %A_V_4_121_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1202 'load' 'A_V_4_121_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1203 [2/2] (2.26ns)   --->   "%A_V_4_117_load = load i12* %A_V_4_117_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1203 'load' 'A_V_4_117_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1204 [2/2] (2.26ns)   --->   "%A_V_4_113_load = load i12* %A_V_4_113_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1204 'load' 'A_V_4_113_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1205 [2/2] (2.26ns)   --->   "%A_V_4_109_load = load i12* %A_V_4_109_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1205 'load' 'A_V_4_109_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1206 [2/2] (2.26ns)   --->   "%A_V_4_105_load = load i12* %A_V_4_105_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1206 'load' 'A_V_4_105_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1207 [2/2] (2.26ns)   --->   "%A_V_4_101_load = load i12* %A_V_4_101_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1207 'load' 'A_V_4_101_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1208 [2/2] (2.26ns)   --->   "%A_V_4_97_load = load i12* %A_V_4_97_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1208 'load' 'A_V_4_97_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1209 [2/2] (2.26ns)   --->   "%A_V_4_93_load = load i12* %A_V_4_93_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1209 'load' 'A_V_4_93_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1210 [2/2] (2.26ns)   --->   "%A_V_4_89_load = load i12* %A_V_4_89_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1210 'load' 'A_V_4_89_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1211 [2/2] (2.26ns)   --->   "%A_V_4_85_load = load i12* %A_V_4_85_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1211 'load' 'A_V_4_85_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1212 [2/2] (2.26ns)   --->   "%A_V_4_81_load = load i12* %A_V_4_81_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1212 'load' 'A_V_4_81_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1213 [2/2] (2.26ns)   --->   "%A_V_4_77_load = load i12* %A_V_4_77_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1213 'load' 'A_V_4_77_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1214 [2/2] (2.26ns)   --->   "%A_V_4_73_load = load i12* %A_V_4_73_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1214 'load' 'A_V_4_73_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1215 [2/2] (2.26ns)   --->   "%A_V_4_69_load = load i12* %A_V_4_69_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1215 'load' 'A_V_4_69_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1216 [2/2] (2.26ns)   --->   "%A_V_4_65_load = load i12* %A_V_4_65_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1216 'load' 'A_V_4_65_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1217 [2/2] (2.26ns)   --->   "%A_V_4_61_load = load i12* %A_V_4_61_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1217 'load' 'A_V_4_61_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1218 [2/2] (2.26ns)   --->   "%A_V_4_57_load = load i12* %A_V_4_57_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1218 'load' 'A_V_4_57_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1219 [2/2] (2.26ns)   --->   "%A_V_4_53_load = load i12* %A_V_4_53_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1219 'load' 'A_V_4_53_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1220 [2/2] (2.26ns)   --->   "%A_V_4_49_load = load i12* %A_V_4_49_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1220 'load' 'A_V_4_49_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1221 [2/2] (2.26ns)   --->   "%A_V_4_45_load = load i12* %A_V_4_45_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1221 'load' 'A_V_4_45_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1222 [2/2] (2.26ns)   --->   "%A_V_4_41_load = load i12* %A_V_4_41_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1222 'load' 'A_V_4_41_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1223 [2/2] (2.26ns)   --->   "%A_V_4_37_load = load i12* %A_V_4_37_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1223 'load' 'A_V_4_37_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1224 [2/2] (2.26ns)   --->   "%A_V_4_33_load = load i12* %A_V_4_33_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1224 'load' 'A_V_4_33_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1225 [2/2] (2.26ns)   --->   "%A_V_4_29_load = load i12* %A_V_4_29_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1225 'load' 'A_V_4_29_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1226 [2/2] (2.26ns)   --->   "%A_V_4_25_load = load i12* %A_V_4_25_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1226 'load' 'A_V_4_25_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1227 [2/2] (2.26ns)   --->   "%A_V_4_21_load = load i12* %A_V_4_21_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1227 'load' 'A_V_4_21_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1228 [2/2] (2.26ns)   --->   "%A_V_4_17_load = load i12* %A_V_4_17_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1228 'load' 'A_V_4_17_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1229 [2/2] (2.26ns)   --->   "%A_V_4_13_load = load i12* %A_V_4_13_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1229 'load' 'A_V_4_13_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1230 [2/2] (2.26ns)   --->   "%A_V_4_9_load = load i12* %A_V_4_9_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1230 'load' 'A_V_4_9_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1231 [2/2] (2.26ns)   --->   "%A_V_4_5_load = load i12* %A_V_4_5_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1231 'load' 'A_V_4_5_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1232 [2/2] (2.26ns)   --->   "%A_V_4_1_load = load i12* %A_V_4_1_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1232 'load' 'A_V_4_1_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1233 [2/2] (2.26ns)   --->   "%A_V_4_249_load = load i12* %A_V_4_249_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1233 'load' 'A_V_4_249_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1234 [1/1] (0.00ns)   --->   "%A_V_4_2_addr_1 = getelementptr [256 x i12]* @A_V_4_2, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1234 'getelementptr' 'A_V_4_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1235 [1/1] (0.00ns)   --->   "%A_V_4_6_addr_1 = getelementptr [256 x i12]* @A_V_4_6, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1235 'getelementptr' 'A_V_4_6_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1236 [1/1] (0.00ns)   --->   "%A_V_4_10_addr_1 = getelementptr [256 x i12]* @A_V_4_10, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1236 'getelementptr' 'A_V_4_10_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1237 [1/1] (0.00ns)   --->   "%A_V_4_14_addr_1 = getelementptr [256 x i12]* @A_V_4_14, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1237 'getelementptr' 'A_V_4_14_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1238 [1/1] (0.00ns)   --->   "%A_V_4_18_addr_1 = getelementptr [256 x i12]* @A_V_4_18, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1238 'getelementptr' 'A_V_4_18_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1239 [1/1] (0.00ns)   --->   "%A_V_4_22_addr_1 = getelementptr [256 x i12]* @A_V_4_22, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1239 'getelementptr' 'A_V_4_22_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1240 [1/1] (0.00ns)   --->   "%A_V_4_26_addr_1 = getelementptr [256 x i12]* @A_V_4_26, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1240 'getelementptr' 'A_V_4_26_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1241 [1/1] (0.00ns)   --->   "%A_V_4_30_addr_1 = getelementptr [256 x i12]* @A_V_4_30, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1241 'getelementptr' 'A_V_4_30_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1242 [1/1] (0.00ns)   --->   "%A_V_4_34_addr_1 = getelementptr [256 x i12]* @A_V_4_34, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1242 'getelementptr' 'A_V_4_34_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1243 [1/1] (0.00ns)   --->   "%A_V_4_38_addr_1 = getelementptr [256 x i12]* @A_V_4_38, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1243 'getelementptr' 'A_V_4_38_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1244 [1/1] (0.00ns)   --->   "%A_V_4_42_addr_1 = getelementptr [256 x i12]* @A_V_4_42, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1244 'getelementptr' 'A_V_4_42_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1245 [1/1] (0.00ns)   --->   "%A_V_4_46_addr_1 = getelementptr [256 x i12]* @A_V_4_46, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1245 'getelementptr' 'A_V_4_46_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1246 [1/1] (0.00ns)   --->   "%A_V_4_50_addr_1 = getelementptr [256 x i12]* @A_V_4_50, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1246 'getelementptr' 'A_V_4_50_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1247 [1/1] (0.00ns)   --->   "%A_V_4_54_addr_1 = getelementptr [256 x i12]* @A_V_4_54, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1247 'getelementptr' 'A_V_4_54_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1248 [1/1] (0.00ns)   --->   "%A_V_4_58_addr_1 = getelementptr [256 x i12]* @A_V_4_58, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1248 'getelementptr' 'A_V_4_58_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1249 [1/1] (0.00ns)   --->   "%A_V_4_62_addr_1 = getelementptr [256 x i12]* @A_V_4_62, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1249 'getelementptr' 'A_V_4_62_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1250 [1/1] (0.00ns)   --->   "%A_V_4_66_addr_1 = getelementptr [256 x i12]* @A_V_4_66, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1250 'getelementptr' 'A_V_4_66_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1251 [1/1] (0.00ns)   --->   "%A_V_4_70_addr_1 = getelementptr [256 x i12]* @A_V_4_70, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1251 'getelementptr' 'A_V_4_70_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1252 [1/1] (0.00ns)   --->   "%A_V_4_74_addr_1 = getelementptr [256 x i12]* @A_V_4_74, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1252 'getelementptr' 'A_V_4_74_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1253 [1/1] (0.00ns)   --->   "%A_V_4_78_addr_1 = getelementptr [256 x i12]* @A_V_4_78, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1253 'getelementptr' 'A_V_4_78_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1254 [1/1] (0.00ns)   --->   "%A_V_4_82_addr_1 = getelementptr [256 x i12]* @A_V_4_82, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1254 'getelementptr' 'A_V_4_82_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1255 [1/1] (0.00ns)   --->   "%A_V_4_86_addr_1 = getelementptr [256 x i12]* @A_V_4_86, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1255 'getelementptr' 'A_V_4_86_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1256 [1/1] (0.00ns)   --->   "%A_V_4_90_addr_1 = getelementptr [256 x i12]* @A_V_4_90, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1256 'getelementptr' 'A_V_4_90_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1257 [1/1] (0.00ns)   --->   "%A_V_4_94_addr_1 = getelementptr [256 x i12]* @A_V_4_94, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1257 'getelementptr' 'A_V_4_94_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1258 [1/1] (0.00ns)   --->   "%A_V_4_98_addr_1 = getelementptr [256 x i12]* @A_V_4_98, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1258 'getelementptr' 'A_V_4_98_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1259 [1/1] (0.00ns)   --->   "%A_V_4_102_addr_1 = getelementptr [256 x i12]* @A_V_4_102, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1259 'getelementptr' 'A_V_4_102_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1260 [1/1] (0.00ns)   --->   "%A_V_4_106_addr_1 = getelementptr [256 x i12]* @A_V_4_106, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1260 'getelementptr' 'A_V_4_106_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1261 [1/1] (0.00ns)   --->   "%A_V_4_110_addr_1 = getelementptr [256 x i12]* @A_V_4_110, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1261 'getelementptr' 'A_V_4_110_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1262 [1/1] (0.00ns)   --->   "%A_V_4_114_addr_1 = getelementptr [256 x i12]* @A_V_4_114, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1262 'getelementptr' 'A_V_4_114_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1263 [1/1] (0.00ns)   --->   "%A_V_4_118_addr_1 = getelementptr [256 x i12]* @A_V_4_118, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1263 'getelementptr' 'A_V_4_118_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1264 [1/1] (0.00ns)   --->   "%A_V_4_122_addr_1 = getelementptr [256 x i12]* @A_V_4_122, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1264 'getelementptr' 'A_V_4_122_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1265 [1/1] (0.00ns)   --->   "%A_V_4_126_addr_1 = getelementptr [256 x i12]* @A_V_4_126, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1265 'getelementptr' 'A_V_4_126_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1266 [1/1] (0.00ns)   --->   "%A_V_4_130_addr_1 = getelementptr [256 x i12]* @A_V_4_130, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1266 'getelementptr' 'A_V_4_130_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1267 [1/1] (0.00ns)   --->   "%A_V_4_134_addr_1 = getelementptr [256 x i12]* @A_V_4_134, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1267 'getelementptr' 'A_V_4_134_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1268 [1/1] (0.00ns)   --->   "%A_V_4_138_addr_1 = getelementptr [256 x i12]* @A_V_4_138, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1268 'getelementptr' 'A_V_4_138_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1269 [1/1] (0.00ns)   --->   "%A_V_4_142_addr_1 = getelementptr [256 x i12]* @A_V_4_142, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1269 'getelementptr' 'A_V_4_142_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1270 [1/1] (0.00ns)   --->   "%A_V_4_146_addr_1 = getelementptr [256 x i12]* @A_V_4_146, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1270 'getelementptr' 'A_V_4_146_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1271 [1/1] (0.00ns)   --->   "%A_V_4_150_addr_1 = getelementptr [256 x i12]* @A_V_4_150, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1271 'getelementptr' 'A_V_4_150_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1272 [1/1] (0.00ns)   --->   "%A_V_4_154_addr_1 = getelementptr [256 x i12]* @A_V_4_154, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1272 'getelementptr' 'A_V_4_154_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1273 [1/1] (0.00ns)   --->   "%A_V_4_158_addr_1 = getelementptr [256 x i12]* @A_V_4_158, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1273 'getelementptr' 'A_V_4_158_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1274 [1/1] (0.00ns)   --->   "%A_V_4_162_addr_1 = getelementptr [256 x i12]* @A_V_4_162, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1274 'getelementptr' 'A_V_4_162_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1275 [1/1] (0.00ns)   --->   "%A_V_4_166_addr_1 = getelementptr [256 x i12]* @A_V_4_166, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1275 'getelementptr' 'A_V_4_166_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1276 [1/1] (0.00ns)   --->   "%A_V_4_170_addr_1 = getelementptr [256 x i12]* @A_V_4_170, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1276 'getelementptr' 'A_V_4_170_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1277 [1/1] (0.00ns)   --->   "%A_V_4_174_addr_1 = getelementptr [256 x i12]* @A_V_4_174, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1277 'getelementptr' 'A_V_4_174_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1278 [1/1] (0.00ns)   --->   "%A_V_4_178_addr_1 = getelementptr [256 x i12]* @A_V_4_178, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1278 'getelementptr' 'A_V_4_178_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1279 [1/1] (0.00ns)   --->   "%A_V_4_182_addr_1 = getelementptr [256 x i12]* @A_V_4_182, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1279 'getelementptr' 'A_V_4_182_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1280 [1/1] (0.00ns)   --->   "%A_V_4_186_addr_1 = getelementptr [256 x i12]* @A_V_4_186, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1280 'getelementptr' 'A_V_4_186_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1281 [1/1] (0.00ns)   --->   "%A_V_4_190_addr_1 = getelementptr [256 x i12]* @A_V_4_190, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1281 'getelementptr' 'A_V_4_190_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1282 [1/1] (0.00ns)   --->   "%A_V_4_194_addr_1 = getelementptr [256 x i12]* @A_V_4_194, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1282 'getelementptr' 'A_V_4_194_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1283 [1/1] (0.00ns)   --->   "%A_V_4_198_addr_1 = getelementptr [256 x i12]* @A_V_4_198, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1283 'getelementptr' 'A_V_4_198_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1284 [1/1] (0.00ns)   --->   "%A_V_4_202_addr_1 = getelementptr [256 x i12]* @A_V_4_202, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1284 'getelementptr' 'A_V_4_202_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1285 [1/1] (0.00ns)   --->   "%A_V_4_206_addr_1 = getelementptr [256 x i12]* @A_V_4_206, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1285 'getelementptr' 'A_V_4_206_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1286 [1/1] (0.00ns)   --->   "%A_V_4_210_addr_1 = getelementptr [256 x i12]* @A_V_4_210, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1286 'getelementptr' 'A_V_4_210_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1287 [1/1] (0.00ns)   --->   "%A_V_4_214_addr_1 = getelementptr [256 x i12]* @A_V_4_214, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1287 'getelementptr' 'A_V_4_214_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1288 [1/1] (0.00ns)   --->   "%A_V_4_218_addr_1 = getelementptr [256 x i12]* @A_V_4_218, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1288 'getelementptr' 'A_V_4_218_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1289 [1/1] (0.00ns)   --->   "%A_V_4_222_addr_1 = getelementptr [256 x i12]* @A_V_4_222, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1289 'getelementptr' 'A_V_4_222_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1290 [1/1] (0.00ns)   --->   "%A_V_4_226_addr_1 = getelementptr [256 x i12]* @A_V_4_226, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1290 'getelementptr' 'A_V_4_226_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1291 [1/1] (0.00ns)   --->   "%A_V_4_230_addr_1 = getelementptr [256 x i12]* @A_V_4_230, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1291 'getelementptr' 'A_V_4_230_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1292 [1/1] (0.00ns)   --->   "%A_V_4_234_addr_1 = getelementptr [256 x i12]* @A_V_4_234, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1292 'getelementptr' 'A_V_4_234_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1293 [1/1] (0.00ns)   --->   "%A_V_4_238_addr_1 = getelementptr [256 x i12]* @A_V_4_238, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1293 'getelementptr' 'A_V_4_238_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1294 [1/1] (0.00ns)   --->   "%A_V_4_242_addr_1 = getelementptr [256 x i12]* @A_V_4_242, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1294 'getelementptr' 'A_V_4_242_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1295 [1/1] (0.00ns)   --->   "%A_V_4_246_addr_1 = getelementptr [256 x i12]* @A_V_4_246, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1295 'getelementptr' 'A_V_4_246_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1296 [1/1] (0.00ns)   --->   "%A_V_4_250_addr_1 = getelementptr [256 x i12]* @A_V_4_250, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1296 'getelementptr' 'A_V_4_250_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1297 [2/2] (2.26ns)   --->   "%A_V_4_246_load = load i12* %A_V_4_246_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1297 'load' 'A_V_4_246_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1298 [2/2] (2.26ns)   --->   "%A_V_4_242_load = load i12* %A_V_4_242_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1298 'load' 'A_V_4_242_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1299 [2/2] (2.26ns)   --->   "%A_V_4_238_load = load i12* %A_V_4_238_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1299 'load' 'A_V_4_238_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1300 [2/2] (2.26ns)   --->   "%A_V_4_234_load = load i12* %A_V_4_234_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1300 'load' 'A_V_4_234_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1301 [2/2] (2.26ns)   --->   "%A_V_4_230_load = load i12* %A_V_4_230_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1301 'load' 'A_V_4_230_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1302 [2/2] (2.26ns)   --->   "%A_V_4_226_load = load i12* %A_V_4_226_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1302 'load' 'A_V_4_226_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1303 [2/2] (2.26ns)   --->   "%A_V_4_222_load = load i12* %A_V_4_222_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1303 'load' 'A_V_4_222_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1304 [2/2] (2.26ns)   --->   "%A_V_4_218_load = load i12* %A_V_4_218_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1304 'load' 'A_V_4_218_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1305 [2/2] (2.26ns)   --->   "%A_V_4_214_load = load i12* %A_V_4_214_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1305 'load' 'A_V_4_214_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1306 [2/2] (2.26ns)   --->   "%A_V_4_210_load = load i12* %A_V_4_210_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1306 'load' 'A_V_4_210_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1307 [2/2] (2.26ns)   --->   "%A_V_4_206_load = load i12* %A_V_4_206_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1307 'load' 'A_V_4_206_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1308 [2/2] (2.26ns)   --->   "%A_V_4_202_load = load i12* %A_V_4_202_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1308 'load' 'A_V_4_202_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1309 [2/2] (2.26ns)   --->   "%A_V_4_198_load = load i12* %A_V_4_198_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1309 'load' 'A_V_4_198_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1310 [2/2] (2.26ns)   --->   "%A_V_4_194_load = load i12* %A_V_4_194_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1310 'load' 'A_V_4_194_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1311 [2/2] (2.26ns)   --->   "%A_V_4_190_load = load i12* %A_V_4_190_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1311 'load' 'A_V_4_190_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1312 [2/2] (2.26ns)   --->   "%A_V_4_186_load = load i12* %A_V_4_186_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1312 'load' 'A_V_4_186_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1313 [2/2] (2.26ns)   --->   "%A_V_4_182_load = load i12* %A_V_4_182_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1313 'load' 'A_V_4_182_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1314 [2/2] (2.26ns)   --->   "%A_V_4_178_load = load i12* %A_V_4_178_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1314 'load' 'A_V_4_178_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1315 [2/2] (2.26ns)   --->   "%A_V_4_174_load = load i12* %A_V_4_174_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1315 'load' 'A_V_4_174_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1316 [2/2] (2.26ns)   --->   "%A_V_4_170_load = load i12* %A_V_4_170_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1316 'load' 'A_V_4_170_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1317 [2/2] (2.26ns)   --->   "%A_V_4_166_load = load i12* %A_V_4_166_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1317 'load' 'A_V_4_166_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1318 [2/2] (2.26ns)   --->   "%A_V_4_162_load = load i12* %A_V_4_162_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1318 'load' 'A_V_4_162_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1319 [2/2] (2.26ns)   --->   "%A_V_4_158_load = load i12* %A_V_4_158_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1319 'load' 'A_V_4_158_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1320 [2/2] (2.26ns)   --->   "%A_V_4_154_load = load i12* %A_V_4_154_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1320 'load' 'A_V_4_154_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1321 [2/2] (2.26ns)   --->   "%A_V_4_150_load = load i12* %A_V_4_150_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1321 'load' 'A_V_4_150_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1322 [2/2] (2.26ns)   --->   "%A_V_4_146_load = load i12* %A_V_4_146_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1322 'load' 'A_V_4_146_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1323 [2/2] (2.26ns)   --->   "%A_V_4_142_load = load i12* %A_V_4_142_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1323 'load' 'A_V_4_142_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1324 [2/2] (2.26ns)   --->   "%A_V_4_138_load = load i12* %A_V_4_138_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1324 'load' 'A_V_4_138_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1325 [2/2] (2.26ns)   --->   "%A_V_4_134_load = load i12* %A_V_4_134_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1325 'load' 'A_V_4_134_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1326 [2/2] (2.26ns)   --->   "%A_V_4_130_load = load i12* %A_V_4_130_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1326 'load' 'A_V_4_130_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1327 [2/2] (2.26ns)   --->   "%A_V_4_126_load = load i12* %A_V_4_126_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1327 'load' 'A_V_4_126_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1328 [2/2] (2.26ns)   --->   "%A_V_4_122_load = load i12* %A_V_4_122_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1328 'load' 'A_V_4_122_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1329 [2/2] (2.26ns)   --->   "%A_V_4_118_load = load i12* %A_V_4_118_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1329 'load' 'A_V_4_118_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1330 [2/2] (2.26ns)   --->   "%A_V_4_114_load = load i12* %A_V_4_114_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1330 'load' 'A_V_4_114_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1331 [2/2] (2.26ns)   --->   "%A_V_4_110_load = load i12* %A_V_4_110_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1331 'load' 'A_V_4_110_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1332 [2/2] (2.26ns)   --->   "%A_V_4_106_load = load i12* %A_V_4_106_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1332 'load' 'A_V_4_106_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1333 [2/2] (2.26ns)   --->   "%A_V_4_102_load = load i12* %A_V_4_102_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1333 'load' 'A_V_4_102_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1334 [2/2] (2.26ns)   --->   "%A_V_4_98_load = load i12* %A_V_4_98_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1334 'load' 'A_V_4_98_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1335 [2/2] (2.26ns)   --->   "%A_V_4_94_load = load i12* %A_V_4_94_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1335 'load' 'A_V_4_94_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1336 [2/2] (2.26ns)   --->   "%A_V_4_90_load = load i12* %A_V_4_90_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1336 'load' 'A_V_4_90_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1337 [2/2] (2.26ns)   --->   "%A_V_4_86_load = load i12* %A_V_4_86_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1337 'load' 'A_V_4_86_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1338 [2/2] (2.26ns)   --->   "%A_V_4_82_load = load i12* %A_V_4_82_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1338 'load' 'A_V_4_82_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1339 [2/2] (2.26ns)   --->   "%A_V_4_78_load = load i12* %A_V_4_78_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1339 'load' 'A_V_4_78_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1340 [2/2] (2.26ns)   --->   "%A_V_4_74_load = load i12* %A_V_4_74_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1340 'load' 'A_V_4_74_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1341 [2/2] (2.26ns)   --->   "%A_V_4_70_load = load i12* %A_V_4_70_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1341 'load' 'A_V_4_70_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1342 [2/2] (2.26ns)   --->   "%A_V_4_66_load = load i12* %A_V_4_66_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1342 'load' 'A_V_4_66_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1343 [2/2] (2.26ns)   --->   "%A_V_4_62_load = load i12* %A_V_4_62_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1343 'load' 'A_V_4_62_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1344 [2/2] (2.26ns)   --->   "%A_V_4_58_load = load i12* %A_V_4_58_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1344 'load' 'A_V_4_58_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1345 [2/2] (2.26ns)   --->   "%A_V_4_54_load = load i12* %A_V_4_54_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1345 'load' 'A_V_4_54_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1346 [2/2] (2.26ns)   --->   "%A_V_4_50_load = load i12* %A_V_4_50_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1346 'load' 'A_V_4_50_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1347 [2/2] (2.26ns)   --->   "%A_V_4_46_load = load i12* %A_V_4_46_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1347 'load' 'A_V_4_46_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1348 [2/2] (2.26ns)   --->   "%A_V_4_42_load = load i12* %A_V_4_42_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1348 'load' 'A_V_4_42_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1349 [2/2] (2.26ns)   --->   "%A_V_4_38_load = load i12* %A_V_4_38_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1349 'load' 'A_V_4_38_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1350 [2/2] (2.26ns)   --->   "%A_V_4_34_load = load i12* %A_V_4_34_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1350 'load' 'A_V_4_34_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1351 [2/2] (2.26ns)   --->   "%A_V_4_30_load = load i12* %A_V_4_30_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1351 'load' 'A_V_4_30_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1352 [2/2] (2.26ns)   --->   "%A_V_4_26_load = load i12* %A_V_4_26_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1352 'load' 'A_V_4_26_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1353 [2/2] (2.26ns)   --->   "%A_V_4_22_load = load i12* %A_V_4_22_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1353 'load' 'A_V_4_22_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1354 [2/2] (2.26ns)   --->   "%A_V_4_18_load = load i12* %A_V_4_18_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1354 'load' 'A_V_4_18_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1355 [2/2] (2.26ns)   --->   "%A_V_4_14_load = load i12* %A_V_4_14_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1355 'load' 'A_V_4_14_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1356 [2/2] (2.26ns)   --->   "%A_V_4_10_load = load i12* %A_V_4_10_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1356 'load' 'A_V_4_10_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1357 [2/2] (2.26ns)   --->   "%A_V_4_6_load = load i12* %A_V_4_6_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1357 'load' 'A_V_4_6_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1358 [2/2] (2.26ns)   --->   "%A_V_4_2_load = load i12* %A_V_4_2_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1358 'load' 'A_V_4_2_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1359 [2/2] (2.26ns)   --->   "%A_V_4_250_load = load i12* %A_V_4_250_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1359 'load' 'A_V_4_250_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1360 [1/1] (0.00ns)   --->   "%A_V_4_3_addr_1 = getelementptr [256 x i12]* @A_V_4_3, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1360 'getelementptr' 'A_V_4_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1361 [1/1] (0.00ns)   --->   "%A_V_4_7_addr_1 = getelementptr [256 x i12]* @A_V_4_7, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1361 'getelementptr' 'A_V_4_7_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1362 [1/1] (0.00ns)   --->   "%A_V_4_11_addr_1 = getelementptr [256 x i12]* @A_V_4_11, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1362 'getelementptr' 'A_V_4_11_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1363 [1/1] (0.00ns)   --->   "%A_V_4_15_addr_1 = getelementptr [256 x i12]* @A_V_4_15, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1363 'getelementptr' 'A_V_4_15_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1364 [1/1] (0.00ns)   --->   "%A_V_4_19_addr_1 = getelementptr [256 x i12]* @A_V_4_19, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1364 'getelementptr' 'A_V_4_19_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1365 [1/1] (0.00ns)   --->   "%A_V_4_23_addr_1 = getelementptr [256 x i12]* @A_V_4_23, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1365 'getelementptr' 'A_V_4_23_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1366 [1/1] (0.00ns)   --->   "%A_V_4_27_addr_1 = getelementptr [256 x i12]* @A_V_4_27, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1366 'getelementptr' 'A_V_4_27_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1367 [1/1] (0.00ns)   --->   "%A_V_4_31_addr_1 = getelementptr [256 x i12]* @A_V_4_31, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1367 'getelementptr' 'A_V_4_31_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1368 [1/1] (0.00ns)   --->   "%A_V_4_35_addr_1 = getelementptr [256 x i12]* @A_V_4_35, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1368 'getelementptr' 'A_V_4_35_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1369 [1/1] (0.00ns)   --->   "%A_V_4_39_addr_1 = getelementptr [256 x i12]* @A_V_4_39, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1369 'getelementptr' 'A_V_4_39_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1370 [1/1] (0.00ns)   --->   "%A_V_4_43_addr_1 = getelementptr [256 x i12]* @A_V_4_43, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1370 'getelementptr' 'A_V_4_43_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1371 [1/1] (0.00ns)   --->   "%A_V_4_47_addr_1 = getelementptr [256 x i12]* @A_V_4_47, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1371 'getelementptr' 'A_V_4_47_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1372 [1/1] (0.00ns)   --->   "%A_V_4_51_addr_1 = getelementptr [256 x i12]* @A_V_4_51, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1372 'getelementptr' 'A_V_4_51_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1373 [1/1] (0.00ns)   --->   "%A_V_4_55_addr_1 = getelementptr [256 x i12]* @A_V_4_55, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1373 'getelementptr' 'A_V_4_55_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1374 [1/1] (0.00ns)   --->   "%A_V_4_59_addr_1 = getelementptr [256 x i12]* @A_V_4_59, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1374 'getelementptr' 'A_V_4_59_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1375 [1/1] (0.00ns)   --->   "%A_V_4_63_addr_1 = getelementptr [256 x i12]* @A_V_4_63, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1375 'getelementptr' 'A_V_4_63_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1376 [1/1] (0.00ns)   --->   "%A_V_4_67_addr_1 = getelementptr [256 x i12]* @A_V_4_67, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1376 'getelementptr' 'A_V_4_67_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1377 [1/1] (0.00ns)   --->   "%A_V_4_71_addr_1 = getelementptr [256 x i12]* @A_V_4_71, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1377 'getelementptr' 'A_V_4_71_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1378 [1/1] (0.00ns)   --->   "%A_V_4_75_addr_1 = getelementptr [256 x i12]* @A_V_4_75, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1378 'getelementptr' 'A_V_4_75_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1379 [1/1] (0.00ns)   --->   "%A_V_4_79_addr_1 = getelementptr [256 x i12]* @A_V_4_79, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1379 'getelementptr' 'A_V_4_79_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1380 [1/1] (0.00ns)   --->   "%A_V_4_83_addr_1 = getelementptr [256 x i12]* @A_V_4_83, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1380 'getelementptr' 'A_V_4_83_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1381 [1/1] (0.00ns)   --->   "%A_V_4_87_addr_1 = getelementptr [256 x i12]* @A_V_4_87, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1381 'getelementptr' 'A_V_4_87_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1382 [1/1] (0.00ns)   --->   "%A_V_4_91_addr_1 = getelementptr [256 x i12]* @A_V_4_91, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1382 'getelementptr' 'A_V_4_91_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1383 [1/1] (0.00ns)   --->   "%A_V_4_95_addr_1 = getelementptr [256 x i12]* @A_V_4_95, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1383 'getelementptr' 'A_V_4_95_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1384 [1/1] (0.00ns)   --->   "%A_V_4_99_addr_1 = getelementptr [256 x i12]* @A_V_4_99, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1384 'getelementptr' 'A_V_4_99_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1385 [1/1] (0.00ns)   --->   "%A_V_4_103_addr_1 = getelementptr [256 x i12]* @A_V_4_103, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1385 'getelementptr' 'A_V_4_103_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1386 [1/1] (0.00ns)   --->   "%A_V_4_107_addr_1 = getelementptr [256 x i12]* @A_V_4_107, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1386 'getelementptr' 'A_V_4_107_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1387 [1/1] (0.00ns)   --->   "%A_V_4_111_addr_1 = getelementptr [256 x i12]* @A_V_4_111, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1387 'getelementptr' 'A_V_4_111_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1388 [1/1] (0.00ns)   --->   "%A_V_4_115_addr_1 = getelementptr [256 x i12]* @A_V_4_115, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1388 'getelementptr' 'A_V_4_115_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1389 [1/1] (0.00ns)   --->   "%A_V_4_119_addr_1 = getelementptr [256 x i12]* @A_V_4_119, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1389 'getelementptr' 'A_V_4_119_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1390 [1/1] (0.00ns)   --->   "%A_V_4_123_addr_1 = getelementptr [256 x i12]* @A_V_4_123, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1390 'getelementptr' 'A_V_4_123_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1391 [1/1] (0.00ns)   --->   "%A_V_4_127_addr_1 = getelementptr [256 x i12]* @A_V_4_127, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1391 'getelementptr' 'A_V_4_127_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1392 [1/1] (0.00ns)   --->   "%A_V_4_131_addr_1 = getelementptr [256 x i12]* @A_V_4_131, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1392 'getelementptr' 'A_V_4_131_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1393 [1/1] (0.00ns)   --->   "%A_V_4_135_addr_1 = getelementptr [256 x i12]* @A_V_4_135, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1393 'getelementptr' 'A_V_4_135_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1394 [1/1] (0.00ns)   --->   "%A_V_4_139_addr_1 = getelementptr [256 x i12]* @A_V_4_139, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1394 'getelementptr' 'A_V_4_139_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1395 [1/1] (0.00ns)   --->   "%A_V_4_143_addr_1 = getelementptr [256 x i12]* @A_V_4_143, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1395 'getelementptr' 'A_V_4_143_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1396 [1/1] (0.00ns)   --->   "%A_V_4_147_addr_1 = getelementptr [256 x i12]* @A_V_4_147, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1396 'getelementptr' 'A_V_4_147_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1397 [1/1] (0.00ns)   --->   "%A_V_4_151_addr_1 = getelementptr [256 x i12]* @A_V_4_151, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1397 'getelementptr' 'A_V_4_151_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1398 [1/1] (0.00ns)   --->   "%A_V_4_155_addr_1 = getelementptr [256 x i12]* @A_V_4_155, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1398 'getelementptr' 'A_V_4_155_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1399 [1/1] (0.00ns)   --->   "%A_V_4_159_addr_1 = getelementptr [256 x i12]* @A_V_4_159, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1399 'getelementptr' 'A_V_4_159_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1400 [1/1] (0.00ns)   --->   "%A_V_4_163_addr_1 = getelementptr [256 x i12]* @A_V_4_163, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1400 'getelementptr' 'A_V_4_163_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1401 [1/1] (0.00ns)   --->   "%A_V_4_167_addr_1 = getelementptr [256 x i12]* @A_V_4_167, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1401 'getelementptr' 'A_V_4_167_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1402 [1/1] (0.00ns)   --->   "%A_V_4_171_addr_1 = getelementptr [256 x i12]* @A_V_4_171, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1402 'getelementptr' 'A_V_4_171_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1403 [1/1] (0.00ns)   --->   "%A_V_4_175_addr_1 = getelementptr [256 x i12]* @A_V_4_175, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1403 'getelementptr' 'A_V_4_175_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1404 [1/1] (0.00ns)   --->   "%A_V_4_179_addr_1 = getelementptr [256 x i12]* @A_V_4_179, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1404 'getelementptr' 'A_V_4_179_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1405 [1/1] (0.00ns)   --->   "%A_V_4_183_addr_1 = getelementptr [256 x i12]* @A_V_4_183, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1405 'getelementptr' 'A_V_4_183_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1406 [1/1] (0.00ns)   --->   "%A_V_4_187_addr_1 = getelementptr [256 x i12]* @A_V_4_187, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1406 'getelementptr' 'A_V_4_187_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1407 [1/1] (0.00ns)   --->   "%A_V_4_191_addr_1 = getelementptr [256 x i12]* @A_V_4_191, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1407 'getelementptr' 'A_V_4_191_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1408 [1/1] (0.00ns)   --->   "%A_V_4_195_addr_1 = getelementptr [256 x i12]* @A_V_4_195, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1408 'getelementptr' 'A_V_4_195_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1409 [1/1] (0.00ns)   --->   "%A_V_4_199_addr_1 = getelementptr [256 x i12]* @A_V_4_199, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1409 'getelementptr' 'A_V_4_199_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1410 [1/1] (0.00ns)   --->   "%A_V_4_203_addr_1 = getelementptr [256 x i12]* @A_V_4_203, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1410 'getelementptr' 'A_V_4_203_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1411 [1/1] (0.00ns)   --->   "%A_V_4_207_addr_1 = getelementptr [256 x i12]* @A_V_4_207, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1411 'getelementptr' 'A_V_4_207_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1412 [1/1] (0.00ns)   --->   "%A_V_4_211_addr_1 = getelementptr [256 x i12]* @A_V_4_211, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1412 'getelementptr' 'A_V_4_211_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1413 [1/1] (0.00ns)   --->   "%A_V_4_215_addr_1 = getelementptr [256 x i12]* @A_V_4_215, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1413 'getelementptr' 'A_V_4_215_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1414 [1/1] (0.00ns)   --->   "%A_V_4_219_addr_1 = getelementptr [256 x i12]* @A_V_4_219, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1414 'getelementptr' 'A_V_4_219_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1415 [1/1] (0.00ns)   --->   "%A_V_4_223_addr_1 = getelementptr [256 x i12]* @A_V_4_223, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1415 'getelementptr' 'A_V_4_223_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1416 [1/1] (0.00ns)   --->   "%A_V_4_227_addr_1 = getelementptr [256 x i12]* @A_V_4_227, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1416 'getelementptr' 'A_V_4_227_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1417 [1/1] (0.00ns)   --->   "%A_V_4_231_addr_1 = getelementptr [256 x i12]* @A_V_4_231, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1417 'getelementptr' 'A_V_4_231_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1418 [1/1] (0.00ns)   --->   "%A_V_4_235_addr_1 = getelementptr [256 x i12]* @A_V_4_235, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1418 'getelementptr' 'A_V_4_235_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1419 [1/1] (0.00ns)   --->   "%A_V_4_239_addr_1 = getelementptr [256 x i12]* @A_V_4_239, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1419 'getelementptr' 'A_V_4_239_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1420 [1/1] (0.00ns)   --->   "%A_V_4_243_addr_1 = getelementptr [256 x i12]* @A_V_4_243, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1420 'getelementptr' 'A_V_4_243_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1421 [1/1] (0.00ns)   --->   "%A_V_4_247_addr_1 = getelementptr [256 x i12]* @A_V_4_247, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1421 'getelementptr' 'A_V_4_247_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1422 [1/1] (0.00ns)   --->   "%A_V_4_251_addr_1 = getelementptr [256 x i12]* @A_V_4_251, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1422 'getelementptr' 'A_V_4_251_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1423 [1/1] (0.00ns)   --->   "%A_V_4_255_addr_1 = getelementptr [256 x i12]* @A_V_4_255, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1423 'getelementptr' 'A_V_4_255_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1424 [2/2] (2.26ns)   --->   "%A_V_4_251_load = load i12* %A_V_4_251_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1424 'load' 'A_V_4_251_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 251)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1425 [2/2] (2.26ns)   --->   "%A_V_4_247_load = load i12* %A_V_4_247_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1425 'load' 'A_V_4_247_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 247)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1426 [2/2] (2.26ns)   --->   "%A_V_4_243_load = load i12* %A_V_4_243_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1426 'load' 'A_V_4_243_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 243)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1427 [2/2] (2.26ns)   --->   "%A_V_4_239_load = load i12* %A_V_4_239_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1427 'load' 'A_V_4_239_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 239)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1428 [2/2] (2.26ns)   --->   "%A_V_4_235_load = load i12* %A_V_4_235_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1428 'load' 'A_V_4_235_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 235)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1429 [2/2] (2.26ns)   --->   "%A_V_4_231_load = load i12* %A_V_4_231_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1429 'load' 'A_V_4_231_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 231)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1430 [2/2] (2.26ns)   --->   "%A_V_4_227_load = load i12* %A_V_4_227_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1430 'load' 'A_V_4_227_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 227)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1431 [2/2] (2.26ns)   --->   "%A_V_4_223_load = load i12* %A_V_4_223_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1431 'load' 'A_V_4_223_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 223)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1432 [2/2] (2.26ns)   --->   "%A_V_4_219_load = load i12* %A_V_4_219_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1432 'load' 'A_V_4_219_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 219)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1433 [2/2] (2.26ns)   --->   "%A_V_4_215_load = load i12* %A_V_4_215_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1433 'load' 'A_V_4_215_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 215)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1434 [2/2] (2.26ns)   --->   "%A_V_4_211_load = load i12* %A_V_4_211_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1434 'load' 'A_V_4_211_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 211)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1435 [2/2] (2.26ns)   --->   "%A_V_4_207_load = load i12* %A_V_4_207_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1435 'load' 'A_V_4_207_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 207)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1436 [2/2] (2.26ns)   --->   "%A_V_4_203_load = load i12* %A_V_4_203_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1436 'load' 'A_V_4_203_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 203)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1437 [2/2] (2.26ns)   --->   "%A_V_4_199_load = load i12* %A_V_4_199_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1437 'load' 'A_V_4_199_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 199)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1438 [2/2] (2.26ns)   --->   "%A_V_4_195_load = load i12* %A_V_4_195_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1438 'load' 'A_V_4_195_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 195)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1439 [2/2] (2.26ns)   --->   "%A_V_4_191_load = load i12* %A_V_4_191_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1439 'load' 'A_V_4_191_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 191)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1440 [2/2] (2.26ns)   --->   "%A_V_4_187_load = load i12* %A_V_4_187_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1440 'load' 'A_V_4_187_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 187)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1441 [2/2] (2.26ns)   --->   "%A_V_4_183_load = load i12* %A_V_4_183_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1441 'load' 'A_V_4_183_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 183)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1442 [2/2] (2.26ns)   --->   "%A_V_4_179_load = load i12* %A_V_4_179_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1442 'load' 'A_V_4_179_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 179)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1443 [2/2] (2.26ns)   --->   "%A_V_4_175_load = load i12* %A_V_4_175_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1443 'load' 'A_V_4_175_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 175)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1444 [2/2] (2.26ns)   --->   "%A_V_4_171_load = load i12* %A_V_4_171_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1444 'load' 'A_V_4_171_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 171)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1445 [2/2] (2.26ns)   --->   "%A_V_4_167_load = load i12* %A_V_4_167_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1445 'load' 'A_V_4_167_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 167)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1446 [2/2] (2.26ns)   --->   "%A_V_4_163_load = load i12* %A_V_4_163_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1446 'load' 'A_V_4_163_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 163)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1447 [2/2] (2.26ns)   --->   "%A_V_4_159_load = load i12* %A_V_4_159_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1447 'load' 'A_V_4_159_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 159)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1448 [2/2] (2.26ns)   --->   "%A_V_4_155_load = load i12* %A_V_4_155_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1448 'load' 'A_V_4_155_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 155)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1449 [2/2] (2.26ns)   --->   "%A_V_4_151_load = load i12* %A_V_4_151_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1449 'load' 'A_V_4_151_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 151)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1450 [2/2] (2.26ns)   --->   "%A_V_4_147_load = load i12* %A_V_4_147_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1450 'load' 'A_V_4_147_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 147)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1451 [2/2] (2.26ns)   --->   "%A_V_4_143_load = load i12* %A_V_4_143_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1451 'load' 'A_V_4_143_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 143)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1452 [2/2] (2.26ns)   --->   "%A_V_4_139_load = load i12* %A_V_4_139_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1452 'load' 'A_V_4_139_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 139)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1453 [2/2] (2.26ns)   --->   "%A_V_4_135_load = load i12* %A_V_4_135_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1453 'load' 'A_V_4_135_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 135)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1454 [2/2] (2.26ns)   --->   "%A_V_4_131_load = load i12* %A_V_4_131_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1454 'load' 'A_V_4_131_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 131)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1455 [2/2] (2.26ns)   --->   "%A_V_4_127_load = load i12* %A_V_4_127_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1455 'load' 'A_V_4_127_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 127)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1456 [2/2] (2.26ns)   --->   "%A_V_4_123_load = load i12* %A_V_4_123_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1456 'load' 'A_V_4_123_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 123)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1457 [2/2] (2.26ns)   --->   "%A_V_4_119_load = load i12* %A_V_4_119_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1457 'load' 'A_V_4_119_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 119)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1458 [2/2] (2.26ns)   --->   "%A_V_4_115_load = load i12* %A_V_4_115_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1458 'load' 'A_V_4_115_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 115)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1459 [2/2] (2.26ns)   --->   "%A_V_4_111_load = load i12* %A_V_4_111_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1459 'load' 'A_V_4_111_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 111)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1460 [2/2] (2.26ns)   --->   "%A_V_4_107_load = load i12* %A_V_4_107_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1460 'load' 'A_V_4_107_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 107)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1461 [2/2] (2.26ns)   --->   "%A_V_4_103_load = load i12* %A_V_4_103_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1461 'load' 'A_V_4_103_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 103)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1462 [2/2] (2.26ns)   --->   "%A_V_4_99_load = load i12* %A_V_4_99_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1462 'load' 'A_V_4_99_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 99)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1463 [2/2] (2.26ns)   --->   "%A_V_4_95_load = load i12* %A_V_4_95_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1463 'load' 'A_V_4_95_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 95)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1464 [2/2] (2.26ns)   --->   "%A_V_4_91_load = load i12* %A_V_4_91_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1464 'load' 'A_V_4_91_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 91)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1465 [2/2] (2.26ns)   --->   "%A_V_4_87_load = load i12* %A_V_4_87_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1465 'load' 'A_V_4_87_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 87)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1466 [2/2] (2.26ns)   --->   "%A_V_4_83_load = load i12* %A_V_4_83_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1466 'load' 'A_V_4_83_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 83)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1467 [2/2] (2.26ns)   --->   "%A_V_4_79_load = load i12* %A_V_4_79_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1467 'load' 'A_V_4_79_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 79)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1468 [2/2] (2.26ns)   --->   "%A_V_4_75_load = load i12* %A_V_4_75_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1468 'load' 'A_V_4_75_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 75)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1469 [2/2] (2.26ns)   --->   "%A_V_4_71_load = load i12* %A_V_4_71_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1469 'load' 'A_V_4_71_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 71)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1470 [2/2] (2.26ns)   --->   "%A_V_4_67_load = load i12* %A_V_4_67_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1470 'load' 'A_V_4_67_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 67)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1471 [2/2] (2.26ns)   --->   "%A_V_4_63_load = load i12* %A_V_4_63_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1471 'load' 'A_V_4_63_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 63)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1472 [2/2] (2.26ns)   --->   "%A_V_4_59_load = load i12* %A_V_4_59_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1472 'load' 'A_V_4_59_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 59)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1473 [2/2] (2.26ns)   --->   "%A_V_4_55_load = load i12* %A_V_4_55_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1473 'load' 'A_V_4_55_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 55)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1474 [2/2] (2.26ns)   --->   "%A_V_4_51_load = load i12* %A_V_4_51_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1474 'load' 'A_V_4_51_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 51)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1475 [2/2] (2.26ns)   --->   "%A_V_4_47_load = load i12* %A_V_4_47_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1475 'load' 'A_V_4_47_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 47)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1476 [2/2] (2.26ns)   --->   "%A_V_4_43_load = load i12* %A_V_4_43_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1476 'load' 'A_V_4_43_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 43)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1477 [2/2] (2.26ns)   --->   "%A_V_4_39_load = load i12* %A_V_4_39_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1477 'load' 'A_V_4_39_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 39)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1478 [2/2] (2.26ns)   --->   "%A_V_4_35_load = load i12* %A_V_4_35_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1478 'load' 'A_V_4_35_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 35)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1479 [2/2] (2.26ns)   --->   "%A_V_4_31_load = load i12* %A_V_4_31_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1479 'load' 'A_V_4_31_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 31)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1480 [2/2] (2.26ns)   --->   "%A_V_4_27_load = load i12* %A_V_4_27_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1480 'load' 'A_V_4_27_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 27)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1481 [2/2] (2.26ns)   --->   "%A_V_4_23_load = load i12* %A_V_4_23_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1481 'load' 'A_V_4_23_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 23)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1482 [2/2] (2.26ns)   --->   "%A_V_4_19_load = load i12* %A_V_4_19_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1482 'load' 'A_V_4_19_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 19)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1483 [2/2] (2.26ns)   --->   "%A_V_4_15_load = load i12* %A_V_4_15_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1483 'load' 'A_V_4_15_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 15)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1484 [2/2] (2.26ns)   --->   "%A_V_4_11_load = load i12* %A_V_4_11_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1484 'load' 'A_V_4_11_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 11)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1485 [2/2] (2.26ns)   --->   "%A_V_4_7_load = load i12* %A_V_4_7_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1485 'load' 'A_V_4_7_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 7)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1486 [2/2] (2.26ns)   --->   "%A_V_4_3_load = load i12* %A_V_4_3_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1486 'load' 'A_V_4_3_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 3)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1487 [2/2] (2.26ns)   --->   "%A_V_4_255_load = load i12* %A_V_4_255_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1487 'load' 'A_V_4_255_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 != 3 & tmp_113_35_t_mid2 != 7 & tmp_113_35_t_mid2 != 11 & tmp_113_35_t_mid2 != 15 & tmp_113_35_t_mid2 != 19 & tmp_113_35_t_mid2 != 23 & tmp_113_35_t_mid2 != 27 & tmp_113_35_t_mid2 != 31 & tmp_113_35_t_mid2 != 35 & tmp_113_35_t_mid2 != 39 & tmp_113_35_t_mid2 != 43 & tmp_113_35_t_mid2 != 47 & tmp_113_35_t_mid2 != 51 & tmp_113_35_t_mid2 != 55 & tmp_113_35_t_mid2 != 59 & tmp_113_35_t_mid2 != 63 & tmp_113_35_t_mid2 != 67 & tmp_113_35_t_mid2 != 71 & tmp_113_35_t_mid2 != 75 & tmp_113_35_t_mid2 != 79 & tmp_113_35_t_mid2 != 83 & tmp_113_35_t_mid2 != 87 & tmp_113_35_t_mid2 != 91 & tmp_113_35_t_mid2 != 95 & tmp_113_35_t_mid2 != 99 & tmp_113_35_t_mid2 != 103 & tmp_113_35_t_mid2 != 107 & tmp_113_35_t_mid2 != 111 & tmp_113_35_t_mid2 != 115 & tmp_113_35_t_mid2 != 119 & tmp_113_35_t_mid2 != 123 & tmp_113_35_t_mid2 != 127 & tmp_113_35_t_mid2 != 131 & tmp_113_35_t_mid2 != 135 & tmp_113_35_t_mid2 != 139 & tmp_113_35_t_mid2 != 143 & tmp_113_35_t_mid2 != 147 & tmp_113_35_t_mid2 != 151 & tmp_113_35_t_mid2 != 155 & tmp_113_35_t_mid2 != 159 & tmp_113_35_t_mid2 != 163 & tmp_113_35_t_mid2 != 167 & tmp_113_35_t_mid2 != 171 & tmp_113_35_t_mid2 != 175 & tmp_113_35_t_mid2 != 179 & tmp_113_35_t_mid2 != 183 & tmp_113_35_t_mid2 != 187 & tmp_113_35_t_mid2 != 191 & tmp_113_35_t_mid2 != 195 & tmp_113_35_t_mid2 != 199 & tmp_113_35_t_mid2 != 203 & tmp_113_35_t_mid2 != 207 & tmp_113_35_t_mid2 != 211 & tmp_113_35_t_mid2 != 215 & tmp_113_35_t_mid2 != 219 & tmp_113_35_t_mid2 != 223 & tmp_113_35_t_mid2 != 227 & tmp_113_35_t_mid2 != 231 & tmp_113_35_t_mid2 != 235 & tmp_113_35_t_mid2 != 239 & tmp_113_35_t_mid2 != 243 & tmp_113_35_t_mid2 != 247 & tmp_113_35_t_mid2 != 251)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1488 [1/1] (0.00ns)   --->   "%A_V_4_252_addr_1 = getelementptr [256 x i12]* @A_V_4_252, i64 0, i64 %tmp_92" [ULTRA_HLS/convolution.h:224]   --->   Operation 1488 'getelementptr' 'A_V_4_252_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 1489 [2/2] (2.26ns)   --->   "%A_V_4_248_load_1 = load i12* %A_V_4_248_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1489 'load' 'A_V_4_248_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1490 [2/2] (2.26ns)   --->   "%A_V_4_244_load_1 = load i12* %A_V_4_244_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1490 'load' 'A_V_4_244_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1491 [2/2] (2.26ns)   --->   "%A_V_4_240_load_1 = load i12* %A_V_4_240_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1491 'load' 'A_V_4_240_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1492 [2/2] (2.26ns)   --->   "%A_V_4_236_load_1 = load i12* %A_V_4_236_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1492 'load' 'A_V_4_236_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1493 [2/2] (2.26ns)   --->   "%A_V_4_232_load_1 = load i12* %A_V_4_232_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1493 'load' 'A_V_4_232_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1494 [2/2] (2.26ns)   --->   "%A_V_4_228_load_1 = load i12* %A_V_4_228_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1494 'load' 'A_V_4_228_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1495 [2/2] (2.26ns)   --->   "%A_V_4_224_load_1 = load i12* %A_V_4_224_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1495 'load' 'A_V_4_224_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1496 [2/2] (2.26ns)   --->   "%A_V_4_220_load_1 = load i12* %A_V_4_220_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1496 'load' 'A_V_4_220_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1497 [2/2] (2.26ns)   --->   "%A_V_4_216_load_1 = load i12* %A_V_4_216_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1497 'load' 'A_V_4_216_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1498 [2/2] (2.26ns)   --->   "%A_V_4_212_load_1 = load i12* %A_V_4_212_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1498 'load' 'A_V_4_212_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1499 [2/2] (2.26ns)   --->   "%A_V_4_208_load_1 = load i12* %A_V_4_208_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1499 'load' 'A_V_4_208_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1500 [2/2] (2.26ns)   --->   "%A_V_4_204_load_1 = load i12* %A_V_4_204_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1500 'load' 'A_V_4_204_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1501 [2/2] (2.26ns)   --->   "%A_V_4_200_load_1 = load i12* %A_V_4_200_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1501 'load' 'A_V_4_200_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1502 [2/2] (2.26ns)   --->   "%A_V_4_196_load_1 = load i12* %A_V_4_196_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1502 'load' 'A_V_4_196_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1503 [2/2] (2.26ns)   --->   "%A_V_4_192_load_1 = load i12* %A_V_4_192_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1503 'load' 'A_V_4_192_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1504 [2/2] (2.26ns)   --->   "%A_V_4_188_load_1 = load i12* %A_V_4_188_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1504 'load' 'A_V_4_188_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1505 [2/2] (2.26ns)   --->   "%A_V_4_184_load_1 = load i12* %A_V_4_184_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1505 'load' 'A_V_4_184_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1506 [2/2] (2.26ns)   --->   "%A_V_4_180_load_1 = load i12* %A_V_4_180_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1506 'load' 'A_V_4_180_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1507 [2/2] (2.26ns)   --->   "%A_V_4_176_load_1 = load i12* %A_V_4_176_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1507 'load' 'A_V_4_176_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1508 [2/2] (2.26ns)   --->   "%A_V_4_172_load_1 = load i12* %A_V_4_172_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1508 'load' 'A_V_4_172_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1509 [2/2] (2.26ns)   --->   "%A_V_4_168_load_1 = load i12* %A_V_4_168_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1509 'load' 'A_V_4_168_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1510 [2/2] (2.26ns)   --->   "%A_V_4_164_load_1 = load i12* %A_V_4_164_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1510 'load' 'A_V_4_164_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1511 [2/2] (2.26ns)   --->   "%A_V_4_160_load_1 = load i12* %A_V_4_160_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1511 'load' 'A_V_4_160_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1512 [2/2] (2.26ns)   --->   "%A_V_4_156_load_1 = load i12* %A_V_4_156_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1512 'load' 'A_V_4_156_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1513 [2/2] (2.26ns)   --->   "%A_V_4_152_load_1 = load i12* %A_V_4_152_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1513 'load' 'A_V_4_152_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1514 [2/2] (2.26ns)   --->   "%A_V_4_148_load_1 = load i12* %A_V_4_148_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1514 'load' 'A_V_4_148_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1515 [2/2] (2.26ns)   --->   "%A_V_4_144_load_1 = load i12* %A_V_4_144_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1515 'load' 'A_V_4_144_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1516 [2/2] (2.26ns)   --->   "%A_V_4_140_load_1 = load i12* %A_V_4_140_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1516 'load' 'A_V_4_140_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1517 [2/2] (2.26ns)   --->   "%A_V_4_136_load_1 = load i12* %A_V_4_136_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1517 'load' 'A_V_4_136_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1518 [2/2] (2.26ns)   --->   "%A_V_4_132_load_1 = load i12* %A_V_4_132_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1518 'load' 'A_V_4_132_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1519 [2/2] (2.26ns)   --->   "%A_V_4_128_load_1 = load i12* %A_V_4_128_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1519 'load' 'A_V_4_128_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1520 [2/2] (2.26ns)   --->   "%A_V_4_124_load_1 = load i12* %A_V_4_124_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1520 'load' 'A_V_4_124_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1521 [2/2] (2.26ns)   --->   "%A_V_4_120_load_1 = load i12* %A_V_4_120_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1521 'load' 'A_V_4_120_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1522 [2/2] (2.26ns)   --->   "%A_V_4_116_load_1 = load i12* %A_V_4_116_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1522 'load' 'A_V_4_116_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1523 [2/2] (2.26ns)   --->   "%A_V_4_112_load_1 = load i12* %A_V_4_112_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1523 'load' 'A_V_4_112_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1524 [2/2] (2.26ns)   --->   "%A_V_4_108_load_1 = load i12* %A_V_4_108_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1524 'load' 'A_V_4_108_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1525 [2/2] (2.26ns)   --->   "%A_V_4_104_load_1 = load i12* %A_V_4_104_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1525 'load' 'A_V_4_104_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1526 [2/2] (2.26ns)   --->   "%A_V_4_100_load_1 = load i12* %A_V_4_100_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1526 'load' 'A_V_4_100_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1527 [2/2] (2.26ns)   --->   "%A_V_4_96_load_1 = load i12* %A_V_4_96_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1527 'load' 'A_V_4_96_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1528 [2/2] (2.26ns)   --->   "%A_V_4_92_load_1 = load i12* %A_V_4_92_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1528 'load' 'A_V_4_92_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1529 [2/2] (2.26ns)   --->   "%A_V_4_88_load_1 = load i12* %A_V_4_88_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1529 'load' 'A_V_4_88_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1530 [2/2] (2.26ns)   --->   "%A_V_4_84_load_1 = load i12* %A_V_4_84_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1530 'load' 'A_V_4_84_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1531 [2/2] (2.26ns)   --->   "%A_V_4_80_load_1 = load i12* %A_V_4_80_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1531 'load' 'A_V_4_80_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1532 [2/2] (2.26ns)   --->   "%A_V_4_76_load_1 = load i12* %A_V_4_76_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1532 'load' 'A_V_4_76_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1533 [2/2] (2.26ns)   --->   "%A_V_4_72_load_1 = load i12* %A_V_4_72_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1533 'load' 'A_V_4_72_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1534 [2/2] (2.26ns)   --->   "%A_V_4_68_load_1 = load i12* %A_V_4_68_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1534 'load' 'A_V_4_68_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1535 [2/2] (2.26ns)   --->   "%A_V_4_64_load_1 = load i12* %A_V_4_64_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1535 'load' 'A_V_4_64_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1536 [2/2] (2.26ns)   --->   "%A_V_4_60_load_1 = load i12* %A_V_4_60_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1536 'load' 'A_V_4_60_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1537 [2/2] (2.26ns)   --->   "%A_V_4_56_load_1 = load i12* %A_V_4_56_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1537 'load' 'A_V_4_56_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1538 [2/2] (2.26ns)   --->   "%A_V_4_52_load_1 = load i12* %A_V_4_52_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1538 'load' 'A_V_4_52_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1539 [2/2] (2.26ns)   --->   "%A_V_4_48_load_1 = load i12* %A_V_4_48_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1539 'load' 'A_V_4_48_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1540 [2/2] (2.26ns)   --->   "%A_V_4_44_load_1 = load i12* %A_V_4_44_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1540 'load' 'A_V_4_44_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1541 [2/2] (2.26ns)   --->   "%A_V_4_40_load_1 = load i12* %A_V_4_40_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1541 'load' 'A_V_4_40_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1542 [2/2] (2.26ns)   --->   "%A_V_4_36_load_1 = load i12* %A_V_4_36_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1542 'load' 'A_V_4_36_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1543 [2/2] (2.26ns)   --->   "%A_V_4_32_load_1 = load i12* %A_V_4_32_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1543 'load' 'A_V_4_32_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1544 [2/2] (2.26ns)   --->   "%A_V_4_28_load_1 = load i12* %A_V_4_28_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1544 'load' 'A_V_4_28_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1545 [2/2] (2.26ns)   --->   "%A_V_4_24_load_1 = load i12* %A_V_4_24_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1545 'load' 'A_V_4_24_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1546 [2/2] (2.26ns)   --->   "%A_V_4_20_load_1 = load i12* %A_V_4_20_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1546 'load' 'A_V_4_20_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1547 [2/2] (2.26ns)   --->   "%A_V_4_16_load_1 = load i12* %A_V_4_16_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1547 'load' 'A_V_4_16_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1548 [2/2] (2.26ns)   --->   "%A_V_4_12_load_1 = load i12* %A_V_4_12_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1548 'load' 'A_V_4_12_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1549 [2/2] (2.26ns)   --->   "%A_V_4_8_load_1 = load i12* %A_V_4_8_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1549 'load' 'A_V_4_8_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1550 [2/2] (2.26ns)   --->   "%A_V_4_4_load_1 = load i12* %A_V_4_4_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1550 'load' 'A_V_4_4_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_29 : Operation 1551 [2/2] (2.26ns)   --->   "%A_V_4_252_load = load i12* %A_V_4_252_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1551 'load' 'A_V_4_252_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>

State 30 <SV = 16> <Delay = 3.25>
ST_30 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i8 %tmp_93 to i64" [ULTRA_HLS/convolution.h:220]   --->   Operation 1552 'zext' 'tmp_103_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1553 [1/1] (0.00ns)   --->   "%B_V_4_0_addr_1 = getelementptr [80 x i12]* @B_V_4_0, i64 0, i64 %tmp_103_cast" [ULTRA_HLS/convolution.h:220]   --->   Operation 1553 'getelementptr' 'B_V_4_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1554 [1/1] (0.00ns)   --->   "%B_V_4_1_addr_1 = getelementptr [80 x i12]* @B_V_4_1, i64 0, i64 %tmp_103_cast" [ULTRA_HLS/convolution.h:220]   --->   Operation 1554 'getelementptr' 'B_V_4_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1555 [1/1] (0.00ns)   --->   "%B_V_4_2_addr_1 = getelementptr [80 x i12]* @B_V_4_2, i64 0, i64 %tmp_103_cast" [ULTRA_HLS/convolution.h:220]   --->   Operation 1555 'getelementptr' 'B_V_4_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1556 [1/1] (0.00ns)   --->   "%B_V_4_3_addr_1 = getelementptr [80 x i12]* @B_V_4_3, i64 0, i64 %tmp_103_cast" [ULTRA_HLS/convolution.h:220]   --->   Operation 1556 'getelementptr' 'B_V_4_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1557 [1/1] (0.00ns)   --->   "%B_V_4_4_addr_1 = getelementptr [80 x i12]* @B_V_4_4, i64 0, i64 %tmp_103_cast" [ULTRA_HLS/convolution.h:220]   --->   Operation 1557 'getelementptr' 'B_V_4_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_30 : Operation 1558 [1/2] (2.26ns)   --->   "%A_V_4_244_load = load i12* %A_V_4_244_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1558 'load' 'A_V_4_244_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1559 [1/2] (2.26ns)   --->   "%A_V_4_240_load = load i12* %A_V_4_240_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1559 'load' 'A_V_4_240_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1560 [1/2] (2.26ns)   --->   "%A_V_4_236_load = load i12* %A_V_4_236_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1560 'load' 'A_V_4_236_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1561 [1/2] (2.26ns)   --->   "%A_V_4_232_load = load i12* %A_V_4_232_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1561 'load' 'A_V_4_232_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1562 [1/2] (2.26ns)   --->   "%A_V_4_228_load = load i12* %A_V_4_228_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1562 'load' 'A_V_4_228_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1563 [1/2] (2.26ns)   --->   "%A_V_4_224_load = load i12* %A_V_4_224_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1563 'load' 'A_V_4_224_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1564 [1/2] (2.26ns)   --->   "%A_V_4_220_load = load i12* %A_V_4_220_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1564 'load' 'A_V_4_220_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1565 [1/2] (2.26ns)   --->   "%A_V_4_216_load = load i12* %A_V_4_216_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1565 'load' 'A_V_4_216_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1566 [1/2] (2.26ns)   --->   "%A_V_4_212_load = load i12* %A_V_4_212_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1566 'load' 'A_V_4_212_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1567 [1/2] (2.26ns)   --->   "%A_V_4_208_load = load i12* %A_V_4_208_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1567 'load' 'A_V_4_208_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1568 [1/2] (2.26ns)   --->   "%A_V_4_204_load = load i12* %A_V_4_204_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1568 'load' 'A_V_4_204_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1569 [1/2] (2.26ns)   --->   "%A_V_4_200_load = load i12* %A_V_4_200_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1569 'load' 'A_V_4_200_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1570 [1/2] (2.26ns)   --->   "%A_V_4_196_load = load i12* %A_V_4_196_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1570 'load' 'A_V_4_196_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1571 [1/2] (2.26ns)   --->   "%A_V_4_192_load = load i12* %A_V_4_192_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1571 'load' 'A_V_4_192_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1572 [1/2] (2.26ns)   --->   "%A_V_4_188_load = load i12* %A_V_4_188_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1572 'load' 'A_V_4_188_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1573 [1/2] (2.26ns)   --->   "%A_V_4_184_load = load i12* %A_V_4_184_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1573 'load' 'A_V_4_184_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1574 [1/2] (2.26ns)   --->   "%A_V_4_180_load = load i12* %A_V_4_180_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1574 'load' 'A_V_4_180_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1575 [1/2] (2.26ns)   --->   "%A_V_4_176_load = load i12* %A_V_4_176_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1575 'load' 'A_V_4_176_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1576 [1/2] (2.26ns)   --->   "%A_V_4_172_load = load i12* %A_V_4_172_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1576 'load' 'A_V_4_172_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1577 [1/2] (2.26ns)   --->   "%A_V_4_168_load = load i12* %A_V_4_168_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1577 'load' 'A_V_4_168_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1578 [1/2] (2.26ns)   --->   "%A_V_4_164_load = load i12* %A_V_4_164_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1578 'load' 'A_V_4_164_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1579 [1/2] (2.26ns)   --->   "%A_V_4_160_load = load i12* %A_V_4_160_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1579 'load' 'A_V_4_160_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1580 [1/2] (2.26ns)   --->   "%A_V_4_156_load = load i12* %A_V_4_156_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1580 'load' 'A_V_4_156_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1581 [1/2] (2.26ns)   --->   "%A_V_4_152_load = load i12* %A_V_4_152_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1581 'load' 'A_V_4_152_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1582 [1/2] (2.26ns)   --->   "%A_V_4_148_load = load i12* %A_V_4_148_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1582 'load' 'A_V_4_148_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1583 [1/2] (2.26ns)   --->   "%A_V_4_144_load = load i12* %A_V_4_144_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1583 'load' 'A_V_4_144_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1584 [1/2] (2.26ns)   --->   "%A_V_4_140_load = load i12* %A_V_4_140_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1584 'load' 'A_V_4_140_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1585 [1/2] (2.26ns)   --->   "%A_V_4_136_load = load i12* %A_V_4_136_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1585 'load' 'A_V_4_136_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1586 [1/2] (2.26ns)   --->   "%A_V_4_132_load = load i12* %A_V_4_132_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1586 'load' 'A_V_4_132_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1587 [1/2] (2.26ns)   --->   "%A_V_4_128_load = load i12* %A_V_4_128_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1587 'load' 'A_V_4_128_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1588 [1/2] (2.26ns)   --->   "%A_V_4_124_load = load i12* %A_V_4_124_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1588 'load' 'A_V_4_124_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1589 [1/2] (2.26ns)   --->   "%A_V_4_120_load = load i12* %A_V_4_120_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1589 'load' 'A_V_4_120_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1590 [1/2] (2.26ns)   --->   "%A_V_4_116_load = load i12* %A_V_4_116_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1590 'load' 'A_V_4_116_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1591 [1/2] (2.26ns)   --->   "%A_V_4_112_load = load i12* %A_V_4_112_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1591 'load' 'A_V_4_112_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1592 [1/2] (2.26ns)   --->   "%A_V_4_108_load = load i12* %A_V_4_108_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1592 'load' 'A_V_4_108_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1593 [1/2] (2.26ns)   --->   "%A_V_4_104_load = load i12* %A_V_4_104_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1593 'load' 'A_V_4_104_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1594 [1/2] (2.26ns)   --->   "%A_V_4_100_load = load i12* %A_V_4_100_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1594 'load' 'A_V_4_100_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1595 [1/2] (2.26ns)   --->   "%A_V_4_96_load = load i12* %A_V_4_96_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1595 'load' 'A_V_4_96_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1596 [1/2] (2.26ns)   --->   "%A_V_4_92_load = load i12* %A_V_4_92_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1596 'load' 'A_V_4_92_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1597 [1/2] (2.26ns)   --->   "%A_V_4_88_load = load i12* %A_V_4_88_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1597 'load' 'A_V_4_88_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1598 [1/2] (2.26ns)   --->   "%A_V_4_84_load = load i12* %A_V_4_84_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1598 'load' 'A_V_4_84_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1599 [1/2] (2.26ns)   --->   "%A_V_4_80_load = load i12* %A_V_4_80_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1599 'load' 'A_V_4_80_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1600 [1/2] (2.26ns)   --->   "%A_V_4_76_load = load i12* %A_V_4_76_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1600 'load' 'A_V_4_76_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1601 [1/2] (2.26ns)   --->   "%A_V_4_72_load = load i12* %A_V_4_72_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1601 'load' 'A_V_4_72_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1602 [1/2] (2.26ns)   --->   "%A_V_4_68_load = load i12* %A_V_4_68_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1602 'load' 'A_V_4_68_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1603 [1/2] (2.26ns)   --->   "%A_V_4_64_load = load i12* %A_V_4_64_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1603 'load' 'A_V_4_64_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1604 [1/2] (2.26ns)   --->   "%A_V_4_60_load = load i12* %A_V_4_60_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1604 'load' 'A_V_4_60_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1605 [1/2] (2.26ns)   --->   "%A_V_4_56_load = load i12* %A_V_4_56_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1605 'load' 'A_V_4_56_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1606 [1/2] (2.26ns)   --->   "%A_V_4_52_load = load i12* %A_V_4_52_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1606 'load' 'A_V_4_52_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1607 [1/2] (2.26ns)   --->   "%A_V_4_48_load = load i12* %A_V_4_48_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1607 'load' 'A_V_4_48_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1608 [1/2] (2.26ns)   --->   "%A_V_4_44_load = load i12* %A_V_4_44_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1608 'load' 'A_V_4_44_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1609 [1/2] (2.26ns)   --->   "%A_V_4_40_load = load i12* %A_V_4_40_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1609 'load' 'A_V_4_40_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1610 [1/2] (2.26ns)   --->   "%A_V_4_36_load = load i12* %A_V_4_36_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1610 'load' 'A_V_4_36_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1611 [1/2] (2.26ns)   --->   "%A_V_4_32_load = load i12* %A_V_4_32_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1611 'load' 'A_V_4_32_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1612 [1/2] (2.26ns)   --->   "%A_V_4_28_load = load i12* %A_V_4_28_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1612 'load' 'A_V_4_28_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1613 [1/2] (2.26ns)   --->   "%A_V_4_24_load = load i12* %A_V_4_24_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1613 'load' 'A_V_4_24_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1614 [1/2] (2.26ns)   --->   "%A_V_4_20_load = load i12* %A_V_4_20_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1614 'load' 'A_V_4_20_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1615 [1/2] (2.26ns)   --->   "%A_V_4_16_load = load i12* %A_V_4_16_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1615 'load' 'A_V_4_16_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1616 [1/2] (2.26ns)   --->   "%A_V_4_12_load = load i12* %A_V_4_12_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1616 'load' 'A_V_4_12_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1617 [1/2] (2.26ns)   --->   "%A_V_4_8_load = load i12* %A_V_4_8_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1617 'load' 'A_V_4_8_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1618 [1/2] (2.26ns)   --->   "%A_V_4_4_load = load i12* %A_V_4_4_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1618 'load' 'A_V_4_4_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1619 [1/2] (2.26ns)   --->   "%A_V_4_0_load = load i12* %A_V_4_0_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1619 'load' 'A_V_4_0_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1620 [1/2] (2.26ns)   --->   "%A_V_4_248_load = load i12* %A_V_4_248_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1620 'load' 'A_V_4_248_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1621 [2/2] (3.25ns)   --->   "%B_V_4_0_load = load i12* %B_V_4_0_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1621 'load' 'B_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_30 : Operation 1622 [1/2] (2.26ns)   --->   "%A_V_4_245_load = load i12* %A_V_4_245_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1622 'load' 'A_V_4_245_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1623 [1/2] (2.26ns)   --->   "%A_V_4_241_load = load i12* %A_V_4_241_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1623 'load' 'A_V_4_241_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1624 [1/2] (2.26ns)   --->   "%A_V_4_237_load = load i12* %A_V_4_237_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1624 'load' 'A_V_4_237_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1625 [1/2] (2.26ns)   --->   "%A_V_4_233_load = load i12* %A_V_4_233_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1625 'load' 'A_V_4_233_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1626 [1/2] (2.26ns)   --->   "%A_V_4_229_load = load i12* %A_V_4_229_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1626 'load' 'A_V_4_229_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1627 [1/2] (2.26ns)   --->   "%A_V_4_225_load = load i12* %A_V_4_225_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1627 'load' 'A_V_4_225_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1628 [1/2] (2.26ns)   --->   "%A_V_4_221_load = load i12* %A_V_4_221_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1628 'load' 'A_V_4_221_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1629 [1/2] (2.26ns)   --->   "%A_V_4_217_load = load i12* %A_V_4_217_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1629 'load' 'A_V_4_217_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1630 [1/2] (2.26ns)   --->   "%A_V_4_213_load = load i12* %A_V_4_213_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1630 'load' 'A_V_4_213_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1631 [1/2] (2.26ns)   --->   "%A_V_4_209_load = load i12* %A_V_4_209_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1631 'load' 'A_V_4_209_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1632 [1/2] (2.26ns)   --->   "%A_V_4_205_load = load i12* %A_V_4_205_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1632 'load' 'A_V_4_205_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1633 [1/2] (2.26ns)   --->   "%A_V_4_201_load = load i12* %A_V_4_201_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1633 'load' 'A_V_4_201_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1634 [1/2] (2.26ns)   --->   "%A_V_4_197_load = load i12* %A_V_4_197_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1634 'load' 'A_V_4_197_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1635 [1/2] (2.26ns)   --->   "%A_V_4_193_load = load i12* %A_V_4_193_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1635 'load' 'A_V_4_193_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1636 [1/2] (2.26ns)   --->   "%A_V_4_189_load = load i12* %A_V_4_189_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1636 'load' 'A_V_4_189_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1637 [1/2] (2.26ns)   --->   "%A_V_4_185_load = load i12* %A_V_4_185_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1637 'load' 'A_V_4_185_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1638 [1/2] (2.26ns)   --->   "%A_V_4_181_load = load i12* %A_V_4_181_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1638 'load' 'A_V_4_181_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1639 [1/2] (2.26ns)   --->   "%A_V_4_177_load = load i12* %A_V_4_177_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1639 'load' 'A_V_4_177_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1640 [1/2] (2.26ns)   --->   "%A_V_4_173_load = load i12* %A_V_4_173_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1640 'load' 'A_V_4_173_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1641 [1/2] (2.26ns)   --->   "%A_V_4_169_load = load i12* %A_V_4_169_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1641 'load' 'A_V_4_169_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1642 [1/2] (2.26ns)   --->   "%A_V_4_165_load = load i12* %A_V_4_165_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1642 'load' 'A_V_4_165_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1643 [1/2] (2.26ns)   --->   "%A_V_4_161_load = load i12* %A_V_4_161_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1643 'load' 'A_V_4_161_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1644 [1/2] (2.26ns)   --->   "%A_V_4_157_load = load i12* %A_V_4_157_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1644 'load' 'A_V_4_157_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1645 [1/2] (2.26ns)   --->   "%A_V_4_153_load = load i12* %A_V_4_153_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1645 'load' 'A_V_4_153_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1646 [1/2] (2.26ns)   --->   "%A_V_4_149_load = load i12* %A_V_4_149_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1646 'load' 'A_V_4_149_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1647 [1/2] (2.26ns)   --->   "%A_V_4_145_load = load i12* %A_V_4_145_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1647 'load' 'A_V_4_145_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1648 [1/2] (2.26ns)   --->   "%A_V_4_141_load = load i12* %A_V_4_141_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1648 'load' 'A_V_4_141_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1649 [1/2] (2.26ns)   --->   "%A_V_4_137_load = load i12* %A_V_4_137_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1649 'load' 'A_V_4_137_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1650 [1/2] (2.26ns)   --->   "%A_V_4_133_load = load i12* %A_V_4_133_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1650 'load' 'A_V_4_133_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1651 [1/2] (2.26ns)   --->   "%A_V_4_129_load = load i12* %A_V_4_129_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1651 'load' 'A_V_4_129_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1652 [1/2] (2.26ns)   --->   "%A_V_4_125_load = load i12* %A_V_4_125_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1652 'load' 'A_V_4_125_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1653 [1/2] (2.26ns)   --->   "%A_V_4_121_load = load i12* %A_V_4_121_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1653 'load' 'A_V_4_121_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1654 [1/2] (2.26ns)   --->   "%A_V_4_117_load = load i12* %A_V_4_117_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1654 'load' 'A_V_4_117_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1655 [1/2] (2.26ns)   --->   "%A_V_4_113_load = load i12* %A_V_4_113_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1655 'load' 'A_V_4_113_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1656 [1/2] (2.26ns)   --->   "%A_V_4_109_load = load i12* %A_V_4_109_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1656 'load' 'A_V_4_109_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1657 [1/2] (2.26ns)   --->   "%A_V_4_105_load = load i12* %A_V_4_105_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1657 'load' 'A_V_4_105_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1658 [1/2] (2.26ns)   --->   "%A_V_4_101_load = load i12* %A_V_4_101_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1658 'load' 'A_V_4_101_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1659 [1/2] (2.26ns)   --->   "%A_V_4_97_load = load i12* %A_V_4_97_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1659 'load' 'A_V_4_97_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1660 [1/2] (2.26ns)   --->   "%A_V_4_93_load = load i12* %A_V_4_93_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1660 'load' 'A_V_4_93_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1661 [1/2] (2.26ns)   --->   "%A_V_4_89_load = load i12* %A_V_4_89_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1661 'load' 'A_V_4_89_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1662 [1/2] (2.26ns)   --->   "%A_V_4_85_load = load i12* %A_V_4_85_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1662 'load' 'A_V_4_85_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1663 [1/2] (2.26ns)   --->   "%A_V_4_81_load = load i12* %A_V_4_81_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1663 'load' 'A_V_4_81_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1664 [1/2] (2.26ns)   --->   "%A_V_4_77_load = load i12* %A_V_4_77_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1664 'load' 'A_V_4_77_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1665 [1/2] (2.26ns)   --->   "%A_V_4_73_load = load i12* %A_V_4_73_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1665 'load' 'A_V_4_73_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1666 [1/2] (2.26ns)   --->   "%A_V_4_69_load = load i12* %A_V_4_69_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1666 'load' 'A_V_4_69_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1667 [1/2] (2.26ns)   --->   "%A_V_4_65_load = load i12* %A_V_4_65_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1667 'load' 'A_V_4_65_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1668 [1/2] (2.26ns)   --->   "%A_V_4_61_load = load i12* %A_V_4_61_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1668 'load' 'A_V_4_61_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1669 [1/2] (2.26ns)   --->   "%A_V_4_57_load = load i12* %A_V_4_57_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1669 'load' 'A_V_4_57_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1670 [1/2] (2.26ns)   --->   "%A_V_4_53_load = load i12* %A_V_4_53_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1670 'load' 'A_V_4_53_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1671 [1/2] (2.26ns)   --->   "%A_V_4_49_load = load i12* %A_V_4_49_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1671 'load' 'A_V_4_49_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1672 [1/2] (2.26ns)   --->   "%A_V_4_45_load = load i12* %A_V_4_45_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1672 'load' 'A_V_4_45_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1673 [1/2] (2.26ns)   --->   "%A_V_4_41_load = load i12* %A_V_4_41_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1673 'load' 'A_V_4_41_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1674 [1/2] (2.26ns)   --->   "%A_V_4_37_load = load i12* %A_V_4_37_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1674 'load' 'A_V_4_37_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1675 [1/2] (2.26ns)   --->   "%A_V_4_33_load = load i12* %A_V_4_33_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1675 'load' 'A_V_4_33_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1676 [1/2] (2.26ns)   --->   "%A_V_4_29_load = load i12* %A_V_4_29_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1676 'load' 'A_V_4_29_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1677 [1/2] (2.26ns)   --->   "%A_V_4_25_load = load i12* %A_V_4_25_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1677 'load' 'A_V_4_25_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1678 [1/2] (2.26ns)   --->   "%A_V_4_21_load = load i12* %A_V_4_21_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1678 'load' 'A_V_4_21_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1679 [1/2] (2.26ns)   --->   "%A_V_4_17_load = load i12* %A_V_4_17_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1679 'load' 'A_V_4_17_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1680 [1/2] (2.26ns)   --->   "%A_V_4_13_load = load i12* %A_V_4_13_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1680 'load' 'A_V_4_13_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1681 [1/2] (2.26ns)   --->   "%A_V_4_9_load = load i12* %A_V_4_9_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1681 'load' 'A_V_4_9_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1682 [1/2] (2.26ns)   --->   "%A_V_4_5_load = load i12* %A_V_4_5_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1682 'load' 'A_V_4_5_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1683 [1/2] (2.26ns)   --->   "%A_V_4_1_load = load i12* %A_V_4_1_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1683 'load' 'A_V_4_1_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1684 [1/2] (2.26ns)   --->   "%A_V_4_249_load = load i12* %A_V_4_249_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1684 'load' 'A_V_4_249_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1685 [2/2] (3.25ns)   --->   "%B_V_4_1_load = load i12* %B_V_4_1_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1685 'load' 'B_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_30 : Operation 1686 [1/2] (2.26ns)   --->   "%A_V_4_246_load = load i12* %A_V_4_246_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1686 'load' 'A_V_4_246_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1687 [1/2] (2.26ns)   --->   "%A_V_4_242_load = load i12* %A_V_4_242_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1687 'load' 'A_V_4_242_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1688 [1/2] (2.26ns)   --->   "%A_V_4_238_load = load i12* %A_V_4_238_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1688 'load' 'A_V_4_238_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1689 [1/2] (2.26ns)   --->   "%A_V_4_234_load = load i12* %A_V_4_234_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1689 'load' 'A_V_4_234_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1690 [1/2] (2.26ns)   --->   "%A_V_4_230_load = load i12* %A_V_4_230_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1690 'load' 'A_V_4_230_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1691 [1/2] (2.26ns)   --->   "%A_V_4_226_load = load i12* %A_V_4_226_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1691 'load' 'A_V_4_226_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1692 [1/2] (2.26ns)   --->   "%A_V_4_222_load = load i12* %A_V_4_222_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1692 'load' 'A_V_4_222_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1693 [1/2] (2.26ns)   --->   "%A_V_4_218_load = load i12* %A_V_4_218_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1693 'load' 'A_V_4_218_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1694 [1/2] (2.26ns)   --->   "%A_V_4_214_load = load i12* %A_V_4_214_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1694 'load' 'A_V_4_214_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1695 [1/2] (2.26ns)   --->   "%A_V_4_210_load = load i12* %A_V_4_210_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1695 'load' 'A_V_4_210_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1696 [1/2] (2.26ns)   --->   "%A_V_4_206_load = load i12* %A_V_4_206_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1696 'load' 'A_V_4_206_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1697 [1/2] (2.26ns)   --->   "%A_V_4_202_load = load i12* %A_V_4_202_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1697 'load' 'A_V_4_202_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1698 [1/2] (2.26ns)   --->   "%A_V_4_198_load = load i12* %A_V_4_198_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1698 'load' 'A_V_4_198_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1699 [1/2] (2.26ns)   --->   "%A_V_4_194_load = load i12* %A_V_4_194_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1699 'load' 'A_V_4_194_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1700 [1/2] (2.26ns)   --->   "%A_V_4_190_load = load i12* %A_V_4_190_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1700 'load' 'A_V_4_190_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1701 [1/2] (2.26ns)   --->   "%A_V_4_186_load = load i12* %A_V_4_186_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1701 'load' 'A_V_4_186_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1702 [1/2] (2.26ns)   --->   "%A_V_4_182_load = load i12* %A_V_4_182_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1702 'load' 'A_V_4_182_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1703 [1/2] (2.26ns)   --->   "%A_V_4_178_load = load i12* %A_V_4_178_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1703 'load' 'A_V_4_178_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1704 [1/2] (2.26ns)   --->   "%A_V_4_174_load = load i12* %A_V_4_174_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1704 'load' 'A_V_4_174_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1705 [1/2] (2.26ns)   --->   "%A_V_4_170_load = load i12* %A_V_4_170_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1705 'load' 'A_V_4_170_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1706 [1/2] (2.26ns)   --->   "%A_V_4_166_load = load i12* %A_V_4_166_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1706 'load' 'A_V_4_166_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1707 [1/2] (2.26ns)   --->   "%A_V_4_162_load = load i12* %A_V_4_162_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1707 'load' 'A_V_4_162_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1708 [1/2] (2.26ns)   --->   "%A_V_4_158_load = load i12* %A_V_4_158_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1708 'load' 'A_V_4_158_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1709 [1/2] (2.26ns)   --->   "%A_V_4_154_load = load i12* %A_V_4_154_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1709 'load' 'A_V_4_154_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1710 [1/2] (2.26ns)   --->   "%A_V_4_150_load = load i12* %A_V_4_150_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1710 'load' 'A_V_4_150_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1711 [1/2] (2.26ns)   --->   "%A_V_4_146_load = load i12* %A_V_4_146_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1711 'load' 'A_V_4_146_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1712 [1/2] (2.26ns)   --->   "%A_V_4_142_load = load i12* %A_V_4_142_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1712 'load' 'A_V_4_142_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1713 [1/2] (2.26ns)   --->   "%A_V_4_138_load = load i12* %A_V_4_138_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1713 'load' 'A_V_4_138_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1714 [1/2] (2.26ns)   --->   "%A_V_4_134_load = load i12* %A_V_4_134_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1714 'load' 'A_V_4_134_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1715 [1/2] (2.26ns)   --->   "%A_V_4_130_load = load i12* %A_V_4_130_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1715 'load' 'A_V_4_130_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1716 [1/2] (2.26ns)   --->   "%A_V_4_126_load = load i12* %A_V_4_126_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1716 'load' 'A_V_4_126_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1717 [1/2] (2.26ns)   --->   "%A_V_4_122_load = load i12* %A_V_4_122_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1717 'load' 'A_V_4_122_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1718 [1/2] (2.26ns)   --->   "%A_V_4_118_load = load i12* %A_V_4_118_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1718 'load' 'A_V_4_118_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1719 [1/2] (2.26ns)   --->   "%A_V_4_114_load = load i12* %A_V_4_114_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1719 'load' 'A_V_4_114_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1720 [1/2] (2.26ns)   --->   "%A_V_4_110_load = load i12* %A_V_4_110_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1720 'load' 'A_V_4_110_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1721 [1/2] (2.26ns)   --->   "%A_V_4_106_load = load i12* %A_V_4_106_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1721 'load' 'A_V_4_106_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1722 [1/2] (2.26ns)   --->   "%A_V_4_102_load = load i12* %A_V_4_102_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1722 'load' 'A_V_4_102_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1723 [1/2] (2.26ns)   --->   "%A_V_4_98_load = load i12* %A_V_4_98_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1723 'load' 'A_V_4_98_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1724 [1/2] (2.26ns)   --->   "%A_V_4_94_load = load i12* %A_V_4_94_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1724 'load' 'A_V_4_94_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1725 [1/2] (2.26ns)   --->   "%A_V_4_90_load = load i12* %A_V_4_90_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1725 'load' 'A_V_4_90_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1726 [1/2] (2.26ns)   --->   "%A_V_4_86_load = load i12* %A_V_4_86_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1726 'load' 'A_V_4_86_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1727 [1/2] (2.26ns)   --->   "%A_V_4_82_load = load i12* %A_V_4_82_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1727 'load' 'A_V_4_82_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1728 [1/2] (2.26ns)   --->   "%A_V_4_78_load = load i12* %A_V_4_78_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1728 'load' 'A_V_4_78_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1729 [1/2] (2.26ns)   --->   "%A_V_4_74_load = load i12* %A_V_4_74_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1729 'load' 'A_V_4_74_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1730 [1/2] (2.26ns)   --->   "%A_V_4_70_load = load i12* %A_V_4_70_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1730 'load' 'A_V_4_70_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1731 [1/2] (2.26ns)   --->   "%A_V_4_66_load = load i12* %A_V_4_66_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1731 'load' 'A_V_4_66_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1732 [1/2] (2.26ns)   --->   "%A_V_4_62_load = load i12* %A_V_4_62_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1732 'load' 'A_V_4_62_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1733 [1/2] (2.26ns)   --->   "%A_V_4_58_load = load i12* %A_V_4_58_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1733 'load' 'A_V_4_58_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1734 [1/2] (2.26ns)   --->   "%A_V_4_54_load = load i12* %A_V_4_54_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1734 'load' 'A_V_4_54_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1735 [1/2] (2.26ns)   --->   "%A_V_4_50_load = load i12* %A_V_4_50_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1735 'load' 'A_V_4_50_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1736 [1/2] (2.26ns)   --->   "%A_V_4_46_load = load i12* %A_V_4_46_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1736 'load' 'A_V_4_46_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1737 [1/2] (2.26ns)   --->   "%A_V_4_42_load = load i12* %A_V_4_42_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1737 'load' 'A_V_4_42_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1738 [1/2] (2.26ns)   --->   "%A_V_4_38_load = load i12* %A_V_4_38_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1738 'load' 'A_V_4_38_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1739 [1/2] (2.26ns)   --->   "%A_V_4_34_load = load i12* %A_V_4_34_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1739 'load' 'A_V_4_34_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1740 [1/2] (2.26ns)   --->   "%A_V_4_30_load = load i12* %A_V_4_30_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1740 'load' 'A_V_4_30_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1741 [1/2] (2.26ns)   --->   "%A_V_4_26_load = load i12* %A_V_4_26_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1741 'load' 'A_V_4_26_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1742 [1/2] (2.26ns)   --->   "%A_V_4_22_load = load i12* %A_V_4_22_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1742 'load' 'A_V_4_22_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1743 [1/2] (2.26ns)   --->   "%A_V_4_18_load = load i12* %A_V_4_18_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1743 'load' 'A_V_4_18_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1744 [1/2] (2.26ns)   --->   "%A_V_4_14_load = load i12* %A_V_4_14_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1744 'load' 'A_V_4_14_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1745 [1/2] (2.26ns)   --->   "%A_V_4_10_load = load i12* %A_V_4_10_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1745 'load' 'A_V_4_10_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1746 [1/2] (2.26ns)   --->   "%A_V_4_6_load = load i12* %A_V_4_6_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1746 'load' 'A_V_4_6_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1747 [1/2] (2.26ns)   --->   "%A_V_4_2_load = load i12* %A_V_4_2_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1747 'load' 'A_V_4_2_load' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1748 [1/2] (2.26ns)   --->   "%A_V_4_250_load = load i12* %A_V_4_250_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1748 'load' 'A_V_4_250_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1749 [1/2] (2.26ns)   --->   "%A_V_4_251_load = load i12* %A_V_4_251_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1749 'load' 'A_V_4_251_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 251)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1750 [1/2] (2.26ns)   --->   "%A_V_4_247_load = load i12* %A_V_4_247_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1750 'load' 'A_V_4_247_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 247)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1751 [1/2] (2.26ns)   --->   "%A_V_4_243_load = load i12* %A_V_4_243_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1751 'load' 'A_V_4_243_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 243)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1752 [1/2] (2.26ns)   --->   "%A_V_4_239_load = load i12* %A_V_4_239_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1752 'load' 'A_V_4_239_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 239)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1753 [1/2] (2.26ns)   --->   "%A_V_4_235_load = load i12* %A_V_4_235_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1753 'load' 'A_V_4_235_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 235)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1754 [1/2] (2.26ns)   --->   "%A_V_4_231_load = load i12* %A_V_4_231_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1754 'load' 'A_V_4_231_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 231)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1755 [1/2] (2.26ns)   --->   "%A_V_4_227_load = load i12* %A_V_4_227_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1755 'load' 'A_V_4_227_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 227)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1756 [1/2] (2.26ns)   --->   "%A_V_4_223_load = load i12* %A_V_4_223_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1756 'load' 'A_V_4_223_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 223)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1757 [1/2] (2.26ns)   --->   "%A_V_4_219_load = load i12* %A_V_4_219_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1757 'load' 'A_V_4_219_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 219)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1758 [1/2] (2.26ns)   --->   "%A_V_4_215_load = load i12* %A_V_4_215_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1758 'load' 'A_V_4_215_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 215)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1759 [1/2] (2.26ns)   --->   "%A_V_4_211_load = load i12* %A_V_4_211_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1759 'load' 'A_V_4_211_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 211)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1760 [1/2] (2.26ns)   --->   "%A_V_4_207_load = load i12* %A_V_4_207_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1760 'load' 'A_V_4_207_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 207)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1761 [1/2] (2.26ns)   --->   "%A_V_4_203_load = load i12* %A_V_4_203_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1761 'load' 'A_V_4_203_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 203)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1762 [1/2] (2.26ns)   --->   "%A_V_4_199_load = load i12* %A_V_4_199_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1762 'load' 'A_V_4_199_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 199)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1763 [1/2] (2.26ns)   --->   "%A_V_4_195_load = load i12* %A_V_4_195_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1763 'load' 'A_V_4_195_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 195)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1764 [1/2] (2.26ns)   --->   "%A_V_4_191_load = load i12* %A_V_4_191_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1764 'load' 'A_V_4_191_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 191)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1765 [1/2] (2.26ns)   --->   "%A_V_4_187_load = load i12* %A_V_4_187_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1765 'load' 'A_V_4_187_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 187)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1766 [1/2] (2.26ns)   --->   "%A_V_4_183_load = load i12* %A_V_4_183_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1766 'load' 'A_V_4_183_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 183)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1767 [1/2] (2.26ns)   --->   "%A_V_4_179_load = load i12* %A_V_4_179_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1767 'load' 'A_V_4_179_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 179)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1768 [1/2] (2.26ns)   --->   "%A_V_4_175_load = load i12* %A_V_4_175_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1768 'load' 'A_V_4_175_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 175)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1769 [1/2] (2.26ns)   --->   "%A_V_4_171_load = load i12* %A_V_4_171_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1769 'load' 'A_V_4_171_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 171)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1770 [1/2] (2.26ns)   --->   "%A_V_4_167_load = load i12* %A_V_4_167_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1770 'load' 'A_V_4_167_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 167)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1771 [1/2] (2.26ns)   --->   "%A_V_4_163_load = load i12* %A_V_4_163_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1771 'load' 'A_V_4_163_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 163)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1772 [1/2] (2.26ns)   --->   "%A_V_4_159_load = load i12* %A_V_4_159_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1772 'load' 'A_V_4_159_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 159)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1773 [1/2] (2.26ns)   --->   "%A_V_4_155_load = load i12* %A_V_4_155_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1773 'load' 'A_V_4_155_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 155)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1774 [1/2] (2.26ns)   --->   "%A_V_4_151_load = load i12* %A_V_4_151_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1774 'load' 'A_V_4_151_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 151)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1775 [1/2] (2.26ns)   --->   "%A_V_4_147_load = load i12* %A_V_4_147_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1775 'load' 'A_V_4_147_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 147)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1776 [1/2] (2.26ns)   --->   "%A_V_4_143_load = load i12* %A_V_4_143_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1776 'load' 'A_V_4_143_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 143)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1777 [1/2] (2.26ns)   --->   "%A_V_4_139_load = load i12* %A_V_4_139_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1777 'load' 'A_V_4_139_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 139)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1778 [1/2] (2.26ns)   --->   "%A_V_4_135_load = load i12* %A_V_4_135_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1778 'load' 'A_V_4_135_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 135)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1779 [1/2] (2.26ns)   --->   "%A_V_4_131_load = load i12* %A_V_4_131_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1779 'load' 'A_V_4_131_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 131)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1780 [1/2] (2.26ns)   --->   "%A_V_4_127_load = load i12* %A_V_4_127_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1780 'load' 'A_V_4_127_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 127)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1781 [1/2] (2.26ns)   --->   "%A_V_4_123_load = load i12* %A_V_4_123_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1781 'load' 'A_V_4_123_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 123)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1782 [1/2] (2.26ns)   --->   "%A_V_4_119_load = load i12* %A_V_4_119_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1782 'load' 'A_V_4_119_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 119)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1783 [1/2] (2.26ns)   --->   "%A_V_4_115_load = load i12* %A_V_4_115_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1783 'load' 'A_V_4_115_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 115)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1784 [1/2] (2.26ns)   --->   "%A_V_4_111_load = load i12* %A_V_4_111_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1784 'load' 'A_V_4_111_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 111)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1785 [1/2] (2.26ns)   --->   "%A_V_4_107_load = load i12* %A_V_4_107_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1785 'load' 'A_V_4_107_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 107)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1786 [1/2] (2.26ns)   --->   "%A_V_4_103_load = load i12* %A_V_4_103_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1786 'load' 'A_V_4_103_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 103)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1787 [1/2] (2.26ns)   --->   "%A_V_4_99_load = load i12* %A_V_4_99_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1787 'load' 'A_V_4_99_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 99)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1788 [1/2] (2.26ns)   --->   "%A_V_4_95_load = load i12* %A_V_4_95_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1788 'load' 'A_V_4_95_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 95)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1789 [1/2] (2.26ns)   --->   "%A_V_4_91_load = load i12* %A_V_4_91_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1789 'load' 'A_V_4_91_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 91)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1790 [1/2] (2.26ns)   --->   "%A_V_4_87_load = load i12* %A_V_4_87_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1790 'load' 'A_V_4_87_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 87)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1791 [1/2] (2.26ns)   --->   "%A_V_4_83_load = load i12* %A_V_4_83_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1791 'load' 'A_V_4_83_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 83)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1792 [1/2] (2.26ns)   --->   "%A_V_4_79_load = load i12* %A_V_4_79_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1792 'load' 'A_V_4_79_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 79)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1793 [1/2] (2.26ns)   --->   "%A_V_4_75_load = load i12* %A_V_4_75_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1793 'load' 'A_V_4_75_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 75)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1794 [1/2] (2.26ns)   --->   "%A_V_4_71_load = load i12* %A_V_4_71_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1794 'load' 'A_V_4_71_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 71)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1795 [1/2] (2.26ns)   --->   "%A_V_4_67_load = load i12* %A_V_4_67_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1795 'load' 'A_V_4_67_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 67)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1796 [1/2] (2.26ns)   --->   "%A_V_4_63_load = load i12* %A_V_4_63_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1796 'load' 'A_V_4_63_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 63)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1797 [1/2] (2.26ns)   --->   "%A_V_4_59_load = load i12* %A_V_4_59_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1797 'load' 'A_V_4_59_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 59)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1798 [1/2] (2.26ns)   --->   "%A_V_4_55_load = load i12* %A_V_4_55_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1798 'load' 'A_V_4_55_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 55)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1799 [1/2] (2.26ns)   --->   "%A_V_4_51_load = load i12* %A_V_4_51_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1799 'load' 'A_V_4_51_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 51)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1800 [1/2] (2.26ns)   --->   "%A_V_4_47_load = load i12* %A_V_4_47_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1800 'load' 'A_V_4_47_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 47)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1801 [1/2] (2.26ns)   --->   "%A_V_4_43_load = load i12* %A_V_4_43_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1801 'load' 'A_V_4_43_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 43)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1802 [1/2] (2.26ns)   --->   "%A_V_4_39_load = load i12* %A_V_4_39_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1802 'load' 'A_V_4_39_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 39)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1803 [1/2] (2.26ns)   --->   "%A_V_4_35_load = load i12* %A_V_4_35_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1803 'load' 'A_V_4_35_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 35)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1804 [1/2] (2.26ns)   --->   "%A_V_4_31_load = load i12* %A_V_4_31_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1804 'load' 'A_V_4_31_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 31)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1805 [1/2] (2.26ns)   --->   "%A_V_4_27_load = load i12* %A_V_4_27_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1805 'load' 'A_V_4_27_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 27)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1806 [1/2] (2.26ns)   --->   "%A_V_4_23_load = load i12* %A_V_4_23_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1806 'load' 'A_V_4_23_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 23)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1807 [1/2] (2.26ns)   --->   "%A_V_4_19_load = load i12* %A_V_4_19_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1807 'load' 'A_V_4_19_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 19)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1808 [1/2] (2.26ns)   --->   "%A_V_4_15_load = load i12* %A_V_4_15_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1808 'load' 'A_V_4_15_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 15)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1809 [1/2] (2.26ns)   --->   "%A_V_4_11_load = load i12* %A_V_4_11_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1809 'load' 'A_V_4_11_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 11)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1810 [1/2] (2.26ns)   --->   "%A_V_4_7_load = load i12* %A_V_4_7_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1810 'load' 'A_V_4_7_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 7)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1811 [1/2] (2.26ns)   --->   "%A_V_4_3_load = load i12* %A_V_4_3_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1811 'load' 'A_V_4_3_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 3)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1812 [1/2] (2.26ns)   --->   "%A_V_4_255_load = load i12* %A_V_4_255_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1812 'load' 'A_V_4_255_load' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 != 3 & tmp_113_35_t_mid2 != 7 & tmp_113_35_t_mid2 != 11 & tmp_113_35_t_mid2 != 15 & tmp_113_35_t_mid2 != 19 & tmp_113_35_t_mid2 != 23 & tmp_113_35_t_mid2 != 27 & tmp_113_35_t_mid2 != 31 & tmp_113_35_t_mid2 != 35 & tmp_113_35_t_mid2 != 39 & tmp_113_35_t_mid2 != 43 & tmp_113_35_t_mid2 != 47 & tmp_113_35_t_mid2 != 51 & tmp_113_35_t_mid2 != 55 & tmp_113_35_t_mid2 != 59 & tmp_113_35_t_mid2 != 63 & tmp_113_35_t_mid2 != 67 & tmp_113_35_t_mid2 != 71 & tmp_113_35_t_mid2 != 75 & tmp_113_35_t_mid2 != 79 & tmp_113_35_t_mid2 != 83 & tmp_113_35_t_mid2 != 87 & tmp_113_35_t_mid2 != 91 & tmp_113_35_t_mid2 != 95 & tmp_113_35_t_mid2 != 99 & tmp_113_35_t_mid2 != 103 & tmp_113_35_t_mid2 != 107 & tmp_113_35_t_mid2 != 111 & tmp_113_35_t_mid2 != 115 & tmp_113_35_t_mid2 != 119 & tmp_113_35_t_mid2 != 123 & tmp_113_35_t_mid2 != 127 & tmp_113_35_t_mid2 != 131 & tmp_113_35_t_mid2 != 135 & tmp_113_35_t_mid2 != 139 & tmp_113_35_t_mid2 != 143 & tmp_113_35_t_mid2 != 147 & tmp_113_35_t_mid2 != 151 & tmp_113_35_t_mid2 != 155 & tmp_113_35_t_mid2 != 159 & tmp_113_35_t_mid2 != 163 & tmp_113_35_t_mid2 != 167 & tmp_113_35_t_mid2 != 171 & tmp_113_35_t_mid2 != 175 & tmp_113_35_t_mid2 != 179 & tmp_113_35_t_mid2 != 183 & tmp_113_35_t_mid2 != 187 & tmp_113_35_t_mid2 != 191 & tmp_113_35_t_mid2 != 195 & tmp_113_35_t_mid2 != 199 & tmp_113_35_t_mid2 != 203 & tmp_113_35_t_mid2 != 207 & tmp_113_35_t_mid2 != 211 & tmp_113_35_t_mid2 != 215 & tmp_113_35_t_mid2 != 219 & tmp_113_35_t_mid2 != 223 & tmp_113_35_t_mid2 != 227 & tmp_113_35_t_mid2 != 231 & tmp_113_35_t_mid2 != 235 & tmp_113_35_t_mid2 != 239 & tmp_113_35_t_mid2 != 243 & tmp_113_35_t_mid2 != 247 & tmp_113_35_t_mid2 != 251)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1813 [2/2] (3.25ns)   --->   "%B_V_4_3_load = load i12* %B_V_4_3_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1813 'load' 'B_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_30 : Operation 1814 [1/2] (2.26ns)   --->   "%A_V_4_248_load_1 = load i12* %A_V_4_248_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1814 'load' 'A_V_4_248_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1815 [1/2] (2.26ns)   --->   "%A_V_4_244_load_1 = load i12* %A_V_4_244_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1815 'load' 'A_V_4_244_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1816 [1/2] (2.26ns)   --->   "%A_V_4_240_load_1 = load i12* %A_V_4_240_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1816 'load' 'A_V_4_240_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1817 [1/2] (2.26ns)   --->   "%A_V_4_236_load_1 = load i12* %A_V_4_236_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1817 'load' 'A_V_4_236_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1818 [1/2] (2.26ns)   --->   "%A_V_4_232_load_1 = load i12* %A_V_4_232_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1818 'load' 'A_V_4_232_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1819 [1/2] (2.26ns)   --->   "%A_V_4_228_load_1 = load i12* %A_V_4_228_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1819 'load' 'A_V_4_228_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1820 [1/2] (2.26ns)   --->   "%A_V_4_224_load_1 = load i12* %A_V_4_224_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1820 'load' 'A_V_4_224_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1821 [1/2] (2.26ns)   --->   "%A_V_4_220_load_1 = load i12* %A_V_4_220_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1821 'load' 'A_V_4_220_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1822 [1/2] (2.26ns)   --->   "%A_V_4_216_load_1 = load i12* %A_V_4_216_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1822 'load' 'A_V_4_216_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1823 [1/2] (2.26ns)   --->   "%A_V_4_212_load_1 = load i12* %A_V_4_212_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1823 'load' 'A_V_4_212_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1824 [1/2] (2.26ns)   --->   "%A_V_4_208_load_1 = load i12* %A_V_4_208_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1824 'load' 'A_V_4_208_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1825 [1/2] (2.26ns)   --->   "%A_V_4_204_load_1 = load i12* %A_V_4_204_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1825 'load' 'A_V_4_204_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1826 [1/2] (2.26ns)   --->   "%A_V_4_200_load_1 = load i12* %A_V_4_200_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1826 'load' 'A_V_4_200_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1827 [1/2] (2.26ns)   --->   "%A_V_4_196_load_1 = load i12* %A_V_4_196_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1827 'load' 'A_V_4_196_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1828 [1/2] (2.26ns)   --->   "%A_V_4_192_load_1 = load i12* %A_V_4_192_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1828 'load' 'A_V_4_192_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1829 [1/2] (2.26ns)   --->   "%A_V_4_188_load_1 = load i12* %A_V_4_188_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1829 'load' 'A_V_4_188_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1830 [1/2] (2.26ns)   --->   "%A_V_4_184_load_1 = load i12* %A_V_4_184_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1830 'load' 'A_V_4_184_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1831 [1/2] (2.26ns)   --->   "%A_V_4_180_load_1 = load i12* %A_V_4_180_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1831 'load' 'A_V_4_180_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1832 [1/2] (2.26ns)   --->   "%A_V_4_176_load_1 = load i12* %A_V_4_176_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1832 'load' 'A_V_4_176_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1833 [1/2] (2.26ns)   --->   "%A_V_4_172_load_1 = load i12* %A_V_4_172_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1833 'load' 'A_V_4_172_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1834 [1/2] (2.26ns)   --->   "%A_V_4_168_load_1 = load i12* %A_V_4_168_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1834 'load' 'A_V_4_168_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1835 [1/2] (2.26ns)   --->   "%A_V_4_164_load_1 = load i12* %A_V_4_164_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1835 'load' 'A_V_4_164_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1836 [1/2] (2.26ns)   --->   "%A_V_4_160_load_1 = load i12* %A_V_4_160_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1836 'load' 'A_V_4_160_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1837 [1/2] (2.26ns)   --->   "%A_V_4_156_load_1 = load i12* %A_V_4_156_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1837 'load' 'A_V_4_156_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1838 [1/2] (2.26ns)   --->   "%A_V_4_152_load_1 = load i12* %A_V_4_152_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1838 'load' 'A_V_4_152_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1839 [1/2] (2.26ns)   --->   "%A_V_4_148_load_1 = load i12* %A_V_4_148_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1839 'load' 'A_V_4_148_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1840 [1/2] (2.26ns)   --->   "%A_V_4_144_load_1 = load i12* %A_V_4_144_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1840 'load' 'A_V_4_144_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1841 [1/2] (2.26ns)   --->   "%A_V_4_140_load_1 = load i12* %A_V_4_140_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1841 'load' 'A_V_4_140_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1842 [1/2] (2.26ns)   --->   "%A_V_4_136_load_1 = load i12* %A_V_4_136_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1842 'load' 'A_V_4_136_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1843 [1/2] (2.26ns)   --->   "%A_V_4_132_load_1 = load i12* %A_V_4_132_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1843 'load' 'A_V_4_132_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1844 [1/2] (2.26ns)   --->   "%A_V_4_128_load_1 = load i12* %A_V_4_128_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1844 'load' 'A_V_4_128_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1845 [1/2] (2.26ns)   --->   "%A_V_4_124_load_1 = load i12* %A_V_4_124_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1845 'load' 'A_V_4_124_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1846 [1/2] (2.26ns)   --->   "%A_V_4_120_load_1 = load i12* %A_V_4_120_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1846 'load' 'A_V_4_120_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1847 [1/2] (2.26ns)   --->   "%A_V_4_116_load_1 = load i12* %A_V_4_116_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1847 'load' 'A_V_4_116_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1848 [1/2] (2.26ns)   --->   "%A_V_4_112_load_1 = load i12* %A_V_4_112_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1848 'load' 'A_V_4_112_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1849 [1/2] (2.26ns)   --->   "%A_V_4_108_load_1 = load i12* %A_V_4_108_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1849 'load' 'A_V_4_108_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1850 [1/2] (2.26ns)   --->   "%A_V_4_104_load_1 = load i12* %A_V_4_104_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1850 'load' 'A_V_4_104_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1851 [1/2] (2.26ns)   --->   "%A_V_4_100_load_1 = load i12* %A_V_4_100_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1851 'load' 'A_V_4_100_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1852 [1/2] (2.26ns)   --->   "%A_V_4_96_load_1 = load i12* %A_V_4_96_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1852 'load' 'A_V_4_96_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1853 [1/2] (2.26ns)   --->   "%A_V_4_92_load_1 = load i12* %A_V_4_92_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1853 'load' 'A_V_4_92_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1854 [1/2] (2.26ns)   --->   "%A_V_4_88_load_1 = load i12* %A_V_4_88_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1854 'load' 'A_V_4_88_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1855 [1/2] (2.26ns)   --->   "%A_V_4_84_load_1 = load i12* %A_V_4_84_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1855 'load' 'A_V_4_84_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1856 [1/2] (2.26ns)   --->   "%A_V_4_80_load_1 = load i12* %A_V_4_80_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1856 'load' 'A_V_4_80_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1857 [1/2] (2.26ns)   --->   "%A_V_4_76_load_1 = load i12* %A_V_4_76_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1857 'load' 'A_V_4_76_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1858 [1/2] (2.26ns)   --->   "%A_V_4_72_load_1 = load i12* %A_V_4_72_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1858 'load' 'A_V_4_72_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1859 [1/2] (2.26ns)   --->   "%A_V_4_68_load_1 = load i12* %A_V_4_68_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1859 'load' 'A_V_4_68_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1860 [1/2] (2.26ns)   --->   "%A_V_4_64_load_1 = load i12* %A_V_4_64_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1860 'load' 'A_V_4_64_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1861 [1/2] (2.26ns)   --->   "%A_V_4_60_load_1 = load i12* %A_V_4_60_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1861 'load' 'A_V_4_60_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1862 [1/2] (2.26ns)   --->   "%A_V_4_56_load_1 = load i12* %A_V_4_56_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1862 'load' 'A_V_4_56_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1863 [1/2] (2.26ns)   --->   "%A_V_4_52_load_1 = load i12* %A_V_4_52_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1863 'load' 'A_V_4_52_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1864 [1/2] (2.26ns)   --->   "%A_V_4_48_load_1 = load i12* %A_V_4_48_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1864 'load' 'A_V_4_48_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1865 [1/2] (2.26ns)   --->   "%A_V_4_44_load_1 = load i12* %A_V_4_44_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1865 'load' 'A_V_4_44_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1866 [1/2] (2.26ns)   --->   "%A_V_4_40_load_1 = load i12* %A_V_4_40_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1866 'load' 'A_V_4_40_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1867 [1/2] (2.26ns)   --->   "%A_V_4_36_load_1 = load i12* %A_V_4_36_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1867 'load' 'A_V_4_36_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1868 [1/2] (2.26ns)   --->   "%A_V_4_32_load_1 = load i12* %A_V_4_32_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1868 'load' 'A_V_4_32_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1869 [1/2] (2.26ns)   --->   "%A_V_4_28_load_1 = load i12* %A_V_4_28_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1869 'load' 'A_V_4_28_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1870 [1/2] (2.26ns)   --->   "%A_V_4_24_load_1 = load i12* %A_V_4_24_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1870 'load' 'A_V_4_24_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1871 [1/2] (2.26ns)   --->   "%A_V_4_20_load_1 = load i12* %A_V_4_20_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1871 'load' 'A_V_4_20_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1872 [1/2] (2.26ns)   --->   "%A_V_4_16_load_1 = load i12* %A_V_4_16_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1872 'load' 'A_V_4_16_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1873 [1/2] (2.26ns)   --->   "%A_V_4_12_load_1 = load i12* %A_V_4_12_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1873 'load' 'A_V_4_12_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1874 [1/2] (2.26ns)   --->   "%A_V_4_8_load_1 = load i12* %A_V_4_8_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1874 'load' 'A_V_4_8_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1875 [1/2] (2.26ns)   --->   "%A_V_4_4_load_1 = load i12* %A_V_4_4_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1875 'load' 'A_V_4_4_load_1' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_30 : Operation 1876 [1/2] (2.26ns)   --->   "%A_V_4_252_load = load i12* %A_V_4_252_addr_1, align 4" [ULTRA_HLS/convolution.h:224]   --->   Operation 1876 'load' 'A_V_4_252_load' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 2.26> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>

State 31 <SV = 17> <Delay = 3.25>
ST_31 : Operation 1877 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1877 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 3.09>
ST_31 : Operation 1878 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1878 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 3.09>
ST_31 : Operation 1879 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1879 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 3.09>
ST_31 : Operation 1880 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1880 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 3.09>
ST_31 : Operation 1881 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1881 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 3.09>
ST_31 : Operation 1882 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1882 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 3.09>
ST_31 : Operation 1883 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1883 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 3.09>
ST_31 : Operation 1884 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1884 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 3.09>
ST_31 : Operation 1885 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1885 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 3.09>
ST_31 : Operation 1886 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1886 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 3.09>
ST_31 : Operation 1887 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1887 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 3.09>
ST_31 : Operation 1888 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1888 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 3.09>
ST_31 : Operation 1889 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1889 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 3.09>
ST_31 : Operation 1890 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1890 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 3.09>
ST_31 : Operation 1891 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1891 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 3.09>
ST_31 : Operation 1892 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1892 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 3.09>
ST_31 : Operation 1893 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1893 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 3.09>
ST_31 : Operation 1894 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1894 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 3.09>
ST_31 : Operation 1895 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1895 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 3.09>
ST_31 : Operation 1896 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1896 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 3.09>
ST_31 : Operation 1897 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1897 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 3.09>
ST_31 : Operation 1898 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1898 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 3.09>
ST_31 : Operation 1899 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1899 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 3.09>
ST_31 : Operation 1900 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1900 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 3.09>
ST_31 : Operation 1901 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1901 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 3.09>
ST_31 : Operation 1902 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1902 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 3.09>
ST_31 : Operation 1903 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1903 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 3.09>
ST_31 : Operation 1904 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1904 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 3.09>
ST_31 : Operation 1905 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1905 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 3.09>
ST_31 : Operation 1906 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1906 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 3.09>
ST_31 : Operation 1907 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1907 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 3.09>
ST_31 : Operation 1908 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1908 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 3.09>
ST_31 : Operation 1909 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1909 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 3.09>
ST_31 : Operation 1910 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1910 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 3.09>
ST_31 : Operation 1911 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1911 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 3.09>
ST_31 : Operation 1912 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1912 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 3.09>
ST_31 : Operation 1913 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1913 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 3.09>
ST_31 : Operation 1914 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1914 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 3.09>
ST_31 : Operation 1915 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1915 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 3.09>
ST_31 : Operation 1916 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1916 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 3.09>
ST_31 : Operation 1917 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1917 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 3.09>
ST_31 : Operation 1918 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1918 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 3.09>
ST_31 : Operation 1919 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1919 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 3.09>
ST_31 : Operation 1920 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1920 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 3.09>
ST_31 : Operation 1921 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1921 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 3.09>
ST_31 : Operation 1922 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1922 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 3.09>
ST_31 : Operation 1923 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1923 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 3.09>
ST_31 : Operation 1924 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1924 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 3.09>
ST_31 : Operation 1925 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1925 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 3.09>
ST_31 : Operation 1926 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1926 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 3.09>
ST_31 : Operation 1927 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1927 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 3.09>
ST_31 : Operation 1928 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1928 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 3.09>
ST_31 : Operation 1929 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1929 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 3.09>
ST_31 : Operation 1930 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1930 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 3.09>
ST_31 : Operation 1931 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1931 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 3.09>
ST_31 : Operation 1932 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1932 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 3.09>
ST_31 : Operation 1933 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1933 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 3.09>
ST_31 : Operation 1934 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1934 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 3.09>
ST_31 : Operation 1935 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1935 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 3.09>
ST_31 : Operation 1936 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1936 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 3.09>
ST_31 : Operation 1937 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1937 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 3.09>
ST_31 : Operation 1938 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1938 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 3.09>
ST_31 : Operation 1939 [1/1] (3.09ns)   --->   "br label %6" [ULTRA_HLS/convolution.h:224]   --->   Operation 1939 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 3.09>
ST_31 : Operation 1940 [1/2] (3.25ns)   --->   "%B_V_4_0_load = load i12* %B_V_4_0_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 1940 'load' 'B_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_31 : Operation 1941 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1941 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 3.09>
ST_31 : Operation 1942 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1942 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 3.09>
ST_31 : Operation 1943 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1943 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 3.09>
ST_31 : Operation 1944 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1944 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 3.09>
ST_31 : Operation 1945 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1945 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 3.09>
ST_31 : Operation 1946 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1946 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 3.09>
ST_31 : Operation 1947 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1947 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 3.09>
ST_31 : Operation 1948 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1948 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 3.09>
ST_31 : Operation 1949 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1949 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 3.09>
ST_31 : Operation 1950 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1950 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 3.09>
ST_31 : Operation 1951 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1951 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 3.09>
ST_31 : Operation 1952 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1952 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 3.09>
ST_31 : Operation 1953 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1953 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 3.09>
ST_31 : Operation 1954 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1954 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 3.09>
ST_31 : Operation 1955 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1955 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 3.09>
ST_31 : Operation 1956 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1956 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 3.09>
ST_31 : Operation 1957 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1957 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 3.09>
ST_31 : Operation 1958 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1958 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 3.09>
ST_31 : Operation 1959 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1959 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 3.09>
ST_31 : Operation 1960 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1960 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 3.09>
ST_31 : Operation 1961 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1961 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 3.09>
ST_31 : Operation 1962 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1962 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 3.09>
ST_31 : Operation 1963 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1963 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 3.09>
ST_31 : Operation 1964 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1964 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 3.09>
ST_31 : Operation 1965 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1965 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 3.09>
ST_31 : Operation 1966 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1966 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 3.09>
ST_31 : Operation 1967 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1967 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 3.09>
ST_31 : Operation 1968 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1968 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 3.09>
ST_31 : Operation 1969 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1969 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 3.09>
ST_31 : Operation 1970 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1970 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 3.09>
ST_31 : Operation 1971 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1971 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 3.09>
ST_31 : Operation 1972 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1972 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 3.09>
ST_31 : Operation 1973 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1973 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 3.09>
ST_31 : Operation 1974 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1974 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 3.09>
ST_31 : Operation 1975 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1975 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 3.09>
ST_31 : Operation 1976 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1976 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 3.09>
ST_31 : Operation 1977 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1977 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 3.09>
ST_31 : Operation 1978 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1978 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 3.09>
ST_31 : Operation 1979 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1979 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 3.09>
ST_31 : Operation 1980 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1980 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 3.09>
ST_31 : Operation 1981 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1981 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 3.09>
ST_31 : Operation 1982 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1982 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 3.09>
ST_31 : Operation 1983 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1983 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 3.09>
ST_31 : Operation 1984 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1984 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 3.09>
ST_31 : Operation 1985 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1985 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 3.09>
ST_31 : Operation 1986 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1986 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 3.09>
ST_31 : Operation 1987 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1987 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 3.09>
ST_31 : Operation 1988 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1988 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 3.09>
ST_31 : Operation 1989 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1989 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 3.09>
ST_31 : Operation 1990 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1990 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 3.09>
ST_31 : Operation 1991 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1991 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 3.09>
ST_31 : Operation 1992 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1992 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 3.09>
ST_31 : Operation 1993 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1993 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 3.09>
ST_31 : Operation 1994 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1994 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 3.09>
ST_31 : Operation 1995 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1995 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 3.09>
ST_31 : Operation 1996 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1996 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 3.09>
ST_31 : Operation 1997 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1997 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 3.09>
ST_31 : Operation 1998 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1998 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 3.09>
ST_31 : Operation 1999 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 1999 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 3.09>
ST_31 : Operation 2000 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 2000 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 3.09>
ST_31 : Operation 2001 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 2001 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 3.09>
ST_31 : Operation 2002 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 2002 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 3.09>
ST_31 : Operation 2003 [1/1] (3.09ns)   --->   "br label %7" [ULTRA_HLS/convolution.h:224]   --->   Operation 2003 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 3.09>
ST_31 : Operation 2004 [1/2] (3.25ns)   --->   "%B_V_4_1_load = load i12* %B_V_4_1_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2004 'load' 'B_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_31 : Operation 2005 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2005 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 3.09>
ST_31 : Operation 2006 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2006 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 3.09>
ST_31 : Operation 2007 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2007 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 3.09>
ST_31 : Operation 2008 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2008 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 3.09>
ST_31 : Operation 2009 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2009 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 3.09>
ST_31 : Operation 2010 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2010 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 3.09>
ST_31 : Operation 2011 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2011 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 3.09>
ST_31 : Operation 2012 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2012 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 3.09>
ST_31 : Operation 2013 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2013 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 3.09>
ST_31 : Operation 2014 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2014 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 3.09>
ST_31 : Operation 2015 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2015 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 3.09>
ST_31 : Operation 2016 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2016 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 3.09>
ST_31 : Operation 2017 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2017 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 3.09>
ST_31 : Operation 2018 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2018 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 3.09>
ST_31 : Operation 2019 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2019 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 3.09>
ST_31 : Operation 2020 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2020 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 3.09>
ST_31 : Operation 2021 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2021 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 3.09>
ST_31 : Operation 2022 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2022 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 3.09>
ST_31 : Operation 2023 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2023 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 3.09>
ST_31 : Operation 2024 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2024 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 3.09>
ST_31 : Operation 2025 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2025 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 3.09>
ST_31 : Operation 2026 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2026 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 3.09>
ST_31 : Operation 2027 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2027 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 3.09>
ST_31 : Operation 2028 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2028 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 3.09>
ST_31 : Operation 2029 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2029 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 3.09>
ST_31 : Operation 2030 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2030 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 3.09>
ST_31 : Operation 2031 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2031 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 3.09>
ST_31 : Operation 2032 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2032 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 3.09>
ST_31 : Operation 2033 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2033 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 3.09>
ST_31 : Operation 2034 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2034 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 3.09>
ST_31 : Operation 2035 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2035 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 3.09>
ST_31 : Operation 2036 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2036 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 3.09>
ST_31 : Operation 2037 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2037 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 3.09>
ST_31 : Operation 2038 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2038 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 3.09>
ST_31 : Operation 2039 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2039 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 3.09>
ST_31 : Operation 2040 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2040 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 3.09>
ST_31 : Operation 2041 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2041 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 3.09>
ST_31 : Operation 2042 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2042 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 3.09>
ST_31 : Operation 2043 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2043 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 3.09>
ST_31 : Operation 2044 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2044 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 3.09>
ST_31 : Operation 2045 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2045 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 3.09>
ST_31 : Operation 2046 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2046 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 3.09>
ST_31 : Operation 2047 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2047 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 3.09>
ST_31 : Operation 2048 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2048 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 3.09>
ST_31 : Operation 2049 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2049 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 3.09>
ST_31 : Operation 2050 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2050 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 3.09>
ST_31 : Operation 2051 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2051 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 3.09>
ST_31 : Operation 2052 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2052 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 3.09>
ST_31 : Operation 2053 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2053 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 3.09>
ST_31 : Operation 2054 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2054 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 3.09>
ST_31 : Operation 2055 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2055 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 3.09>
ST_31 : Operation 2056 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2056 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 3.09>
ST_31 : Operation 2057 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2057 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 3.09>
ST_31 : Operation 2058 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2058 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 3.09>
ST_31 : Operation 2059 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2059 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 3.09>
ST_31 : Operation 2060 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2060 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 3.09>
ST_31 : Operation 2061 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2061 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 3.09>
ST_31 : Operation 2062 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2062 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 3.09>
ST_31 : Operation 2063 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2063 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 3.09>
ST_31 : Operation 2064 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2064 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 3.09>
ST_31 : Operation 2065 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2065 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 3.09>
ST_31 : Operation 2066 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2066 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 3.09>
ST_31 : Operation 2067 [1/1] (3.09ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:224]   --->   Operation 2067 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 3.09>
ST_31 : Operation 2068 [2/2] (3.25ns)   --->   "%B_V_4_2_load = load i12* %B_V_4_2_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2068 'load' 'B_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_31 : Operation 2069 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2069 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 251)> <Delay = 3.09>
ST_31 : Operation 2070 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2070 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 247)> <Delay = 3.09>
ST_31 : Operation 2071 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2071 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 243)> <Delay = 3.09>
ST_31 : Operation 2072 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2072 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 239)> <Delay = 3.09>
ST_31 : Operation 2073 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2073 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 235)> <Delay = 3.09>
ST_31 : Operation 2074 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2074 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 231)> <Delay = 3.09>
ST_31 : Operation 2075 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2075 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 227)> <Delay = 3.09>
ST_31 : Operation 2076 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2076 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 223)> <Delay = 3.09>
ST_31 : Operation 2077 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2077 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 219)> <Delay = 3.09>
ST_31 : Operation 2078 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2078 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 215)> <Delay = 3.09>
ST_31 : Operation 2079 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2079 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 211)> <Delay = 3.09>
ST_31 : Operation 2080 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2080 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 207)> <Delay = 3.09>
ST_31 : Operation 2081 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2081 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 203)> <Delay = 3.09>
ST_31 : Operation 2082 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2082 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 199)> <Delay = 3.09>
ST_31 : Operation 2083 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2083 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 195)> <Delay = 3.09>
ST_31 : Operation 2084 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2084 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 191)> <Delay = 3.09>
ST_31 : Operation 2085 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2085 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 187)> <Delay = 3.09>
ST_31 : Operation 2086 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2086 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 183)> <Delay = 3.09>
ST_31 : Operation 2087 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2087 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 179)> <Delay = 3.09>
ST_31 : Operation 2088 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2088 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 175)> <Delay = 3.09>
ST_31 : Operation 2089 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2089 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 171)> <Delay = 3.09>
ST_31 : Operation 2090 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2090 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 167)> <Delay = 3.09>
ST_31 : Operation 2091 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2091 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 163)> <Delay = 3.09>
ST_31 : Operation 2092 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2092 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 159)> <Delay = 3.09>
ST_31 : Operation 2093 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2093 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 155)> <Delay = 3.09>
ST_31 : Operation 2094 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2094 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 151)> <Delay = 3.09>
ST_31 : Operation 2095 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2095 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 147)> <Delay = 3.09>
ST_31 : Operation 2096 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2096 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 143)> <Delay = 3.09>
ST_31 : Operation 2097 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2097 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 139)> <Delay = 3.09>
ST_31 : Operation 2098 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2098 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 135)> <Delay = 3.09>
ST_31 : Operation 2099 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2099 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 131)> <Delay = 3.09>
ST_31 : Operation 2100 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2100 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 127)> <Delay = 3.09>
ST_31 : Operation 2101 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2101 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 123)> <Delay = 3.09>
ST_31 : Operation 2102 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2102 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 119)> <Delay = 3.09>
ST_31 : Operation 2103 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2103 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 115)> <Delay = 3.09>
ST_31 : Operation 2104 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2104 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 111)> <Delay = 3.09>
ST_31 : Operation 2105 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2105 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 107)> <Delay = 3.09>
ST_31 : Operation 2106 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2106 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 103)> <Delay = 3.09>
ST_31 : Operation 2107 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2107 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 99)> <Delay = 3.09>
ST_31 : Operation 2108 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2108 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 95)> <Delay = 3.09>
ST_31 : Operation 2109 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2109 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 91)> <Delay = 3.09>
ST_31 : Operation 2110 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2110 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 87)> <Delay = 3.09>
ST_31 : Operation 2111 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2111 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 83)> <Delay = 3.09>
ST_31 : Operation 2112 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2112 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 79)> <Delay = 3.09>
ST_31 : Operation 2113 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2113 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 75)> <Delay = 3.09>
ST_31 : Operation 2114 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2114 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 71)> <Delay = 3.09>
ST_31 : Operation 2115 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2115 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 67)> <Delay = 3.09>
ST_31 : Operation 2116 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2116 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 63)> <Delay = 3.09>
ST_31 : Operation 2117 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2117 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 59)> <Delay = 3.09>
ST_31 : Operation 2118 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2118 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 55)> <Delay = 3.09>
ST_31 : Operation 2119 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2119 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 51)> <Delay = 3.09>
ST_31 : Operation 2120 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2120 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 47)> <Delay = 3.09>
ST_31 : Operation 2121 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2121 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 43)> <Delay = 3.09>
ST_31 : Operation 2122 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2122 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 39)> <Delay = 3.09>
ST_31 : Operation 2123 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2123 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 35)> <Delay = 3.09>
ST_31 : Operation 2124 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2124 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 31)> <Delay = 3.09>
ST_31 : Operation 2125 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2125 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 27)> <Delay = 3.09>
ST_31 : Operation 2126 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2126 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 23)> <Delay = 3.09>
ST_31 : Operation 2127 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2127 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 19)> <Delay = 3.09>
ST_31 : Operation 2128 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2128 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 15)> <Delay = 3.09>
ST_31 : Operation 2129 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2129 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 11)> <Delay = 3.09>
ST_31 : Operation 2130 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2130 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 7)> <Delay = 3.09>
ST_31 : Operation 2131 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2131 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 == 3)> <Delay = 3.09>
ST_31 : Operation 2132 [1/1] (3.09ns)   --->   "br label %9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2132 'br' <Predicate = (!exitcond_flatten8 & tmp_113_35_t_mid2 != 3 & tmp_113_35_t_mid2 != 7 & tmp_113_35_t_mid2 != 11 & tmp_113_35_t_mid2 != 15 & tmp_113_35_t_mid2 != 19 & tmp_113_35_t_mid2 != 23 & tmp_113_35_t_mid2 != 27 & tmp_113_35_t_mid2 != 31 & tmp_113_35_t_mid2 != 35 & tmp_113_35_t_mid2 != 39 & tmp_113_35_t_mid2 != 43 & tmp_113_35_t_mid2 != 47 & tmp_113_35_t_mid2 != 51 & tmp_113_35_t_mid2 != 55 & tmp_113_35_t_mid2 != 59 & tmp_113_35_t_mid2 != 63 & tmp_113_35_t_mid2 != 67 & tmp_113_35_t_mid2 != 71 & tmp_113_35_t_mid2 != 75 & tmp_113_35_t_mid2 != 79 & tmp_113_35_t_mid2 != 83 & tmp_113_35_t_mid2 != 87 & tmp_113_35_t_mid2 != 91 & tmp_113_35_t_mid2 != 95 & tmp_113_35_t_mid2 != 99 & tmp_113_35_t_mid2 != 103 & tmp_113_35_t_mid2 != 107 & tmp_113_35_t_mid2 != 111 & tmp_113_35_t_mid2 != 115 & tmp_113_35_t_mid2 != 119 & tmp_113_35_t_mid2 != 123 & tmp_113_35_t_mid2 != 127 & tmp_113_35_t_mid2 != 131 & tmp_113_35_t_mid2 != 135 & tmp_113_35_t_mid2 != 139 & tmp_113_35_t_mid2 != 143 & tmp_113_35_t_mid2 != 147 & tmp_113_35_t_mid2 != 151 & tmp_113_35_t_mid2 != 155 & tmp_113_35_t_mid2 != 159 & tmp_113_35_t_mid2 != 163 & tmp_113_35_t_mid2 != 167 & tmp_113_35_t_mid2 != 171 & tmp_113_35_t_mid2 != 175 & tmp_113_35_t_mid2 != 179 & tmp_113_35_t_mid2 != 183 & tmp_113_35_t_mid2 != 187 & tmp_113_35_t_mid2 != 191 & tmp_113_35_t_mid2 != 195 & tmp_113_35_t_mid2 != 199 & tmp_113_35_t_mid2 != 203 & tmp_113_35_t_mid2 != 207 & tmp_113_35_t_mid2 != 211 & tmp_113_35_t_mid2 != 215 & tmp_113_35_t_mid2 != 219 & tmp_113_35_t_mid2 != 223 & tmp_113_35_t_mid2 != 227 & tmp_113_35_t_mid2 != 231 & tmp_113_35_t_mid2 != 235 & tmp_113_35_t_mid2 != 239 & tmp_113_35_t_mid2 != 243 & tmp_113_35_t_mid2 != 247 & tmp_113_35_t_mid2 != 251)> <Delay = 3.09>
ST_31 : Operation 2133 [1/2] (3.25ns)   --->   "%B_V_4_3_load = load i12* %B_V_4_3_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2133 'load' 'B_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_31 : Operation 2134 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2134 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 246)> <Delay = 3.09>
ST_31 : Operation 2135 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2135 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 242)> <Delay = 3.09>
ST_31 : Operation 2136 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2136 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 238)> <Delay = 3.09>
ST_31 : Operation 2137 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2137 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 234)> <Delay = 3.09>
ST_31 : Operation 2138 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2138 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 230)> <Delay = 3.09>
ST_31 : Operation 2139 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2139 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 226)> <Delay = 3.09>
ST_31 : Operation 2140 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2140 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 222)> <Delay = 3.09>
ST_31 : Operation 2141 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2141 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 218)> <Delay = 3.09>
ST_31 : Operation 2142 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2142 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 214)> <Delay = 3.09>
ST_31 : Operation 2143 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2143 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 210)> <Delay = 3.09>
ST_31 : Operation 2144 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2144 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 206)> <Delay = 3.09>
ST_31 : Operation 2145 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2145 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 202)> <Delay = 3.09>
ST_31 : Operation 2146 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2146 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 198)> <Delay = 3.09>
ST_31 : Operation 2147 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2147 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 194)> <Delay = 3.09>
ST_31 : Operation 2148 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2148 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 190)> <Delay = 3.09>
ST_31 : Operation 2149 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2149 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 186)> <Delay = 3.09>
ST_31 : Operation 2150 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2150 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 182)> <Delay = 3.09>
ST_31 : Operation 2151 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2151 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 178)> <Delay = 3.09>
ST_31 : Operation 2152 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2152 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 174)> <Delay = 3.09>
ST_31 : Operation 2153 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2153 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 170)> <Delay = 3.09>
ST_31 : Operation 2154 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2154 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 166)> <Delay = 3.09>
ST_31 : Operation 2155 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2155 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 162)> <Delay = 3.09>
ST_31 : Operation 2156 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2156 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 158)> <Delay = 3.09>
ST_31 : Operation 2157 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2157 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 154)> <Delay = 3.09>
ST_31 : Operation 2158 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2158 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 150)> <Delay = 3.09>
ST_31 : Operation 2159 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2159 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 146)> <Delay = 3.09>
ST_31 : Operation 2160 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2160 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 142)> <Delay = 3.09>
ST_31 : Operation 2161 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2161 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 138)> <Delay = 3.09>
ST_31 : Operation 2162 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2162 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 134)> <Delay = 3.09>
ST_31 : Operation 2163 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2163 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 130)> <Delay = 3.09>
ST_31 : Operation 2164 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2164 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 126)> <Delay = 3.09>
ST_31 : Operation 2165 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2165 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 122)> <Delay = 3.09>
ST_31 : Operation 2166 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2166 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 118)> <Delay = 3.09>
ST_31 : Operation 2167 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2167 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 114)> <Delay = 3.09>
ST_31 : Operation 2168 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2168 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 110)> <Delay = 3.09>
ST_31 : Operation 2169 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2169 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 106)> <Delay = 3.09>
ST_31 : Operation 2170 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2170 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 102)> <Delay = 3.09>
ST_31 : Operation 2171 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2171 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 98)> <Delay = 3.09>
ST_31 : Operation 2172 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2172 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 94)> <Delay = 3.09>
ST_31 : Operation 2173 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2173 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 90)> <Delay = 3.09>
ST_31 : Operation 2174 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2174 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 86)> <Delay = 3.09>
ST_31 : Operation 2175 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2175 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 82)> <Delay = 3.09>
ST_31 : Operation 2176 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2176 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 78)> <Delay = 3.09>
ST_31 : Operation 2177 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2177 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 74)> <Delay = 3.09>
ST_31 : Operation 2178 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2178 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 70)> <Delay = 3.09>
ST_31 : Operation 2179 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2179 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 66)> <Delay = 3.09>
ST_31 : Operation 2180 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2180 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 62)> <Delay = 3.09>
ST_31 : Operation 2181 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2181 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 58)> <Delay = 3.09>
ST_31 : Operation 2182 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2182 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 54)> <Delay = 3.09>
ST_31 : Operation 2183 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2183 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 50)> <Delay = 3.09>
ST_31 : Operation 2184 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2184 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 46)> <Delay = 3.09>
ST_31 : Operation 2185 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2185 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 42)> <Delay = 3.09>
ST_31 : Operation 2186 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2186 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 38)> <Delay = 3.09>
ST_31 : Operation 2187 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2187 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 34)> <Delay = 3.09>
ST_31 : Operation 2188 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2188 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 30)> <Delay = 3.09>
ST_31 : Operation 2189 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2189 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 26)> <Delay = 3.09>
ST_31 : Operation 2190 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2190 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 22)> <Delay = 3.09>
ST_31 : Operation 2191 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2191 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 18)> <Delay = 3.09>
ST_31 : Operation 2192 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2192 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 14)> <Delay = 3.09>
ST_31 : Operation 2193 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2193 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 10)> <Delay = 3.09>
ST_31 : Operation 2194 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2194 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 6)> <Delay = 3.09>
ST_31 : Operation 2195 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2195 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 == 2)> <Delay = 3.09>
ST_31 : Operation 2196 [1/1] (3.09ns)   --->   "br label %ifBlock" [ULTRA_HLS/convolution.h:224]   --->   Operation 2196 'br' <Predicate = (!exitcond_flatten8 & ib_mid2 != 2 & ib_mid2 != 6 & ib_mid2 != 10 & ib_mid2 != 14 & ib_mid2 != 18 & ib_mid2 != 22 & ib_mid2 != 26 & ib_mid2 != 30 & ib_mid2 != 34 & ib_mid2 != 38 & ib_mid2 != 42 & ib_mid2 != 46 & ib_mid2 != 50 & ib_mid2 != 54 & ib_mid2 != 58 & ib_mid2 != 62 & ib_mid2 != 66 & ib_mid2 != 70 & ib_mid2 != 74 & ib_mid2 != 78 & ib_mid2 != 82 & ib_mid2 != 86 & ib_mid2 != 90 & ib_mid2 != 94 & ib_mid2 != 98 & ib_mid2 != 102 & ib_mid2 != 106 & ib_mid2 != 110 & ib_mid2 != 114 & ib_mid2 != 118 & ib_mid2 != 122 & ib_mid2 != 126 & ib_mid2 != 130 & ib_mid2 != 134 & ib_mid2 != 138 & ib_mid2 != 142 & ib_mid2 != 146 & ib_mid2 != 150 & ib_mid2 != 154 & ib_mid2 != 158 & ib_mid2 != 162 & ib_mid2 != 166 & ib_mid2 != 170 & ib_mid2 != 174 & ib_mid2 != 178 & ib_mid2 != 182 & ib_mid2 != 186 & ib_mid2 != 190 & ib_mid2 != 194 & ib_mid2 != 198 & ib_mid2 != 202 & ib_mid2 != 206 & ib_mid2 != 210 & ib_mid2 != 214 & ib_mid2 != 218 & ib_mid2 != 222 & ib_mid2 != 226 & ib_mid2 != 230 & ib_mid2 != 234 & ib_mid2 != 238 & ib_mid2 != 242 & ib_mid2 != 246)> <Delay = 3.09>

State 32 <SV = 18> <Delay = 3.89>
ST_32 : Operation 2197 [1/1] (0.00ns)   --->   "%A_V_4_load_0_phi = phi i12 [ %A_V_4_0_load, %branch1024 ], [ %A_V_4_4_load, %branch1028 ], [ %A_V_4_8_load, %branch1032 ], [ %A_V_4_12_load, %branch1036 ], [ %A_V_4_16_load, %branch1040 ], [ %A_V_4_20_load, %branch1044 ], [ %A_V_4_24_load, %branch1048 ], [ %A_V_4_28_load, %branch1052 ], [ %A_V_4_32_load, %branch1056 ], [ %A_V_4_36_load, %branch1060 ], [ %A_V_4_40_load, %branch1064 ], [ %A_V_4_44_load, %branch1068 ], [ %A_V_4_48_load, %branch1072 ], [ %A_V_4_52_load, %branch1076 ], [ %A_V_4_56_load, %branch1080 ], [ %A_V_4_60_load, %branch1084 ], [ %A_V_4_64_load, %branch1088 ], [ %A_V_4_68_load, %branch1092 ], [ %A_V_4_72_load, %branch1096 ], [ %A_V_4_76_load, %branch1100 ], [ %A_V_4_80_load, %branch1104 ], [ %A_V_4_84_load, %branch1108 ], [ %A_V_4_88_load, %branch1112 ], [ %A_V_4_92_load, %branch1116 ], [ %A_V_4_96_load, %branch1120 ], [ %A_V_4_100_load, %branch1124 ], [ %A_V_4_104_load, %branch1128 ], [ %A_V_4_108_load, %branch1132 ], [ %A_V_4_112_load, %branch1136 ], [ %A_V_4_116_load, %branch1140 ], [ %A_V_4_120_load, %branch1144 ], [ %A_V_4_124_load, %branch1148 ], [ %A_V_4_128_load, %branch1152 ], [ %A_V_4_132_load, %branch1156 ], [ %A_V_4_136_load, %branch1160 ], [ %A_V_4_140_load, %branch1164 ], [ %A_V_4_144_load, %branch1168 ], [ %A_V_4_148_load, %branch1172 ], [ %A_V_4_152_load, %branch1176 ], [ %A_V_4_156_load, %branch1180 ], [ %A_V_4_160_load, %branch1184 ], [ %A_V_4_164_load, %branch1188 ], [ %A_V_4_168_load, %branch1192 ], [ %A_V_4_172_load, %branch1196 ], [ %A_V_4_176_load, %branch1200 ], [ %A_V_4_180_load, %branch1204 ], [ %A_V_4_184_load, %branch1208 ], [ %A_V_4_188_load, %branch1212 ], [ %A_V_4_192_load, %branch1216 ], [ %A_V_4_196_load, %branch1220 ], [ %A_V_4_200_load, %branch1224 ], [ %A_V_4_204_load, %branch1228 ], [ %A_V_4_208_load, %branch1232 ], [ %A_V_4_212_load, %branch1236 ], [ %A_V_4_216_load, %branch1240 ], [ %A_V_4_220_load, %branch1244 ], [ %A_V_4_224_load, %branch1248 ], [ %A_V_4_228_load, %branch1252 ], [ %A_V_4_232_load, %branch1256 ], [ %A_V_4_236_load, %branch1260 ], [ %A_V_4_240_load, %branch1264 ], [ %A_V_4_244_load, %branch1268 ], [ %A_V_4_248_load, %branch1272 ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 2197 'phi' 'A_V_4_load_0_phi' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2198 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i12 %A_V_4_load_0_phi to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2198 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2199 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i12 %B_V_4_0_load to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2199 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2200 [3/3] (3.89ns)   --->   "%r_V_9 = mul i24 %lhs_V_9, %rhs_V_9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2200 'mul' 'r_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2201 [1/1] (0.00ns)   --->   "%A_V_4_load_1_phi = phi i12 [ %A_V_4_1_load, %branch769 ], [ %A_V_4_5_load, %branch773 ], [ %A_V_4_9_load, %branch777 ], [ %A_V_4_13_load, %branch781 ], [ %A_V_4_17_load, %branch785 ], [ %A_V_4_21_load, %branch789 ], [ %A_V_4_25_load, %branch793 ], [ %A_V_4_29_load, %branch797 ], [ %A_V_4_33_load, %branch801 ], [ %A_V_4_37_load, %branch805 ], [ %A_V_4_41_load, %branch809 ], [ %A_V_4_45_load, %branch813 ], [ %A_V_4_49_load, %branch817 ], [ %A_V_4_53_load, %branch821 ], [ %A_V_4_57_load, %branch825 ], [ %A_V_4_61_load, %branch829 ], [ %A_V_4_65_load, %branch833 ], [ %A_V_4_69_load, %branch837 ], [ %A_V_4_73_load, %branch841 ], [ %A_V_4_77_load, %branch845 ], [ %A_V_4_81_load, %branch849 ], [ %A_V_4_85_load, %branch853 ], [ %A_V_4_89_load, %branch857 ], [ %A_V_4_93_load, %branch861 ], [ %A_V_4_97_load, %branch865 ], [ %A_V_4_101_load, %branch869 ], [ %A_V_4_105_load, %branch873 ], [ %A_V_4_109_load, %branch877 ], [ %A_V_4_113_load, %branch881 ], [ %A_V_4_117_load, %branch885 ], [ %A_V_4_121_load, %branch889 ], [ %A_V_4_125_load, %branch893 ], [ %A_V_4_129_load, %branch897 ], [ %A_V_4_133_load, %branch901 ], [ %A_V_4_137_load, %branch905 ], [ %A_V_4_141_load, %branch909 ], [ %A_V_4_145_load, %branch913 ], [ %A_V_4_149_load, %branch917 ], [ %A_V_4_153_load, %branch921 ], [ %A_V_4_157_load, %branch925 ], [ %A_V_4_161_load, %branch929 ], [ %A_V_4_165_load, %branch933 ], [ %A_V_4_169_load, %branch937 ], [ %A_V_4_173_load, %branch941 ], [ %A_V_4_177_load, %branch945 ], [ %A_V_4_181_load, %branch949 ], [ %A_V_4_185_load, %branch953 ], [ %A_V_4_189_load, %branch957 ], [ %A_V_4_193_load, %branch961 ], [ %A_V_4_197_load, %branch965 ], [ %A_V_4_201_load, %branch969 ], [ %A_V_4_205_load, %branch973 ], [ %A_V_4_209_load, %branch977 ], [ %A_V_4_213_load, %branch981 ], [ %A_V_4_217_load, %branch985 ], [ %A_V_4_221_load, %branch989 ], [ %A_V_4_225_load, %branch993 ], [ %A_V_4_229_load, %branch997 ], [ %A_V_4_233_load, %branch1001 ], [ %A_V_4_237_load, %branch1005 ], [ %A_V_4_241_load, %branch1009 ], [ %A_V_4_245_load, %branch1013 ], [ %A_V_4_249_load, %branch1017 ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 2201 'phi' 'A_V_4_load_1_phi' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2202 [1/1] (0.00ns)   --->   "%lhs_V_9_1 = sext i12 %A_V_4_load_1_phi to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2202 'sext' 'lhs_V_9_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2203 [1/1] (0.00ns)   --->   "%rhs_V_9_1 = sext i12 %B_V_4_1_load to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2203 'sext' 'rhs_V_9_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2204 [3/3] (3.89ns)   --->   "%r_V_9_1 = mul i24 %lhs_V_9_1, %rhs_V_9_1" [ULTRA_HLS/convolution.h:224]   --->   Operation 2204 'mul' 'r_V_9_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2205 [1/1] (0.00ns)   --->   "%A_V_4_load_2_phi = phi i12 [ %A_V_4_2_load, %branch514 ], [ %A_V_4_6_load, %branch518 ], [ %A_V_4_10_load, %branch522 ], [ %A_V_4_14_load, %branch526 ], [ %A_V_4_18_load, %branch530 ], [ %A_V_4_22_load, %branch534 ], [ %A_V_4_26_load, %branch538 ], [ %A_V_4_30_load, %branch542 ], [ %A_V_4_34_load, %branch546 ], [ %A_V_4_38_load, %branch550 ], [ %A_V_4_42_load, %branch554 ], [ %A_V_4_46_load, %branch558 ], [ %A_V_4_50_load, %branch562 ], [ %A_V_4_54_load, %branch566 ], [ %A_V_4_58_load, %branch570 ], [ %A_V_4_62_load, %branch574 ], [ %A_V_4_66_load, %branch578 ], [ %A_V_4_70_load, %branch582 ], [ %A_V_4_74_load, %branch586 ], [ %A_V_4_78_load, %branch590 ], [ %A_V_4_82_load, %branch594 ], [ %A_V_4_86_load, %branch598 ], [ %A_V_4_90_load, %branch602 ], [ %A_V_4_94_load, %branch606 ], [ %A_V_4_98_load, %branch610 ], [ %A_V_4_102_load, %branch614 ], [ %A_V_4_106_load, %branch618 ], [ %A_V_4_110_load, %branch622 ], [ %A_V_4_114_load, %branch626 ], [ %A_V_4_118_load, %branch630 ], [ %A_V_4_122_load, %branch634 ], [ %A_V_4_126_load, %branch638 ], [ %A_V_4_130_load, %branch642 ], [ %A_V_4_134_load, %branch646 ], [ %A_V_4_138_load, %branch650 ], [ %A_V_4_142_load, %branch654 ], [ %A_V_4_146_load, %branch658 ], [ %A_V_4_150_load, %branch662 ], [ %A_V_4_154_load, %branch666 ], [ %A_V_4_158_load, %branch670 ], [ %A_V_4_162_load, %branch674 ], [ %A_V_4_166_load, %branch678 ], [ %A_V_4_170_load, %branch682 ], [ %A_V_4_174_load, %branch686 ], [ %A_V_4_178_load, %branch690 ], [ %A_V_4_182_load, %branch694 ], [ %A_V_4_186_load, %branch698 ], [ %A_V_4_190_load, %branch702 ], [ %A_V_4_194_load, %branch706 ], [ %A_V_4_198_load, %branch710 ], [ %A_V_4_202_load, %branch714 ], [ %A_V_4_206_load, %branch718 ], [ %A_V_4_210_load, %branch722 ], [ %A_V_4_214_load, %branch726 ], [ %A_V_4_218_load, %branch730 ], [ %A_V_4_222_load, %branch734 ], [ %A_V_4_226_load, %branch738 ], [ %A_V_4_230_load, %branch742 ], [ %A_V_4_234_load, %branch746 ], [ %A_V_4_238_load, %branch750 ], [ %A_V_4_242_load, %branch754 ], [ %A_V_4_246_load, %branch758 ], [ %A_V_4_250_load, %branch762 ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 2205 'phi' 'A_V_4_load_2_phi' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2206 [1/2] (3.25ns)   --->   "%B_V_4_2_load = load i12* %B_V_4_2_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2206 'load' 'B_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_32 : Operation 2207 [1/1] (0.00ns)   --->   "%A_V_4_load_3_phi = phi i12 [ %A_V_4_3_load, %branch259 ], [ %A_V_4_7_load, %branch263 ], [ %A_V_4_11_load, %branch267 ], [ %A_V_4_15_load, %branch271 ], [ %A_V_4_19_load, %branch275 ], [ %A_V_4_23_load, %branch279 ], [ %A_V_4_27_load, %branch283 ], [ %A_V_4_31_load, %branch287 ], [ %A_V_4_35_load, %branch291 ], [ %A_V_4_39_load, %branch295 ], [ %A_V_4_43_load, %branch299 ], [ %A_V_4_47_load, %branch303 ], [ %A_V_4_51_load, %branch307 ], [ %A_V_4_55_load, %branch311 ], [ %A_V_4_59_load, %branch315 ], [ %A_V_4_63_load, %branch319 ], [ %A_V_4_67_load, %branch323 ], [ %A_V_4_71_load, %branch327 ], [ %A_V_4_75_load, %branch331 ], [ %A_V_4_79_load, %branch335 ], [ %A_V_4_83_load, %branch339 ], [ %A_V_4_87_load, %branch343 ], [ %A_V_4_91_load, %branch347 ], [ %A_V_4_95_load, %branch351 ], [ %A_V_4_99_load, %branch355 ], [ %A_V_4_103_load, %branch359 ], [ %A_V_4_107_load, %branch363 ], [ %A_V_4_111_load, %branch367 ], [ %A_V_4_115_load, %branch371 ], [ %A_V_4_119_load, %branch375 ], [ %A_V_4_123_load, %branch379 ], [ %A_V_4_127_load, %branch383 ], [ %A_V_4_131_load, %branch387 ], [ %A_V_4_135_load, %branch391 ], [ %A_V_4_139_load, %branch395 ], [ %A_V_4_143_load, %branch399 ], [ %A_V_4_147_load, %branch403 ], [ %A_V_4_151_load, %branch407 ], [ %A_V_4_155_load, %branch411 ], [ %A_V_4_159_load, %branch415 ], [ %A_V_4_163_load, %branch419 ], [ %A_V_4_167_load, %branch423 ], [ %A_V_4_171_load, %branch427 ], [ %A_V_4_175_load, %branch431 ], [ %A_V_4_179_load, %branch435 ], [ %A_V_4_183_load, %branch439 ], [ %A_V_4_187_load, %branch443 ], [ %A_V_4_191_load, %branch447 ], [ %A_V_4_195_load, %branch451 ], [ %A_V_4_199_load, %branch455 ], [ %A_V_4_203_load, %branch459 ], [ %A_V_4_207_load, %branch463 ], [ %A_V_4_211_load, %branch467 ], [ %A_V_4_215_load, %branch471 ], [ %A_V_4_219_load, %branch475 ], [ %A_V_4_223_load, %branch479 ], [ %A_V_4_227_load, %branch483 ], [ %A_V_4_231_load, %branch487 ], [ %A_V_4_235_load, %branch491 ], [ %A_V_4_239_load, %branch495 ], [ %A_V_4_243_load, %branch499 ], [ %A_V_4_247_load, %branch503 ], [ %A_V_4_251_load, %branch507 ], [ %A_V_4_255_load, %branch511 ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 2207 'phi' 'A_V_4_load_3_phi' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2208 [1/1] (0.00ns)   --->   "%lhs_V_9_3 = sext i12 %A_V_4_load_3_phi to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2208 'sext' 'lhs_V_9_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2209 [1/1] (0.00ns)   --->   "%rhs_V_9_3 = sext i12 %B_V_4_3_load to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2209 'sext' 'rhs_V_9_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2210 [3/3] (3.89ns)   --->   "%r_V_9_3 = mul i24 %lhs_V_9_3, %rhs_V_9_3" [ULTRA_HLS/convolution.h:224]   --->   Operation 2210 'mul' 'r_V_9_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2211 [1/1] (0.00ns)   --->   "%A_V_4_load_4_phi = phi i12 [ %A_V_4_4_load_1, %branch4 ], [ %A_V_4_8_load_1, %branch8 ], [ %A_V_4_12_load_1, %branch12 ], [ %A_V_4_16_load_1, %branch16 ], [ %A_V_4_20_load_1, %branch20 ], [ %A_V_4_24_load_1, %branch24 ], [ %A_V_4_28_load_1, %branch28 ], [ %A_V_4_32_load_1, %branch32 ], [ %A_V_4_36_load_1, %branch36 ], [ %A_V_4_40_load_1, %branch40 ], [ %A_V_4_44_load_1, %branch44 ], [ %A_V_4_48_load_1, %branch48 ], [ %A_V_4_52_load_1, %branch52 ], [ %A_V_4_56_load_1, %branch56 ], [ %A_V_4_60_load_1, %branch60 ], [ %A_V_4_64_load_1, %branch64 ], [ %A_V_4_68_load_1, %branch68 ], [ %A_V_4_72_load_1, %branch72 ], [ %A_V_4_76_load_1, %branch76 ], [ %A_V_4_80_load_1, %branch80 ], [ %A_V_4_84_load_1, %branch84 ], [ %A_V_4_88_load_1, %branch88 ], [ %A_V_4_92_load_1, %branch92 ], [ %A_V_4_96_load_1, %branch96 ], [ %A_V_4_100_load_1, %branch100 ], [ %A_V_4_104_load_1, %branch104 ], [ %A_V_4_108_load_1, %branch108 ], [ %A_V_4_112_load_1, %branch112 ], [ %A_V_4_116_load_1, %branch116 ], [ %A_V_4_120_load_1, %branch120 ], [ %A_V_4_124_load_1, %branch124 ], [ %A_V_4_128_load_1, %branch128 ], [ %A_V_4_132_load_1, %branch132 ], [ %A_V_4_136_load_1, %branch136 ], [ %A_V_4_140_load_1, %branch140 ], [ %A_V_4_144_load_1, %branch144 ], [ %A_V_4_148_load_1, %branch148 ], [ %A_V_4_152_load_1, %branch152 ], [ %A_V_4_156_load_1, %branch156 ], [ %A_V_4_160_load_1, %branch160 ], [ %A_V_4_164_load_1, %branch164 ], [ %A_V_4_168_load_1, %branch168 ], [ %A_V_4_172_load_1, %branch172 ], [ %A_V_4_176_load_1, %branch176 ], [ %A_V_4_180_load_1, %branch180 ], [ %A_V_4_184_load_1, %branch184 ], [ %A_V_4_188_load_1, %branch188 ], [ %A_V_4_192_load_1, %branch192 ], [ %A_V_4_196_load_1, %branch196 ], [ %A_V_4_200_load_1, %branch200 ], [ %A_V_4_204_load_1, %branch204 ], [ %A_V_4_208_load_1, %branch208 ], [ %A_V_4_212_load_1, %branch212 ], [ %A_V_4_216_load_1, %branch216 ], [ %A_V_4_220_load_1, %branch220 ], [ %A_V_4_224_load_1, %branch224 ], [ %A_V_4_228_load_1, %branch228 ], [ %A_V_4_232_load_1, %branch232 ], [ %A_V_4_236_load_1, %branch236 ], [ %A_V_4_240_load_1, %branch240 ], [ %A_V_4_244_load_1, %branch244 ], [ %A_V_4_248_load_1, %branch248 ], [ %A_V_4_252_load, %branch252 ]" [ULTRA_HLS/convolution.h:224]   --->   Operation 2211 'phi' 'A_V_4_load_4_phi' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_32 : Operation 2212 [2/2] (3.25ns)   --->   "%B_V_4_4_load = load i12* %B_V_4_4_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2212 'load' 'B_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>

State 33 <SV = 19> <Delay = 4.30>
ST_33 : Operation 2213 [2/3] (3.89ns)   --->   "%r_V_9 = mul i24 %lhs_V_9, %rhs_V_9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2213 'mul' 'r_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2214 [2/3] (3.89ns)   --->   "%r_V_9_1 = mul i24 %lhs_V_9_1, %rhs_V_9_1" [ULTRA_HLS/convolution.h:224]   --->   Operation 2214 'mul' 'r_V_9_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2215 [1/1] (0.00ns)   --->   "%lhs_V_9_2 = sext i12 %A_V_4_load_2_phi to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2215 'sext' 'lhs_V_9_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_33 : Operation 2216 [1/1] (0.00ns)   --->   "%rhs_V_9_2 = sext i12 %B_V_4_2_load to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2216 'sext' 'rhs_V_9_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_33 : Operation 2217 [3/3] (3.89ns)   --->   "%r_V_9_2 = mul i24 %lhs_V_9_2, %rhs_V_9_2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2217 'mul' 'r_V_9_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2218 [2/3] (3.89ns)   --->   "%r_V_9_3 = mul i24 %lhs_V_9_3, %rhs_V_9_3" [ULTRA_HLS/convolution.h:224]   --->   Operation 2218 'mul' 'r_V_9_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2219 [1/1] (0.00ns)   --->   "%lhs_V_9_4 = sext i12 %A_V_4_load_4_phi to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2219 'sext' 'lhs_V_9_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_33 : Operation 2220 [1/2] (3.25ns)   --->   "%B_V_4_4_load = load i12* %B_V_4_4_addr_1, align 2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2220 'load' 'B_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_33 : Operation 2221 [1/1] (0.00ns)   --->   "%rhs_V_9_4 = sext i12 %B_V_4_4_load to i24" [ULTRA_HLS/convolution.h:224]   --->   Operation 2221 'sext' 'rhs_V_9_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_33 : Operation 2222 [3/3] (1.05ns)   --->   "%r_V_9_4 = mul i24 %lhs_V_9_4, %rhs_V_9_4" [ULTRA_HLS/convolution.h:224]   --->   Operation 2222 'mul' 'r_V_9_4' <Predicate = (!exitcond_flatten8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 20> <Delay = 3.89>
ST_34 : Operation 2223 [1/3] (0.00ns)   --->   "%r_V_9 = mul i24 %lhs_V_9, %rhs_V_9" [ULTRA_HLS/convolution.h:224]   --->   Operation 2223 'mul' 'r_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2224 [1/3] (0.00ns)   --->   "%r_V_9_1 = mul i24 %lhs_V_9_1, %rhs_V_9_1" [ULTRA_HLS/convolution.h:224]   --->   Operation 2224 'mul' 'r_V_9_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2225 [2/3] (3.89ns)   --->   "%r_V_9_2 = mul i24 %lhs_V_9_2, %rhs_V_9_2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2225 'mul' 'r_V_9_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2226 [1/3] (0.00ns)   --->   "%r_V_9_3 = mul i24 %lhs_V_9_3, %rhs_V_9_3" [ULTRA_HLS/convolution.h:224]   --->   Operation 2226 'mul' 'r_V_9_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2227 [2/3] (1.05ns)   --->   "%r_V_9_4 = mul i24 %lhs_V_9_4, %rhs_V_9_4" [ULTRA_HLS/convolution.h:224]   --->   Operation 2227 'mul' 'r_V_9_4' <Predicate = (!exitcond_flatten8)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 21> <Delay = 3.02>
ST_35 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_95_cast = sext i24 %r_V_9 to i25" [ULTRA_HLS/convolution.h:224]   --->   Operation 2228 'sext' 'tmp_95_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_35 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_116_1_cast = sext i24 %r_V_9_1 to i25" [ULTRA_HLS/convolution.h:224]   --->   Operation 2229 'sext' 'tmp_116_1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_35 : Operation 2230 [1/3] (0.00ns)   --->   "%r_V_9_2 = mul i24 %lhs_V_9_2, %rhs_V_9_2" [ULTRA_HLS/convolution.h:224]   --->   Operation 2230 'mul' 'r_V_9_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_116_3_cast = sext i24 %r_V_9_3 to i25" [ULTRA_HLS/convolution.h:224]   --->   Operation 2231 'sext' 'tmp_116_3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_35 : Operation 2232 [1/3] (0.00ns)   --->   "%r_V_9_4 = mul i24 %lhs_V_9_4, %rhs_V_9_4" [ULTRA_HLS/convolution.h:224]   --->   Operation 2232 'mul' 'r_V_9_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_116_4_cast = sext i24 %r_V_9_4 to i25" [ULTRA_HLS/convolution.h:224]   --->   Operation 2233 'sext' 'tmp_116_4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_35 : Operation 2234 [1/1] (2.31ns)   --->   "%tmp2 = add i25 %tmp_95_cast, %tmp_116_1_cast" [ULTRA_HLS/convolution.h:224]   --->   Operation 2234 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2235 [1/1] (3.02ns)   --->   "%tmp4 = add i25 %tmp_116_3_cast, %tmp_116_4_cast" [ULTRA_HLS/convolution.h:224]   --->   Operation 2235 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 22> <Delay = 2.34>
ST_36 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_116_2_cast = sext i24 %r_V_9_2 to i25" [ULTRA_HLS/convolution.h:224]   --->   Operation 2236 'sext' 'tmp_116_2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_36 : Operation 2237 [1/1] (2.34ns)   --->   "%tmp3 = add i25 %tmp4, %tmp_116_2_cast" [ULTRA_HLS/convolution.h:224]   --->   Operation 2237 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 2.34>
ST_37 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_84_mid2_cast = zext i5 %tmp_84_mid2 to i64" [ULTRA_HLS/convolution.h:224]   --->   Operation 2238 'zext' 'tmp_84_mid2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_37 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i25 %tmp2 to i26" [ULTRA_HLS/convolution.h:224]   --->   Operation 2239 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_37 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i25 %tmp3 to i26" [ULTRA_HLS/convolution.h:224]   --->   Operation 2240 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_37 : Operation 2241 [1/1] (2.34ns)   --->   "%tmp_96 = add i26 %tmp3_cast, %tmp2_cast" [ULTRA_HLS/convolution.h:224]   --->   Operation 2241 'add' 'tmp_96' <Predicate = (!exitcond_flatten8)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2242 [1/1] (0.00ns)   --->   "%bias_V_6_addr_1 = getelementptr [16 x i12]* @bias_V_6, i64 0, i64 %tmp_84_mid2_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2242 'getelementptr' 'bias_V_6_addr_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 2243 [2/2] (2.32ns)   --->   "%bias_V_6_load = load i12* %bias_V_6_addr_1, align 2" [ULTRA_HLS/convolution.h:226]   --->   Operation 2243 'load' 'bias_V_6_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>

State 38 <SV = 24> <Delay = 3.27>
ST_38 : Operation 2244 [1/1] (0.83ns)   --->   "%p_4_mid2 = select i1 %tmp_107, i28 0, i28 %p_4" [ULTRA_HLS/convolution.h:220]   --->   Operation 2244 'select' 'p_4_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:222]   --->   Operation 2245 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_38 : Operation 2246 [1/1] (0.00ns)   --->   "%p_cast = sext i26 %tmp_96 to i28" [ULTRA_HLS/convolution.h:224]   --->   Operation 2246 'sext' 'p_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_38 : Operation 2247 [1/1] (2.43ns)   --->   "%buf_V_4_4 = add i28 %p_4_mid2, %p_cast" [ULTRA_HLS/convolution.h:224]   --->   Operation 2247 'add' 'buf_V_4_4' <Predicate = (!exitcond_flatten8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2248 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_85)" [ULTRA_HLS/convolution.h:225]   --->   Operation 2248 'specregionend' 'empty_114' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_38 : Operation 2249 [1/2] (2.32ns)   --->   "%bias_V_6_load = load i12* %bias_V_6_addr_1, align 2" [ULTRA_HLS/convolution.h:226]   --->   Operation 2249 'load' 'bias_V_6_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>

State 39 <SV = 25> <Delay = 2.43>
ST_39 : Operation 2250 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i12 %bias_V_6_load to i28" [ULTRA_HLS/convolution.h:226]   --->   Operation 2250 'sext' 'rhs_V_3_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_39 : Operation 2251 [1/1] (2.43ns)   --->   "%r_V = add i28 %rhs_V_3_cast, %buf_V_4_4" [ULTRA_HLS/convolution.h:226]   --->   Operation 2251 'add' 'r_V' <Predicate = (ifzero)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V, i32 27)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2252 'bitselect' 'tmp_109' <Predicate = (ifzero)> <Delay = 0.00>
ST_39 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %r_V, i32 12, i32 27)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2253 'partselect' 'tmp_97' <Predicate = (ifzero)> <Delay = 0.00>

State 40 <SV = 26> <Delay = 2.43>
ST_40 : Operation 2254 [1/1] (2.43ns)   --->   "%p_neg = sub i28 0, %r_V" [ULTRA_HLS/convolution.h:226]   --->   Operation 2254 'sub' 'p_neg' <Predicate = (ifzero & tmp_109)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_neg, i32 12, i32 27)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2255 'partselect' 'tmp_88' <Predicate = (ifzero & tmp_109)> <Delay = 0.00>

State 41 <SV = 27> <Delay = 2.92>
ST_41 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_95 = sext i16 %tmp_88 to i21" [ULTRA_HLS/convolution.h:226]   --->   Operation 2256 'sext' 'tmp_95' <Predicate = (ifzero & tmp_109)> <Delay = 0.00>
ST_41 : Operation 2257 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i21 %tmp_95 to i22" [ULTRA_HLS/convolution.h:226]   --->   Operation 2257 'zext' 'p_lshr_cast' <Predicate = (ifzero & tmp_109)> <Delay = 0.00>
ST_41 : Operation 2258 [1/1] (2.22ns)   --->   "%p_neg_t = sub i22 0, %p_lshr_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2258 'sub' 'p_neg_t' <Predicate = (ifzero & tmp_109)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_98 = sext i16 %tmp_97 to i21" [ULTRA_HLS/convolution.h:226]   --->   Operation 2259 'sext' 'tmp_98' <Predicate = (ifzero & !tmp_109)> <Delay = 0.00>
ST_41 : Operation 2260 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i21 %tmp_98 to i22" [ULTRA_HLS/convolution.h:226]   --->   Operation 2260 'zext' 'p_lshr_f_cast' <Predicate = (ifzero & !tmp_109)> <Delay = 0.00>
ST_41 : Operation 2261 [1/1] (0.70ns)   --->   "%tmp_89 = select i1 %tmp_109, i22 %p_neg_t, i22 %p_lshr_f_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2261 'select' 'tmp_89' <Predicate = (ifzero)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 28> <Delay = 3.89>
ST_42 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i22 %tmp_89 to i33" [ULTRA_HLS/convolution.h:226]   --->   Operation 2262 'sext' 'tmp_98_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_42 : Operation 2263 [1/1] (0.00ns)   --->   "%multiple_V_6_load = load i12* @multiple_V_6, align 2" [ULTRA_HLS/convolution.h:226]   --->   Operation 2263 'load' 'multiple_V_6_load' <Predicate = (ifzero)> <Delay = 0.00>
ST_42 : Operation 2264 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i12 %multiple_V_6_load to i33" [ULTRA_HLS/convolution.h:226]   --->   Operation 2264 'sext' 'rhs_V_8' <Predicate = (ifzero)> <Delay = 0.00>
ST_42 : Operation 2265 [3/3] (3.89ns)   --->   "%r_V_8 = mul i33 %rhs_V_8, %tmp_98_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2265 'mul' 'r_V_8' <Predicate = (ifzero)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 29> <Delay = 3.89>
ST_43 : Operation 2266 [2/3] (3.89ns)   --->   "%r_V_8 = mul i33 %rhs_V_8, %tmp_98_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2266 'mul' 'r_V_8' <Predicate = (ifzero)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 30> <Delay = 0.00>
ST_44 : Operation 2267 [1/3] (0.00ns)   --->   "%r_V_8 = mul i33 %rhs_V_8, %tmp_98_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2267 'mul' 'r_V_8' <Predicate = (ifzero)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_8, i32 32)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2268 'bitselect' 'tmp_110' <Predicate = (ifzero)> <Delay = 0.00>

State 45 <SV = 31> <Delay = 3.95>
ST_45 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_cast = sext i33 %r_V_8 to i67" [ULTRA_HLS/convolution.h:226]   --->   Operation 2269 'sext' 'sext_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_45 : Operation 2270 [6/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2270 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 32> <Delay = 3.95>
ST_46 : Operation 2271 [5/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2271 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 33> <Delay = 3.95>
ST_47 : Operation 2272 [4/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2272 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 34> <Delay = 3.95>
ST_48 : Operation 2273 [3/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2273 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 3.95>
ST_49 : Operation 2274 [2/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2274 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 36> <Delay = 3.95>
ST_50 : Operation 2275 [1/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:226]   --->   Operation 2275 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_112 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2276 'partselect' 'tmp_112' <Predicate = (ifzero)> <Delay = 0.00>

State 51 <SV = 37> <Delay = 3.60>
ST_51 : Operation 2277 [1/1] (3.60ns)   --->   "%neg_mul = sub i67 0, %mul" [ULTRA_HLS/convolution.h:226]   --->   Operation 2277 'sub' 'neg_mul' <Predicate = (ifzero & tmp_110)> <Delay = 3.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 4.00>
ST_52 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_111 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:226]   --->   Operation 2278 'partselect' 'tmp_111' <Predicate = (ifzero & tmp_110)> <Delay = 0.00>
ST_52 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_99 = sext i29 %tmp_111 to i33" [ULTRA_HLS/convolution.h:226]   --->   Operation 2279 'sext' 'tmp_99' <Predicate = (ifzero & tmp_110)> <Delay = 0.00>
ST_52 : Operation 2280 [1/1] (0.00ns)   --->   "%tmp_102 = sext i29 %tmp_112 to i33" [ULTRA_HLS/convolution.h:226]   --->   Operation 2280 'sext' 'tmp_102' <Predicate = (ifzero)> <Delay = 0.00>
ST_52 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_103 = select i1 %tmp_110, i33 %tmp_99, i33 %tmp_102" [ULTRA_HLS/convolution.h:226]   --->   Operation 2281 'select' 'tmp_103' <Predicate = (ifzero & tmp_110)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2282 [1/1] (2.46ns) (out node of the LUT)   --->   "%neg_ti = sub i33 0, %tmp_103" [ULTRA_HLS/convolution.h:226]   --->   Operation 2282 'sub' 'neg_ti' <Predicate = (ifzero & tmp_110)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2283 [1/1] (0.73ns)   --->   "%tmp_90 = select i1 %tmp_110, i33 %neg_ti, i33 %tmp_102" [ULTRA_HLS/convolution.h:226]   --->   Operation 2283 'select' 'tmp_90' <Predicate = (ifzero)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_90, i32 28)" [ULTRA_HLS/config.h:20->ULTRA_HLS/convolution.h:227]   --->   Operation 2284 'bitselect' 'tmp_113' <Predicate = (ifzero)> <Delay = 0.00>
ST_52 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i33 %tmp_90 to i16" [ULTRA_HLS/convolution.h:227]   --->   Operation 2285 'trunc' 'tmp_114' <Predicate = (ifzero)> <Delay = 0.00>
ST_52 : Operation 2286 [1/1] (0.80ns)   --->   "%Outbuf_V = select i1 %tmp_113, i16 0, i16 %tmp_114" [ULTRA_HLS/convolution.h:227]   --->   Operation 2286 'select' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 39> <Delay = 2.18>
ST_53 : Operation 2287 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/convolution.h:228]   --->   Operation 2287 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_53 : Operation 2288 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 2288 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 54 <SV = 12> <Delay = 0.00>
ST_54 : Operation 2289 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_72)" [ULTRA_HLS/convolution.h:232]   --->   Operation 2289 'specregionend' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2290 [1/1] (0.00ns)   --->   "br label %.preheader480" [ULTRA_HLS/convolution.h:203]   --->   Operation 2290 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 8> <Delay = 3.16>
ST_55 : Operation 2291 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i9 [ 0, %0 ], [ %indvar_flatten_next4, %1 ]"   --->   Operation 2291 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2292 [1/1] (0.00ns)   --->   "%ka = phi i4 [ 4, %0 ], [ %tmp_68_mid2_v_v, %1 ]" [ULTRA_HLS/convolution.h:190]   --->   Operation 2292 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2293 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 2293 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2294 [1/1] (0.00ns)   --->   "%kb = phi i4 [ 4, %0 ], [ %kb_mid2, %1 ]" [ULTRA_HLS/convolution.h:186]   --->   Operation 2294 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2295 [1/1] (0.00ns)   --->   "%i12 = phi i5 [ 0, %0 ], [ %i_14, %1 ]"   --->   Operation 2295 'phi' 'i12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2296 [1/1] (1.66ns)   --->   "%exitcond_flatten4 = icmp eq i9 %indvar_flatten4, -112"   --->   Operation 2296 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2297 [1/1] (1.82ns)   --->   "%indvar_flatten_next4 = add i9 %indvar_flatten4, 1"   --->   Operation 2297 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2298 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader482.preheader, label %.preheader485.preheader"   --->   Operation 2298 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2299 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten, 80"   --->   Operation 2299 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str51)" [ULTRA_HLS/convolution.h:187]   --->   Operation 2300 'specregionbegin' 'tmp_71' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 2301 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 %indvar_flatten, 1"   --->   Operation 2301 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2302 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op"   --->   Operation 2302 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 9> <Delay = 5.33>
ST_56 : Operation 2303 [1/1] (1.73ns)   --->   "%ka_1 = add i4 -1, %ka" [ULTRA_HLS/convolution.h:184]   --->   Operation 2303 'add' 'ka_1' <Predicate = (!exitcond_flatten4 & exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2304 [1/1] (1.02ns)   --->   "%kb_mid = select i1 %exitcond_flatten, i4 4, i4 %kb" [ULTRA_HLS/convolution.h:186]   --->   Operation 2304 'select' 'kb_mid' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2305 [1/1] (1.02ns)   --->   "%tmp_68_mid2_v_v = select i1 %exitcond_flatten, i4 %ka_1, i4 %ka" [ULTRA_HLS/convolution.h:190]   --->   Operation 2305 'select' 'tmp_68_mid2_v_v' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_84 = trunc i4 %kb to i3" [ULTRA_HLS/convolution.h:186]   --->   Operation 2306 'trunc' 'tmp_84' <Predicate = (!exitcond_flatten4 & !exitcond_flatten)> <Delay = 0.00>
ST_56 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%kb_t_mid = select i1 %exitcond_flatten, i3 -4, i3 %tmp_84" [ULTRA_HLS/convolution.h:186]   --->   Operation 2307 'select' 'kb_t_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node exitcond8_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [ULTRA_HLS/convolution.h:186]   --->   Operation 2308 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2309 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i12, -16" [ULTRA_HLS/convolution.h:186]   --->   Operation 2309 'icmp' 'exitcond' <Predicate = (!exitcond_flatten4)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2310 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond8_mid = and i1 %exitcond, %not_exitcond_flatten" [ULTRA_HLS/convolution.h:186]   --->   Operation 2310 'and' 'exitcond8_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2311 [1/1] (1.73ns)   --->   "%kb_1 = add i4 -1, %kb_mid" [ULTRA_HLS/convolution.h:185]   --->   Operation 2311 'add' 'kb_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node i14_mid2)   --->   "%tmp_75 = or i1 %exitcond8_mid, %exitcond_flatten" [ULTRA_HLS/convolution.h:186]   --->   Operation 2312 'or' 'tmp_75' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2313 [1/1] (1.21ns) (out node of the LUT)   --->   "%i14_mid2 = select i1 %tmp_75, i5 0, i5 %i12" [ULTRA_HLS/convolution.h:186]   --->   Operation 2313 'select' 'i14_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_86 = trunc i4 %kb_1 to i3" [ULTRA_HLS/convolution.h:185]   --->   Operation 2314 'trunc' 'tmp_86' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_56 : Operation 2315 [1/1] (0.98ns) (out node of the LUT)   --->   "%kb_t_mid2 = select i1 %exitcond8_mid, i3 %tmp_86, i3 %kb_t_mid" [ULTRA_HLS/convolution.h:186]   --->   Operation 2315 'select' 'kb_t_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2316 [1/1] (1.02ns)   --->   "%kb_mid2 = select i1 %exitcond8_mid, i4 %kb_1, i4 %kb_mid" [ULTRA_HLS/convolution.h:186]   --->   Operation 2316 'select' 'kb_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2317 [1/1] (1.78ns)   --->   "%i_14 = add i5 %i14_mid2, 1" [ULTRA_HLS/convolution.h:186]   --->   Operation 2317 'add' 'i_14' <Predicate = (!exitcond_flatten4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 10> <Delay = 4.37>
ST_57 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_68_mid2_cast = sext i4 %tmp_68_mid2_v_v to i8" [ULTRA_HLS/convolution.h:190]   --->   Operation 2318 'sext' 'tmp_68_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2319 [1/1] (2.18ns)   --->   "%tmp_V_85 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:189]   --->   Operation 2319 'read' 'tmp_V_85' <Predicate = (!exitcond_flatten4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_57 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i5 %i14_mid2 to i8" [ULTRA_HLS/convolution.h:186]   --->   Operation 2320 'zext' 'tmp_77_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_76 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i14_mid2, i2 0)" [ULTRA_HLS/convolution.h:186]   --->   Operation 2321 'bitconcatenate' 'tmp_76' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2322 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_76 to i8" [ULTRA_HLS/convolution.h:190]   --->   Operation 2322 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_77 = add i8 %tmp_77_cast, %p_shl_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2323 'add' 'tmp_77' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2324 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_78 = add i8 %tmp_77, %tmp_68_mid2_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2324 'add' 'tmp_78' <Predicate = (!exitcond_flatten4)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i16 %tmp_V_85 to i12" [ULTRA_HLS/convolution.h:190]   --->   Operation 2325 'trunc' 'tmp_87' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2326 [1/1] (1.30ns)   --->   "switch i3 %kb_t_mid2, label %branch1540 [
    i3 0, label %branch1536
    i3 1, label %branch1537
    i3 2, label %branch1538
    i3 3, label %branch1539
  ]" [ULTRA_HLS/convolution.h:190]   --->   Operation 2326 'switch' <Predicate = (!exitcond_flatten4)> <Delay = 1.30>
ST_57 : Operation 2327 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_85)" [ULTRA_HLS/convolution.h:191]   --->   Operation 2327 'write' <Predicate = (!exitcond_flatten4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_57 : Operation 2328 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str51, i32 %tmp_71)" [ULTRA_HLS/convolution.h:192]   --->   Operation 2328 'specregionend' 'empty' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_57 : Operation 2329 [1/1] (0.00ns)   --->   "br label %.preheader484" [ULTRA_HLS/convolution.h:186]   --->   Operation 2329 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 58 <SV = 11> <Delay = 3.25>
ST_58 : Operation 2330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:188]   --->   Operation 2330 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i8 %tmp_78 to i64" [ULTRA_HLS/convolution.h:190]   --->   Operation 2331 'zext' 'tmp_83_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2332 [1/1] (0.00ns)   --->   "%B_V_4_0_addr = getelementptr [80 x i12]* @B_V_4_0, i64 0, i64 %tmp_83_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2332 'getelementptr' 'B_V_4_0_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2333 [1/1] (0.00ns)   --->   "%B_V_4_1_addr = getelementptr [80 x i12]* @B_V_4_1, i64 0, i64 %tmp_83_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2333 'getelementptr' 'B_V_4_1_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2334 [1/1] (0.00ns)   --->   "%B_V_4_2_addr = getelementptr [80 x i12]* @B_V_4_2, i64 0, i64 %tmp_83_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2334 'getelementptr' 'B_V_4_2_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2335 [1/1] (0.00ns)   --->   "%B_V_4_3_addr = getelementptr [80 x i12]* @B_V_4_3, i64 0, i64 %tmp_83_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2335 'getelementptr' 'B_V_4_3_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2336 [1/1] (0.00ns)   --->   "%B_V_4_4_addr = getelementptr [80 x i12]* @B_V_4_4, i64 0, i64 %tmp_83_cast" [ULTRA_HLS/convolution.h:190]   --->   Operation 2336 'getelementptr' 'B_V_4_4_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_58 : Operation 2337 [1/1] (3.25ns)   --->   "store i12 %tmp_87, i12* %B_V_4_3_addr, align 2" [ULTRA_HLS/convolution.h:190]   --->   Operation 2337 'store' <Predicate = (kb_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_58 : Operation 2338 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:190]   --->   Operation 2338 'br' <Predicate = (kb_t_mid2 == 3)> <Delay = 0.00>
ST_58 : Operation 2339 [1/1] (3.25ns)   --->   "store i12 %tmp_87, i12* %B_V_4_2_addr, align 2" [ULTRA_HLS/convolution.h:190]   --->   Operation 2339 'store' <Predicate = (kb_t_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_58 : Operation 2340 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:190]   --->   Operation 2340 'br' <Predicate = (kb_t_mid2 == 2)> <Delay = 0.00>
ST_58 : Operation 2341 [1/1] (3.25ns)   --->   "store i12 %tmp_87, i12* %B_V_4_1_addr, align 2" [ULTRA_HLS/convolution.h:190]   --->   Operation 2341 'store' <Predicate = (kb_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_58 : Operation 2342 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:190]   --->   Operation 2342 'br' <Predicate = (kb_t_mid2 == 1)> <Delay = 0.00>
ST_58 : Operation 2343 [1/1] (3.25ns)   --->   "store i12 %tmp_87, i12* %B_V_4_0_addr, align 2" [ULTRA_HLS/convolution.h:190]   --->   Operation 2343 'store' <Predicate = (kb_t_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_58 : Operation 2344 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:190]   --->   Operation 2344 'br' <Predicate = (kb_t_mid2 == 0)> <Delay = 0.00>
ST_58 : Operation 2345 [1/1] (3.25ns)   --->   "store i12 %tmp_87, i12* %B_V_4_4_addr, align 2" [ULTRA_HLS/convolution.h:190]   --->   Operation 2345 'store' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1 & kb_t_mid2 != 2 & kb_t_mid2 != 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 80> <RAM>
ST_58 : Operation 2346 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:190]   --->   Operation 2346 'br' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1 & kb_t_mid2 != 2 & kb_t_mid2 != 3)> <Delay = 0.00>

State 59 <SV = 9> <Delay = 1.76>
ST_59 : Operation 2347 [1/1] (1.76ns)   --->   "br label %.preheader482" [ULTRA_HLS/convolution.h:193]   --->   Operation 2347 'br' <Predicate = true> <Delay = 1.76>

State 60 <SV = 10> <Delay = 1.78>
ST_60 : Operation 2348 [1/1] (0.00ns)   --->   "%i1 = phi i5 [ %i_13, %2 ], [ 0, %.preheader482.preheader ]"   --->   Operation 2348 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2349 [1/1] (1.36ns)   --->   "%exitcond6 = icmp eq i5 %i1, -16" [ULTRA_HLS/convolution.h:193]   --->   Operation 2349 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2350 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2351 [1/1] (1.78ns)   --->   "%i_13 = add i5 %i1, 1" [ULTRA_HLS/convolution.h:193]   --->   Operation 2351 'add' 'i_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2352 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.loopexit483.loopexit, label %2" [ULTRA_HLS/convolution.h:193]   --->   Operation 2352 'br' <Predicate = true> <Delay = 0.00>

State 61 <SV = 11> <Delay = 4.37>
ST_61 : Operation 2353 [1/1] (2.18ns)   --->   "%tmp_V_84 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:196]   --->   Operation 2353 'read' 'tmp_V_84' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_61 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i16 %tmp_V_84 to i12" [ULTRA_HLS/convolution.h:197]   --->   Operation 2354 'trunc' 'tmp_94' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_61 : Operation 2355 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_84)" [ULTRA_HLS/convolution.h:198]   --->   Operation 2355 'write' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 62 <SV = 12> <Delay = 2.32>
ST_62 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)" [ULTRA_HLS/convolution.h:194]   --->   Operation 2356 'specregionbegin' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_62 : Operation 2357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:195]   --->   Operation 2357 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_62 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_74 = zext i5 %i1 to i64" [ULTRA_HLS/convolution.h:197]   --->   Operation 2358 'zext' 'tmp_74' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_62 : Operation 2359 [1/1] (0.00ns)   --->   "%bias_V_6_addr = getelementptr [16 x i12]* @bias_V_6, i64 0, i64 %tmp_74" [ULTRA_HLS/convolution.h:197]   --->   Operation 2359 'getelementptr' 'bias_V_6_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_62 : Operation 2360 [1/1] (2.32ns)   --->   "store i12 %tmp_94, i12* %bias_V_6_addr, align 2" [ULTRA_HLS/convolution.h:197]   --->   Operation 2360 'store' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 16> <RAM>
ST_62 : Operation 2361 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp)" [ULTRA_HLS/convolution.h:199]   --->   Operation 2361 'specregionend' 'empty_112' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_62 : Operation 2362 [1/1] (0.00ns)   --->   "br label %.preheader482" [ULTRA_HLS/convolution.h:193]   --->   Operation 2362 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 63 <SV = 11> <Delay = 0.00>
ST_63 : Operation 2363 [1/1] (0.00ns)   --->   "br label %.loopexit483"   --->   Operation 2363 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:149) [271]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:151) [272]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:153) [273]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:155) [274]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:157) [275]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:159) [276]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:161) [277]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:163) [278]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:165) [279]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:167) [280]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:169) [281]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:171) [282]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:173) [283]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:175) [284]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/convolution.h:181) [287]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp5', ULTRA_HLS/convolution.h:236) [296]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/convolution.h:236) [298]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/convolution.h:236) [298]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/convolution.h:236) [298]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/convolution.h:236) [298]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/convolution.h:236) [298]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/convolution.h:236) [299]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i5', ULTRA_HLS/convolution.h:237) with incoming values : ('i', ULTRA_HLS/convolution.h:237) [302]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:237) [305]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:241) [311]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:242) [312]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_69', ULTRA_HLS/convolution.h:203) [322]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 4.45ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ULTRA_HLS/convolution.h:207) [332]  (0 ns)
	'icmp' operation ('exitcond7', ULTRA_HLS/convolution.h:207) [338]  (1.66 ns)
	'select' operation ('k_mid2', ULTRA_HLS/convolution.h:207) [339]  (0.968 ns)
	'add' operation ('k', ULTRA_HLS/convolution.h:207) [1374]  (1.82 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:210) [344]  (2.19 ns)

 <State 23>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_4_248_addr', ULTRA_HLS/convolution.h:211) [373]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:211) of variable 'tmp_100', ULTRA_HLS/convolution.h:211 on array 'A_V_4_248' [374]  (2.27 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next8') [1379]  (1.77 ns)

 <State 25>: 3.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten8') [1387]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 26>: 4.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten6', ULTRA_HLS/convolution.h:220) [1399]  (1.55 ns)
	'and' operation ('exitcond_flatten285_s', ULTRA_HLS/convolution.h:220) [1400]  (0.978 ns)
	'or' operation ('tmp_80', ULTRA_HLS/convolution.h:220) [1403]  (0.978 ns)
	'select' operation ('indvar_flatten_next6', ULTRA_HLS/convolution.h:220) [2727]  (1.25 ns)

 <State 27>: 5.72ns
The critical path consists of the following:
	'icmp' operation ('exitcond8', ULTRA_HLS/convolution.h:220) [1397]  (1.13 ns)
	'and' operation ('exitcond1_mid', ULTRA_HLS/convolution.h:220) [1398]  (0 ns)
	'and' operation ('exitcond1_mid1', ULTRA_HLS/convolution.h:220) [1409]  (0.978 ns)
	'or' operation ('tmp_81', ULTRA_HLS/convolution.h:220) [1412]  (0 ns)
	'or' operation ('tmp_107', ULTRA_HLS/convolution.h:220) [1413]  (0.978 ns)
	'select' operation ('ka3_mid2', ULTRA_HLS/convolution.h:220) [1415]  (0.98 ns)
	'add' operation ('ka', ULTRA_HLS/convolution.h:220) [2687]  (1.65 ns)

 <State 28>: 3.56ns
The critical path consists of the following:
	'add' operation ('tmp1', ULTRA_HLS/convolution.h:224) [1424]  (1.65 ns)
	'add' operation ('tmp_91', ULTRA_HLS/convolution.h:224) [1426]  (1.92 ns)

 <State 29>: 3.67ns
The critical path consists of the following:
	'add' operation ('tmp_83', ULTRA_HLS/convolution.h:224) [1421]  (0 ns)
	'add' operation ('tmp_93', ULTRA_HLS/convolution.h:220) [1429]  (3.67 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_4_0_addr_1', ULTRA_HLS/convolution.h:220) [1431]  (0 ns)
	'load' operation ('B_V_4_0_load', ULTRA_HLS/convolution.h:224) on array 'B_V_4_0' [1692]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('B_V_4_0_load', ULTRA_HLS/convolution.h:224) on array 'B_V_4_0' [1692]  (3.25 ns)

 <State 32>: 3.89ns
The critical path consists of the following:
	'phi' operation ('A_V_4_load_0_phi', ULTRA_HLS/convolution.h:224) with incoming values : ('A_V_4_244_load', ULTRA_HLS/convolution.h:224) ('A_V_4_240_load', ULTRA_HLS/convolution.h:224) ('A_V_4_236_load', ULTRA_HLS/convolution.h:224) ('A_V_4_232_load', ULTRA_HLS/convolution.h:224) ('A_V_4_228_load', ULTRA_HLS/convolution.h:224) ('A_V_4_224_load', ULTRA_HLS/convolution.h:224) ('A_V_4_220_load', ULTRA_HLS/convolution.h:224) ('A_V_4_216_load', ULTRA_HLS/convolution.h:224) ('A_V_4_212_load', ULTRA_HLS/convolution.h:224) ('A_V_4_208_load', ULTRA_HLS/convolution.h:224) ('A_V_4_204_load', ULTRA_HLS/convolution.h:224) ('A_V_4_200_load', ULTRA_HLS/convolution.h:224) ('A_V_4_196_load', ULTRA_HLS/convolution.h:224) ('A_V_4_192_load', ULTRA_HLS/convolution.h:224) ('A_V_4_188_load', ULTRA_HLS/convolution.h:224) ('A_V_4_184_load', ULTRA_HLS/convolution.h:224) ('A_V_4_180_load', ULTRA_HLS/convolution.h:224) ('A_V_4_176_load', ULTRA_HLS/convolution.h:224) ('A_V_4_172_load', ULTRA_HLS/convolution.h:224) ('A_V_4_168_load', ULTRA_HLS/convolution.h:224) ('A_V_4_164_load', ULTRA_HLS/convolution.h:224) ('A_V_4_160_load', ULTRA_HLS/convolution.h:224) ('A_V_4_156_load', ULTRA_HLS/convolution.h:224) ('A_V_4_152_load', ULTRA_HLS/convolution.h:224) ('A_V_4_148_load', ULTRA_HLS/convolution.h:224) ('A_V_4_144_load', ULTRA_HLS/convolution.h:224) ('A_V_4_140_load', ULTRA_HLS/convolution.h:224) ('A_V_4_136_load', ULTRA_HLS/convolution.h:224) ('A_V_4_132_load', ULTRA_HLS/convolution.h:224) ('A_V_4_128_load', ULTRA_HLS/convolution.h:224) ('A_V_4_124_load', ULTRA_HLS/convolution.h:224) ('A_V_4_120_load', ULTRA_HLS/convolution.h:224) ('A_V_4_116_load', ULTRA_HLS/convolution.h:224) ('A_V_4_112_load', ULTRA_HLS/convolution.h:224) ('A_V_4_108_load', ULTRA_HLS/convolution.h:224) ('A_V_4_104_load', ULTRA_HLS/convolution.h:224) ('A_V_4_100_load', ULTRA_HLS/convolution.h:224) ('A_V_4_96_load', ULTRA_HLS/convolution.h:224) ('A_V_4_92_load', ULTRA_HLS/convolution.h:224) ('A_V_4_88_load', ULTRA_HLS/convolution.h:224) ('A_V_4_84_load', ULTRA_HLS/convolution.h:224) ('A_V_4_80_load', ULTRA_HLS/convolution.h:224) ('A_V_4_76_load', ULTRA_HLS/convolution.h:224) ('A_V_4_72_load', ULTRA_HLS/convolution.h:224) ('A_V_4_68_load', ULTRA_HLS/convolution.h:224) ('A_V_4_64_load', ULTRA_HLS/convolution.h:224) ('A_V_4_60_load', ULTRA_HLS/convolution.h:224) ('A_V_4_56_load', ULTRA_HLS/convolution.h:224) ('A_V_4_52_load', ULTRA_HLS/convolution.h:224) ('A_V_4_48_load', ULTRA_HLS/convolution.h:224) ('A_V_4_44_load', ULTRA_HLS/convolution.h:224) ('A_V_4_40_load', ULTRA_HLS/convolution.h:224) ('A_V_4_36_load', ULTRA_HLS/convolution.h:224) ('A_V_4_32_load', ULTRA_HLS/convolution.h:224) ('A_V_4_28_load', ULTRA_HLS/convolution.h:224) ('A_V_4_24_load', ULTRA_HLS/convolution.h:224) ('A_V_4_20_load', ULTRA_HLS/convolution.h:224) ('A_V_4_16_load', ULTRA_HLS/convolution.h:224) ('A_V_4_12_load', ULTRA_HLS/convolution.h:224) ('A_V_4_8_load', ULTRA_HLS/convolution.h:224) ('A_V_4_4_load', ULTRA_HLS/convolution.h:224) ('A_V_4_0_load', ULTRA_HLS/convolution.h:224) ('A_V_4_248_load', ULTRA_HLS/convolution.h:224) [1690]  (0 ns)
	'mul' operation ('r_V_9', ULTRA_HLS/convolution.h:224) [1694]  (3.89 ns)

 <State 33>: 4.3ns
The critical path consists of the following:
	'load' operation ('B_V_4_4_load', ULTRA_HLS/convolution.h:224) on array 'B_V_4_4' [2674]  (3.25 ns)
	'mul' operation ('r_V_9_4', ULTRA_HLS/convolution.h:224) [2676]  (1.05 ns)

 <State 34>: 3.89ns
The critical path consists of the following:
	'mul' operation ('r_V_9_2', ULTRA_HLS/convolution.h:224) [2214]  (3.89 ns)

 <State 35>: 3.02ns
The critical path consists of the following:
	'add' operation ('tmp4', ULTRA_HLS/convolution.h:224) [2680]  (3.02 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'add' operation ('tmp3', ULTRA_HLS/convolution.h:224) [2681]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'add' operation ('tmp_96', ULTRA_HLS/convolution.h:224) [2683]  (2.34 ns)

 <State 38>: 3.27ns
The critical path consists of the following:
	'select' operation ('p_4_mid2', ULTRA_HLS/convolution.h:220) [1414]  (0.839 ns)
	'add' operation ('buf_V_4_4', ULTRA_HLS/convolution.h:224) [2685]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	'add' operation ('r.V', ULTRA_HLS/convolution.h:226) [2694]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	'sub' operation ('p_neg', ULTRA_HLS/convolution.h:226) [2696]  (2.43 ns)

 <State 41>: 2.93ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ULTRA_HLS/convolution.h:226) [2700]  (2.23 ns)
	'select' operation ('tmp_89', ULTRA_HLS/convolution.h:226) [2704]  (0.701 ns)

 <State 42>: 3.89ns
The critical path consists of the following:
	'mul' operation ('r_V_8', ULTRA_HLS/convolution.h:226) [2708]  (3.89 ns)

 <State 43>: 3.89ns
The critical path consists of the following:
	'mul' operation ('r_V_8', ULTRA_HLS/convolution.h:226) [2708]  (3.89 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 46>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 47>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 48>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 49>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 50>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:226) [2710]  (3.95 ns)

 <State 51>: 3.61ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ULTRA_HLS/convolution.h:226) [2711]  (3.61 ns)

 <State 52>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_103', ULTRA_HLS/convolution.h:226) [2717]  (0 ns)
	'sub' operation ('neg_ti', ULTRA_HLS/convolution.h:226) [2718]  (2.46 ns)
	'select' operation ('tmp_90', ULTRA_HLS/convolution.h:226) [2719]  (0.733 ns)
	'select' operation ('Outbuf.V', ULTRA_HLS/convolution.h:227) [2722]  (0.805 ns)

 <State 53>: 2.19ns
The critical path consists of the following:
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:228) [2723]  (2.19 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 3.16ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [2745]  (0 ns)
	'add' operation ('indvar_flatten_op') [2803]  (1.92 ns)
	'select' operation ('indvar_flatten_next') [2804]  (1.25 ns)

 <State 56>: 5.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ULTRA_HLS/convolution.h:186) [2760]  (1.36 ns)
	'and' operation ('exitcond8_mid', ULTRA_HLS/convolution.h:186) [2761]  (0.978 ns)
	'or' operation ('tmp_75', ULTRA_HLS/convolution.h:186) [2763]  (0 ns)
	'select' operation ('i14_mid2', ULTRA_HLS/convolution.h:186) [2764]  (1.22 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:186) [2802]  (1.78 ns)

 <State 57>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:189) [2770]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:191) [2800]  (2.19 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_4_1_addr', ULTRA_HLS/convolution.h:190) [2778]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:190) of variable 'tmp_87', ULTRA_HLS/convolution.h:190 on array 'B_V_4_1' [2791]  (3.25 ns)

 <State 59>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:193) [2809]  (1.77 ns)

 <State 60>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:193) [2809]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:193) [2812]  (1.78 ns)

 <State 61>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:196) [2817]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:198) [2822]  (2.19 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_6_addr', ULTRA_HLS/convolution.h:197) [2820]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:197) of variable 'tmp_94', ULTRA_HLS/convolution.h:197 on array 'bias_V_6' [2821]  (2.32 ns)

 <State 63>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
