Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 20 17:11:36 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.382        0.000                      0                   78        0.179        0.000                      0                   78        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.382        0.000                      0                   78        0.179        0.000                      0                   78        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.856ns (20.330%)  route 3.355ns (79.670%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  U_UART/U_BR_Gen/tick_reg_reg/Q
                         net (fo=10, routed)          1.530     7.129    U_UART/U_RxD/w_br_tick
    SLICE_X1Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.253 r  U_UART/U_RxD/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.670     7.923    U_UART/U_RxD/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.124     8.047 r  U_UART/U_RxD/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.677     8.724    U_UART/U_RxD/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.152     8.876 r  U_UART/U_RxD/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.477     9.353    U_UART/U_RxD/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_RxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)       -0.269    14.736    U_UART/U_RxD/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.727%)  route 2.815ns (77.273%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  U_UART/U_BR_Gen/tick_reg_reg/Q
                         net (fo=10, routed)          1.530     7.129    U_UART/U_RxD/w_br_tick
    SLICE_X1Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.253 r  U_UART/U_RxD/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.670     7.923    U_UART/U_RxD/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.124     8.047 r  U_UART/U_RxD/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.615     8.662    U_UART/U_RxD/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.124     8.786 r  U_UART/U_RxD/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.786    U_UART/U_RxD/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X1Y44          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_RxD/CLK
    SLICE_X1Y44          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.029    15.034    U_UART/U_RxD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 U_UART/U_RxD/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/rx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.835ns (29.452%)  route 2.000ns (70.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.638     5.159    U_UART/U_RxD/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_UART/U_RxD/br_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           1.018     6.596    U_UART/U_RxD/sel0__0[6]
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.296     6.892 r  U_UART/U_RxD/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.302     7.195    U_UART/U_RxD/rx_data_reg[7]_i_2_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.120     7.315 r  U_UART/U_RxD/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.680     7.994    U_UART/U_RxD/rx_data_next
    SLICE_X1Y43          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_RxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[4]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.408    14.694    U_UART/U_RxD/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 U_UART/U_RxD/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/rx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.835ns (29.452%)  route 2.000ns (70.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.638     5.159    U_UART/U_RxD/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_UART/U_RxD/br_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           1.018     6.596    U_UART/U_RxD/sel0__0[6]
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.296     6.892 r  U_UART/U_RxD/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.302     7.195    U_UART/U_RxD/rx_data_reg[7]_i_2_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.120     7.315 r  U_UART/U_RxD/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.680     7.994    U_UART/U_RxD/rx_data_next
    SLICE_X1Y43          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_RxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[5]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.408    14.694    U_UART/U_RxD/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.994ns (33.542%)  route 1.969ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.960     6.637    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.148     6.785 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.675     7.459    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.328     7.787 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.334     8.122    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.893    U_UART/U_TxD/data_tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_RxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_RxD/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.127     1.746    U_UART/U_RxD/state_1[1]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_UART/U_RxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_UART/U_RxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_RxD/CLK
    SLICE_X2Y43          FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.612    U_UART/U_RxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    U_UART/U_BR_Gen/CLK
    SLICE_X4Y57          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_BR_Gen/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.120     1.734    U_UART/U_BR_Gen/counter_reg[7]
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  U_UART/U_BR_Gen/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_UART/U_BR_Gen/counter_next[0]
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.988    U_UART/U_BR_Gen/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[0]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.091     1.577    U_UART/U_BR_Gen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    U_UART/U_BR_Gen/CLK
    SLICE_X4Y57          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_BR_Gen/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.121     1.735    U_UART/U_BR_Gen/counter_reg[7]
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  U_UART/U_BR_Gen/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_UART/U_BR_Gen/tick_next
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.988    U_UART/U_BR_Gen/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.092     1.578    U_UART/U_BR_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.419%)  route 0.162ns (46.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_RxD/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_RxD/rx_data_reg_reg[6]/Q
                         net (fo=3, routed)           0.162     1.780    U_UART/U_TxD/Q[6]
    SLICE_X1Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  U_UART/U_TxD/data_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_UART/U_TxD/data_tmp_next[6]
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_TxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107     1.597    U_UART/U_TxD/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    U_UART/U_BR_Gen/CLK
    SLICE_X5Y58          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_UART/U_BR_Gen/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.098     1.699    U_UART/U_BR_Gen/counter_reg[3]
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.099     1.798 r  U_UART/U_BR_Gen/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_UART/U_BR_Gen/counter_next[4]
    SLICE_X5Y58          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.988    U_UART/U_BR_Gen/CLK
    SLICE_X5Y58          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.092     1.565    U_UART/U_BR_Gen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.942%)  route 0.146ns (44.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_TxD/CLK
    SLICE_X3Y42          FDCE                                         r  U_UART/U_TxD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_TxD/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.146     1.765    U_UART/U_TxD/state[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  U_UART/U_TxD/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_UART/U_TxD/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  U_UART/U_TxD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_TxD/CLK
    SLICE_X3Y42          FDCE                                         r  U_UART/U_TxD/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.091     1.568    U_UART/U_TxD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_RxD/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  U_UART/U_RxD/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.107     1.713    U_UART/U_RxD/sel0__0[4]
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  U_UART/U_RxD/br_cnt_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    U_UART/U_RxD/br_cnt_reg[2]_i_1__0_n_0
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_RxD/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.092     1.570    U_UART/U_RxD/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.571%)  route 0.177ns (48.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_TxD/CLK
    SLICE_X3Y42          FDCE                                         r  U_UART/U_TxD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_TxD/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.177     1.796    U_UART/U_TxD/state[0]
    SLICE_X3Y41          LUT5 (Prop_lut5_I3_O)        0.048     1.844 r  U_UART/U_TxD/br_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_UART/U_TxD/br_cnt_next[2]
    SLICE_X3Y41          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_TxD/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.107     1.600    U_UART/U_TxD/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_TxD/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_TxD/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.154     1.772    U_UART/U_TxD/br_cnt_reg[1]
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  U_UART/U_TxD/br_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.817    U_UART/U_TxD/br_cnt_next[3]
    SLICE_X3Y41          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_TxD/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.092     1.569    U_UART/U_TxD/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.175     1.816    U_UART/U_TxD/sel0[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.043     1.859 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000     1.859    U_UART/U_TxD/data_bit_cnt_next[2]
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_TxD/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.131     1.608    U_UART/U_TxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    U_LEDController/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    U_LEDController/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    U_LEDController/out_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    U_LEDController/out_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    U_LEDController/out_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57    U_UART/U_BR_Gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    U_UART/U_BR_Gen/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_UART/U_BR_Gen/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    U_UART/U_BR_Gen/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    U_UART/U_BR_Gen/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BR_Gen/counter_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BR_Gen/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BR_Gen/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    U_UART/U_RxD/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_UART/U_RxD/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/br_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/br_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/br_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/br_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_RxD/data_bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_UART/U_RxD/rx_data_reg_reg[4]/C



