============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:16:15 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs444/A                                      +0     115   
  drc_bufs444/Y     BUFX2             3 16.6   22   +48     162 F 
  g344/A                                             +0     162   
  g344/YC           HAX1              1  3.4   20   +54     217 F 
  g340/B                                             +0     217   
  g340/YC           HAX1              1  3.4   20   +50     267 F 
  g336/B                                             +0     267   
  g336/YC           HAX1              1  3.4   20   +50     317 F 
  g332/B                                             +0     317   
  g332/YC           HAX1              1  3.4   20   +50     368 F 
  g328/B                                             +0     368   
  g328/YC           HAX1              1  3.4   20   +50     418 F 
  g324/B                                             +0     418   
  g324/YC           HAX1              1  3.4   20   +50     468 F 
  g320/B                                             +0     468   
  g320/YC           HAX1              1  3.4   20   +50     518 F 
  g316/B                                             +0     518   
  g316/YC           HAX1              1  3.4   20   +50     568 F 
  g312/B                                             +0     568   
  g312/YC           HAX1              1  3.4   20   +50     618 F 
  g308/B                                             +0     618   
  g308/YC           HAX1              1  3.4   20   +50     669 F 
  g304/B                                             +0     669   
  g304/YC           HAX1              1  3.4   20   +50     719 F 
  g300/B                                             +0     719   
  g300/YC           HAX1              1  3.4   20   +50     769 F 
  g296/B                                             +0     769   
  g296/YC           HAX1              1  3.4   20   +50     819 F 
  g292/B                                             +0     819   
  g292/YC           HAX1              1  1.8   15   +47     866 F 
  g3/B                                               +0     866   
  g3/Y              AND2X1            1  5.0   25   +50     916 F 
  g474/A                                             +0     916   
  g474/Y            XOR2X1            1  2.0   42   +34     950 R 
  out_reg[15]/D     DFFSR                            +0     950   
  out_reg[15]/CLK   setup                       0   +84    1034 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3916ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[15]/D

path   2:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs444/A                                      +0     115   
  drc_bufs444/Y     BUFX2             3 16.6   22   +48     162 F 
  g344/A                                             +0     162   
  g344/YC           HAX1              1  3.4   20   +54     217 F 
  g340/B                                             +0     217   
  g340/YC           HAX1              1  3.4   20   +50     267 F 
  g336/B                                             +0     267   
  g336/YC           HAX1              1  3.4   20   +50     317 F 
  g332/B                                             +0     317   
  g332/YC           HAX1              1  3.4   20   +50     368 F 
  g328/B                                             +0     368   
  g328/YC           HAX1              1  3.4   20   +50     418 F 
  g324/B                                             +0     418   
  g324/YC           HAX1              1  3.4   20   +50     468 F 
  g320/B                                             +0     468   
  g320/YC           HAX1              1  3.4   20   +50     518 F 
  g316/B                                             +0     518   
  g316/YC           HAX1              1  3.4   20   +50     568 F 
  g312/B                                             +0     568   
  g312/YC           HAX1              1  3.4   20   +50     618 F 
  g308/B                                             +0     618   
  g308/YC           HAX1              1  3.4   20   +50     669 F 
  g304/B                                             +0     669   
  g304/YC           HAX1              1  3.4   20   +50     719 F 
  g300/B                                             +0     719   
  g300/YC           HAX1              1  3.4   20   +50     769 F 
  g296/B                                             +0     769   
  g296/YC           HAX1              1  3.4   20   +50     819 F 
  g292/B                                             +0     819   
  g292/YS           HAX1              1  2.8   18   +51     870 R 
  g289/A                                             +0     870   
  g289/Y            MUX2X1            1  1.5   42   +22     892 F 
  g288/A                                             +0     892   
  g288/Y            INVX1             1  2.0    0   +11     904 R 
  out_reg[14]/D     DFFSR                            +0     904   
  out_reg[14]/CLK   setup                       0   +70     974 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3976ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[14]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g342/S                                                +0     781   
  g342/Y               MUX2X1            1  1.5   42   +87     868 F 
  g341/A                                                +0     868   
  g341/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[1]/D         DFFSR                            +0     880   
  out_reg[1]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g338/S                                                +0     781   
  g338/Y               MUX2X1            1  1.5   42   +87     868 F 
  g337/A                                                +0     868   
  g337/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[2]/D         DFFSR                            +0     880   
  out_reg[2]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g334/S                                                +0     781   
  g334/Y               MUX2X1            1  1.5   42   +87     868 F 
  g333/A                                                +0     868   
  g333/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[3]/D         DFFSR                            +0     880   
  out_reg[3]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g330/S                                                +0     781   
  g330/Y               MUX2X1            1  1.5   42   +87     868 F 
  g329/A                                                +0     868   
  g329/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[4]/D         DFFSR                            +0     880   
  out_reg[4]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g326/S                                                +0     781   
  g326/Y               MUX2X1            1  1.5   42   +87     868 F 
  g325/A                                                +0     868   
  g325/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[5]/D         DFFSR                            +0     880   
  out_reg[5]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g322/S                                                +0     781   
  g322/Y               MUX2X1            1  1.5   42   +87     868 F 
  g321/A                                                +0     868   
  g321/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[6]/D         DFFSR                            +0     880   
  out_reg[6]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g318/S                                                +0     781   
  g318/Y               MUX2X1            1  1.5   42   +87     868 F 
  g317/A                                                +0     868   
  g317/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[7]/D         DFFSR                            +0     880   
  out_reg[7]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs157/A                                     +0     109   
      drc_bufs157/Y    BUFX2             6 13.7   33   +51     159 R 
    ctr4/out[1] 
    comp4_a/b[1] 
      comp1/b 
        g28/A                                           +0     159   
        g28/Y          INVX1             1  3.4   14   +24     184 F 
        g27/B                                           +0     184   
        g27/YS         HAX1              1  2.7   18   +50     234 R 
      comp1/equal 
      g74/B                                             +0     234   
      g74/Y            AOI21X1           1  1.5   15   +25     259 F 
      drc_bufs76/A                                      +0     259   
      drc_bufs76/Y     BUFX2             1  1.5    2   +33     292 F 
      g73/A                                             +0     292   
      g73/Y            INVX1             1  2.7    0    -0     291 R 
      g72/B                                             +0     291   
      g72/Y            AOI21X1           1  1.5   16   +21     312 F 
      drc_bufs/A                                        +0     312   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     346 F 
      g71/B                                             +0     346   
      g71/Y            OAI21X1           2  4.8   54   +46     393 R 
    comp4_a/a_gt_b 
  prg_ab/sn_out_a 
  g70/B                                                 +0     393   
  g70/Y                NAND2X1           1  1.5   16   +24     416 F 
  drc_bufs72/A                                          +0     416   
  drc_bufs72/Y         BUFX2             1  2.6    4   +34     451 F 
  g67/A                                                 +0     451   
  g67/Y                OAI21X1           1  2.8   46   +42     493 R 
prg_c/sn_out 
g30/B                                                   +0     493   
g30/Y                  NAND3X1           1  1.5   14   +20     514 F 
drc_bufs/A                                              +0     514   
drc_bufs/Y             BUFX2             1  1.5    1   +33     546 F 
g29/A                                                   +0     546   
g29/Y                  INVX1             1  2.3    0    -2     545 R 
g28/B                                                   +0     545   
g28/Y                  AND2X1           16 65.1  334  +237     781 R 
stoch2bin_out/en 
  g314/S                                                +0     781   
  g314/Y               MUX2X1            1  1.5   42   +87     868 F 
  g313/A                                                +0     868   
  g313/Y               INVX1             1  2.0    0   +11     880 R 
  out_reg[8]/D         DFFSR                            +0     880   
  out_reg[8]/CLK       setup                       0   +70     950 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4000ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D
