[View]
Entity=
Architecture=
TopLevelType=
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_dval_gen.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_hw_driver.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_intf.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\compil_scd_proxy2.do]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\proxy_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_bridge.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_clocks.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_io_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_line_mux.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_prog_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_real_data.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy2\HDL\scd_proxy2_serial_com.vhd]
Enabled=1
[file:.\src\TestBench\bb1920D_intf_testbench_pkg.vhd]
Enabled=1
[file:.\src\TestBench\bb1920D_intf_testbench_TB.vhd]
Enabled=1
[file:.\src\TestBench\bb1920D_intf_testbench_TB_runtest.do]
Enabled=1
[file:.\src\bb1920_intf_testbench.bde]
Enabled=1
[file:.\compile\scd_proxy2_dval_gen.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\scd_proxy2_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\scd_proxy2_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\scd_proxy2_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\sim_data_gen.bde]
Enabled=1
[file:.\compile\sim_data_gen.vhd]
Generated=TRUE
Enabled=1
