verilog xil_defaultlib --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
