{"vcs1":{"timestamp_begin":1728733353.630928951, "rt":1.73, "ut":0.73, "st":0.27}}
{"vcselab":{"timestamp_begin":1728733355.432519970, "rt":1.59, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1728733357.096212463, "rt":0.27, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728733353.065771053}
{"VCS_COMP_START_TIME": 1728733353.065771053}
{"VCS_COMP_END_TIME": 1728733358.861929212}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332432}}
{"stitch_vcselab": {"peak_mem": 231556}}
