// Seed: 2575332649
module module_0;
  reg id_0;
  assign id_0 = id_0;
  assign id_0 = id_0;
  initial begin
    id_0 <= 1;
  end
  logic id_1;
endmodule
