{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554245305186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554245305186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 18:48:24 2019 " "Processing started: Tue Apr 02 18:48:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554245305186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1554245305186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy " "Command: quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1554245305186 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554245306061 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554245306061 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554245306061 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1554245306061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lil_procy.sdc " "Synopsys Design Constraints File file not found: 'lil_procy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1554245306061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1554245306077 "|lil_procy|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554245306092 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1554245306092 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:inst16\|altpll:altpll_component\|_clk0 " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 846 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1554245306862 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 96 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 96 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2301 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2297 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 6261 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\] " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|altsyncram_lvh2:altsyncram1\|altsyncram_djc2:altsyncram3\|address_reg_b\[0\]\"" {  } { { "db/altsyncram_djc2.tdf" "" { Text "U:/ENGN1640/lil_procy/db/altsyncram_djc2.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 6257 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector0~16 " "Node  \"control:inst8\|Selector0~16\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4480 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[3\] " "Node  \"pc:inst5\|pc\[3\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[5\] " "Node  \"pc:inst5\|pc\[5\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[2\] " "Node  \"pc:inst5\|pc\[2\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector2~9 " "Node  \"control:inst8\|Selector2~9\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4451 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[4\] " "Node  \"pc:inst5\|pc\[4\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|regs~2404 " "Node  \"registers:inst6\|regs~2404\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3966 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|always0~1 " "Node  \"registers:inst6\|always0~1\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3929 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|wb_sel\[0\]~2 " "Node  \"control:inst8\|wb_sel\[0\]~2\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3923 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Decoder3~4 " "Node  \"control:inst8\|Decoder3~4\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2370 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux19~0 " "Node  \"instruction_mem:inst\|Mux19~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[4\]~7 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[4\]~7\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3983 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux7~0 " "Node  \"instruction_mem:inst\|Mux7~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux11~1 " "Node  \"instruction_mem:inst\|Mux11~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2341 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|regs~2415 " "Node  \"registers:inst6\|regs~2415\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3977 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[29\]~25 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[29\]~25\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4231 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux7~1 " "Node  \"instruction_mem:inst\|Mux7~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2371 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|regs~2400 " "Node  \"registers:inst6\|regs~2400\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3962 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[0\]~1 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[0\]~1\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3926 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " alu:inst13\|Mux31~0 " "Node  \"alu:inst13\|Mux31~0\"" {  } { { "alu.v" "" { Text "U:/ENGN1640/lil_procy/alu.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2369 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux12~1 " "Node  \"instruction_mem:inst\|Mux12~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2386 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux10~1 " "Node  \"instruction_mem:inst\|Mux10~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2338 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|regs~2397 " "Node  \"registers:inst6\|regs~2397\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3959 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|regs~2395 " "Node  \"registers:inst6\|regs~2395\"" {  } { { "registers.v" "" { Text "U:/ENGN1640/lil_procy/registers.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3957 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306862 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1554245306862 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1554245306862 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 6257 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux12~1 " "Node  \"instruction_mem:inst\|Mux12~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2386 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux13~1 " "Node  \"instruction_mem:inst\|Mux13~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2560 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~0 " "Node  \"instruction_mem:inst\|Mux15~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2582 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux8~1 " "Node  \"instruction_mem:inst\|Mux8~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2345 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux11~1 " "Node  \"instruction_mem:inst\|Mux11~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2341 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux10~1 " "Node  \"instruction_mem:inst\|Mux10~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2338 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux9~1 " "Node  \"instruction_mem:inst\|Mux9~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2349 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux16~1 " "Node  \"instruction_mem:inst\|Mux16~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2605 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 6261 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|WideOr3 " "Node  \"control:inst8\|WideOr3\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[4\] " "Node  \"pc:inst5\|pc\[4\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[2\] " "Node  \"pc:inst5\|pc\[2\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector2~9 " "Node  \"control:inst8\|Selector2~9\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4451 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|wb_sel\[0\]~2 " "Node  \"control:inst8\|wb_sel\[0\]~2\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3923 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|wb_sel\[1\]~3 " "Node  \"control:inst8\|wb_sel\[1\]~3\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 3925 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux0~1 " "Node  \"instruction_mem:inst\|Mux0~1\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[3\] " "Node  \"pc:inst5\|pc\[3\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[5\] " "Node  \"pc:inst5\|pc\[5\]\"" {  } { { "pc.v" "" { Text "U:/ENGN1640/lil_procy/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Decoder3~4 " "Node  \"control:inst8\|Decoder3~4\"" {  } { { "control.v" "" { Text "U:/ENGN1640/lil_procy/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2370 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux19~0 " "Node  \"instruction_mem:inst\|Mux19~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[19\]~145 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[19\]~145\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4449 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux7~0 " "Node  \"instruction_mem:inst\|Mux7~0\"" {  } { { "instruction_mem.v" "" { Text "U:/ENGN1640/lil_procy/instruction_mem.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2297 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[23\]~37 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[23\]~37\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[22\]~39 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[22\]~39\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\"" {  } { { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 2301 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[21\]~41 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[21\]~41\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4295 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[8\]~49 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[8\]~49\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/ENGN1640/lil_procy/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/ENGN1640/lil_procy/" { { 0 { 0 ""} 0 4327 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554245306878 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1554245306878 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1554245306878 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "146 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 146 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1554245306878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554245307186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 18:48:27 2019 " "Processing ended: Tue Apr 02 18:48:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554245307186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554245307186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554245307186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1554245307186 ""}
