{
  "module_name": "mt6397-regulator.c",
  "hash_id": "e465600d36d5814bdc862ab665ea8e5f419099d34e811f1dedc1916342757df4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/regulator/mt6397-regulator.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/mfd/mt6397/core.h>\n#include <linux/mfd/mt6397/registers.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n#include <linux/regulator/mt6397-regulator.h>\n#include <linux/regulator/of_regulator.h>\n#include <dt-bindings/regulator/mediatek,mt6397-regulator.h>\n\n \nstruct mt6397_regulator_info {\n\tstruct regulator_desc desc;\n\tu32 qi;\n\tu32 vselon_reg;\n\tu32 vselctrl_reg;\n\tu32 vselctrl_mask;\n\tu32 modeset_reg;\n\tu32 modeset_mask;\n};\n\n#define MT6397_BUCK(match, vreg, min, max, step, volt_ranges, enreg,\t\\\n\t\tvosel, vosel_mask, voselon, vosel_ctrl, _modeset_reg,\t\\\n\t\t_modeset_shift)\t\t\t\t\t\\\n[MT6397_ID_##vreg] = {\t\t\t\t\t\t\t\\\n\t.desc = {\t\t\t\t\t\t\t\\\n\t\t.name = #vreg,\t\t\t\t\t\t\\\n\t\t.of_match = of_match_ptr(match),\t\t\t\\\n\t\t.ops = &mt6397_volt_range_ops,\t\t\t\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\t\t\t\\\n\t\t.id = MT6397_ID_##vreg,\t\t\t\t\t\\\n\t\t.owner = THIS_MODULE,\t\t\t\t\t\\\n\t\t.n_voltages = (max - min)/step + 1,\t\t\t\\\n\t\t.linear_ranges = volt_ranges,\t\t\t\t\\\n\t\t.n_linear_ranges = ARRAY_SIZE(volt_ranges),\t\t\\\n\t\t.vsel_reg = vosel,\t\t\t\t\t\\\n\t\t.vsel_mask = vosel_mask,\t\t\t\t\\\n\t\t.enable_reg = enreg,\t\t\t\t\t\\\n\t\t.enable_mask = BIT(0),\t\t\t\t\t\\\n\t\t.of_map_mode = mt6397_map_mode,\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.qi = BIT(13),\t\t\t\t\t\t\t\\\n\t.vselon_reg = voselon,\t\t\t\t\t\t\\\n\t.vselctrl_reg = vosel_ctrl,\t\t\t\t\t\\\n\t.vselctrl_mask = BIT(1),\t\t\t\t\t\\\n\t.modeset_reg = _modeset_reg,\t\t\t\t\t\\\n\t.modeset_mask = BIT(_modeset_shift),\t\t\t\t\\\n}\n\n#define MT6397_LDO(match, vreg, ldo_volt_table, enreg, enbit, vosel,\t\\\n\t\tvosel_mask)\t\t\t\t\t\t\\\n[MT6397_ID_##vreg] = {\t\t\t\t\t\t\t\\\n\t.desc = {\t\t\t\t\t\t\t\\\n\t\t.name = #vreg,\t\t\t\t\t\t\\\n\t\t.of_match = of_match_ptr(match),\t\t\t\\\n\t\t.ops = &mt6397_volt_table_ops,\t\t\t\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\t\t\t\\\n\t\t.id = MT6397_ID_##vreg,\t\t\t\t\t\\\n\t\t.owner = THIS_MODULE,\t\t\t\t\t\\\n\t\t.n_voltages = ARRAY_SIZE(ldo_volt_table),\t\t\\\n\t\t.volt_table = ldo_volt_table,\t\t\t\t\\\n\t\t.vsel_reg = vosel,\t\t\t\t\t\\\n\t\t.vsel_mask = vosel_mask,\t\t\t\t\\\n\t\t.enable_reg = enreg,\t\t\t\t\t\\\n\t\t.enable_mask = BIT(enbit),\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.qi = BIT(15),\t\t\t\t\t\t\t\\\n}\n\n#define MT6397_REG_FIXED(match, vreg, enreg, enbit, volt)\t\t\\\n[MT6397_ID_##vreg] = {\t\t\t\t\t\t\t\\\n\t.desc = {\t\t\t\t\t\t\t\\\n\t\t.name = #vreg,\t\t\t\t\t\t\\\n\t\t.of_match = of_match_ptr(match),\t\t\t\\\n\t\t.ops = &mt6397_volt_fixed_ops,\t\t\t\t\\\n\t\t.type = REGULATOR_VOLTAGE,\t\t\t\t\\\n\t\t.id = MT6397_ID_##vreg,\t\t\t\t\t\\\n\t\t.owner = THIS_MODULE,\t\t\t\t\t\\\n\t\t.n_voltages = 1,\t\t\t\t\t\\\n\t\t.enable_reg = enreg,\t\t\t\t\t\\\n\t\t.enable_mask = BIT(enbit),\t\t\t\t\\\n\t\t.min_uV = volt,\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.qi = BIT(15),\t\t\t\t\t\t\t\\\n}\n\nstatic const struct linear_range buck_volt_range1[] = {\n\tREGULATOR_LINEAR_RANGE(700000, 0, 0x7f, 6250),\n};\n\nstatic const struct linear_range buck_volt_range2[] = {\n\tREGULATOR_LINEAR_RANGE(800000, 0, 0x7f, 6250),\n};\n\nstatic const struct linear_range buck_volt_range3[] = {\n\tREGULATOR_LINEAR_RANGE(1500000, 0, 0x1f, 20000),\n};\n\nstatic const unsigned int ldo_volt_table1[] = {\n\t1500000, 1800000, 2500000, 2800000,\n};\n\nstatic const unsigned int ldo_volt_table2[] = {\n\t1800000, 3300000,\n};\n\nstatic const unsigned int ldo_volt_table3[] = {\n\t3000000, 3300000,\n};\n\nstatic const unsigned int ldo_volt_table4[] = {\n\t1220000, 1300000, 1500000, 1800000, 2500000, 2800000, 3000000, 3300000,\n};\n\nstatic const unsigned int ldo_volt_table5[] = {\n\t1200000, 1300000, 1500000, 1800000, 2500000, 2800000, 3000000, 3300000,\n};\n\nstatic const unsigned int ldo_volt_table5_v2[] = {\n\t1200000, 1000000, 1500000, 1800000, 2500000, 2800000, 3000000, 3300000,\n};\n\nstatic const unsigned int ldo_volt_table6[] = {\n\t1200000, 1300000, 1500000, 1800000, 2500000, 2800000, 3000000, 2000000,\n};\n\nstatic const unsigned int ldo_volt_table7[] = {\n\t1300000, 1500000, 1800000, 2000000, 2500000, 2800000, 3000000, 3300000,\n};\n\nstatic unsigned int mt6397_map_mode(unsigned int mode)\n{\n\tswitch (mode) {\n\tcase MT6397_BUCK_MODE_AUTO:\n\t\treturn REGULATOR_MODE_NORMAL;\n\tcase MT6397_BUCK_MODE_FORCE_PWM:\n\t\treturn REGULATOR_MODE_FAST;\n\tdefault:\n\t\treturn REGULATOR_MODE_INVALID;\n\t}\n}\n\nstatic int mt6397_regulator_set_mode(struct regulator_dev *rdev,\n\t\t\t\t     unsigned int mode)\n{\n\tstruct mt6397_regulator_info *info = rdev_get_drvdata(rdev);\n\tint ret, val;\n\n\tswitch (mode) {\n\tcase REGULATOR_MODE_FAST:\n\t\tval = MT6397_BUCK_MODE_FORCE_PWM;\n\t\tbreak;\n\tcase REGULATOR_MODE_NORMAL:\n\t\tval = MT6397_BUCK_MODE_AUTO;\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tgoto err_mode;\n\t}\n\n\tdev_dbg(&rdev->dev, \"mt6397 buck set_mode %#x, %#x, %#x\\n\",\n\t\tinfo->modeset_reg, info->modeset_mask, val);\n\n\tval <<= ffs(info->modeset_mask) - 1;\n\n\tret = regmap_update_bits(rdev->regmap, info->modeset_reg,\n\t\t\t\t info->modeset_mask, val);\nerr_mode:\n\tif (ret != 0) {\n\t\tdev_err(&rdev->dev,\n\t\t\t\"Failed to set mt6397 buck mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic unsigned int mt6397_regulator_get_mode(struct regulator_dev *rdev)\n{\n\tstruct mt6397_regulator_info *info = rdev_get_drvdata(rdev);\n\tint ret, regval;\n\n\tret = regmap_read(rdev->regmap, info->modeset_reg, &regval);\n\tif (ret != 0) {\n\t\tdev_err(&rdev->dev,\n\t\t\t\"Failed to get mt6397 buck mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tregval &= info->modeset_mask;\n\tregval >>= ffs(info->modeset_mask) - 1;\n\n\tswitch (regval) {\n\tcase MT6397_BUCK_MODE_AUTO:\n\t\treturn REGULATOR_MODE_NORMAL;\n\tcase MT6397_BUCK_MODE_FORCE_PWM:\n\t\treturn REGULATOR_MODE_FAST;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic int mt6397_get_status(struct regulator_dev *rdev)\n{\n\tint ret;\n\tu32 regval;\n\tstruct mt6397_regulator_info *info = rdev_get_drvdata(rdev);\n\n\tret = regmap_read(rdev->regmap, info->desc.enable_reg, &regval);\n\tif (ret != 0) {\n\t\tdev_err(&rdev->dev, \"Failed to get enable reg: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn (regval & info->qi) ? REGULATOR_STATUS_ON : REGULATOR_STATUS_OFF;\n}\n\nstatic const struct regulator_ops mt6397_volt_range_ops = {\n\t.list_voltage = regulator_list_voltage_linear_range,\n\t.map_voltage = regulator_map_voltage_linear_range,\n\t.set_voltage_sel = regulator_set_voltage_sel_regmap,\n\t.get_voltage_sel = regulator_get_voltage_sel_regmap,\n\t.set_voltage_time_sel = regulator_set_voltage_time_sel,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6397_get_status,\n\t.set_mode = mt6397_regulator_set_mode,\n\t.get_mode = mt6397_regulator_get_mode,\n};\n\nstatic const struct regulator_ops mt6397_volt_table_ops = {\n\t.list_voltage = regulator_list_voltage_table,\n\t.map_voltage = regulator_map_voltage_iterate,\n\t.set_voltage_sel = regulator_set_voltage_sel_regmap,\n\t.get_voltage_sel = regulator_get_voltage_sel_regmap,\n\t.set_voltage_time_sel = regulator_set_voltage_time_sel,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6397_get_status,\n};\n\nstatic const struct regulator_ops mt6397_volt_fixed_ops = {\n\t.list_voltage = regulator_list_voltage_linear,\n\t.enable = regulator_enable_regmap,\n\t.disable = regulator_disable_regmap,\n\t.is_enabled = regulator_is_enabled_regmap,\n\t.get_status = mt6397_get_status,\n};\n\n \nstatic struct mt6397_regulator_info mt6397_regulators[] = {\n\tMT6397_BUCK(\"buck_vpca15\", VPCA15, 700000, 1493750, 6250,\n\t\tbuck_volt_range1, MT6397_VCA15_CON7, MT6397_VCA15_CON9, 0x7f,\n\t\tMT6397_VCA15_CON10, MT6397_VCA15_CON5, MT6397_VCA15_CON2, 11),\n\tMT6397_BUCK(\"buck_vpca7\", VPCA7, 700000, 1493750, 6250,\n\t\tbuck_volt_range1, MT6397_VPCA7_CON7, MT6397_VPCA7_CON9, 0x7f,\n\t\tMT6397_VPCA7_CON10, MT6397_VPCA7_CON5, MT6397_VPCA7_CON2, 8),\n\tMT6397_BUCK(\"buck_vsramca15\", VSRAMCA15, 700000, 1493750, 6250,\n\t\tbuck_volt_range1, MT6397_VSRMCA15_CON7, MT6397_VSRMCA15_CON9,\n\t\t0x7f, MT6397_VSRMCA15_CON10, MT6397_VSRMCA15_CON5,\n\t\tMT6397_VSRMCA15_CON2, 8),\n\tMT6397_BUCK(\"buck_vsramca7\", VSRAMCA7, 700000, 1493750, 6250,\n\t\tbuck_volt_range1, MT6397_VSRMCA7_CON7, MT6397_VSRMCA7_CON9,\n\t\t0x7f, MT6397_VSRMCA7_CON10, MT6397_VSRMCA7_CON5,\n\t\tMT6397_VSRMCA7_CON2, 8),\n\tMT6397_BUCK(\"buck_vcore\", VCORE, 700000, 1493750, 6250,\n\t\tbuck_volt_range1, MT6397_VCORE_CON7, MT6397_VCORE_CON9, 0x7f,\n\t\tMT6397_VCORE_CON10, MT6397_VCORE_CON5, MT6397_VCORE_CON2, 8),\n\tMT6397_BUCK(\"buck_vgpu\", VGPU, 700000, 1493750, 6250, buck_volt_range1,\n\t\tMT6397_VGPU_CON7, MT6397_VGPU_CON9, 0x7f,\n\t\tMT6397_VGPU_CON10, MT6397_VGPU_CON5, MT6397_VGPU_CON2, 8),\n\tMT6397_BUCK(\"buck_vdrm\", VDRM, 800000, 1593750, 6250, buck_volt_range2,\n\t\tMT6397_VDRM_CON7, MT6397_VDRM_CON9, 0x7f,\n\t\tMT6397_VDRM_CON10, MT6397_VDRM_CON5, MT6397_VDRM_CON2, 8),\n\tMT6397_BUCK(\"buck_vio18\", VIO18, 1500000, 2120000, 20000,\n\t\tbuck_volt_range3, MT6397_VIO18_CON7, MT6397_VIO18_CON9, 0x1f,\n\t\tMT6397_VIO18_CON10, MT6397_VIO18_CON5, MT6397_VIO18_CON2, 8),\n\tMT6397_REG_FIXED(\"ldo_vtcxo\", VTCXO, MT6397_ANALDO_CON0, 10, 2800000),\n\tMT6397_REG_FIXED(\"ldo_va28\", VA28, MT6397_ANALDO_CON1, 14, 2800000),\n\tMT6397_LDO(\"ldo_vcama\", VCAMA, ldo_volt_table1,\n\t\tMT6397_ANALDO_CON2, 15, MT6397_ANALDO_CON6, 0xC0),\n\tMT6397_REG_FIXED(\"ldo_vio28\", VIO28, MT6397_DIGLDO_CON0, 14, 2800000),\n\tMT6397_REG_FIXED(\"ldo_vusb\", VUSB, MT6397_DIGLDO_CON1, 14, 3300000),\n\tMT6397_LDO(\"ldo_vmc\", VMC, ldo_volt_table2,\n\t\tMT6397_DIGLDO_CON2, 12, MT6397_DIGLDO_CON29, 0x10),\n\tMT6397_LDO(\"ldo_vmch\", VMCH, ldo_volt_table3,\n\t\tMT6397_DIGLDO_CON3, 14, MT6397_DIGLDO_CON17, 0x80),\n\tMT6397_LDO(\"ldo_vemc3v3\", VEMC3V3, ldo_volt_table3,\n\t\tMT6397_DIGLDO_CON4, 14, MT6397_DIGLDO_CON18, 0x10),\n\tMT6397_LDO(\"ldo_vgp1\", VGP1, ldo_volt_table4,\n\t\tMT6397_DIGLDO_CON5, 15, MT6397_DIGLDO_CON19, 0xE0),\n\tMT6397_LDO(\"ldo_vgp2\", VGP2, ldo_volt_table5,\n\t\tMT6397_DIGLDO_CON6, 15, MT6397_DIGLDO_CON20, 0xE0),\n\tMT6397_LDO(\"ldo_vgp3\", VGP3, ldo_volt_table5,\n\t\tMT6397_DIGLDO_CON7, 15, MT6397_DIGLDO_CON21, 0xE0),\n\tMT6397_LDO(\"ldo_vgp4\", VGP4, ldo_volt_table5,\n\t\tMT6397_DIGLDO_CON8, 15, MT6397_DIGLDO_CON22, 0xE0),\n\tMT6397_LDO(\"ldo_vgp5\", VGP5, ldo_volt_table6,\n\t\tMT6397_DIGLDO_CON9, 15, MT6397_DIGLDO_CON23, 0xE0),\n\tMT6397_LDO(\"ldo_vgp6\", VGP6, ldo_volt_table5,\n\t\tMT6397_DIGLDO_CON10, 15, MT6397_DIGLDO_CON33, 0xE0),\n\tMT6397_LDO(\"ldo_vibr\", VIBR, ldo_volt_table7,\n\t\tMT6397_DIGLDO_CON24, 15, MT6397_DIGLDO_CON25, 0xE00),\n};\n\nstatic int mt6397_set_buck_vosel_reg(struct platform_device *pdev)\n{\n\tstruct mt6397_chip *mt6397 = dev_get_drvdata(pdev->dev.parent);\n\tint i;\n\tu32 regval;\n\n\tfor (i = 0; i < MT6397_MAX_REGULATOR; i++) {\n\t\tif (mt6397_regulators[i].vselctrl_reg) {\n\t\t\tif (regmap_read(mt6397->regmap,\n\t\t\t\tmt6397_regulators[i].vselctrl_reg,\n\t\t\t\t&regval) < 0) {\n\t\t\t\tdev_err(&pdev->dev,\n\t\t\t\t\t\"Failed to read buck ctrl\\n\");\n\t\t\t\treturn -EIO;\n\t\t\t}\n\n\t\t\tif (regval & mt6397_regulators[i].vselctrl_mask) {\n\t\t\t\tmt6397_regulators[i].desc.vsel_reg =\n\t\t\t\tmt6397_regulators[i].vselon_reg;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int mt6397_regulator_probe(struct platform_device *pdev)\n{\n\tstruct mt6397_chip *mt6397 = dev_get_drvdata(pdev->dev.parent);\n\tstruct regulator_config config = {};\n\tstruct regulator_dev *rdev;\n\tint i;\n\tu32 reg_value, version;\n\n\t \n\tif (mt6397_set_buck_vosel_reg(pdev))\n\t\treturn -EIO;\n\n\t \n\tif (regmap_read(mt6397->regmap, MT6397_CID, &reg_value) < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to read Chip ID\\n\");\n\t\treturn -EIO;\n\t}\n\tdev_info(&pdev->dev, \"Chip ID = 0x%x\\n\", reg_value);\n\n\tversion = (reg_value & 0xFF);\n\tswitch (version) {\n\tcase MT6397_REGULATOR_ID91:\n\t\tmt6397_regulators[MT6397_ID_VGP2].desc.volt_table =\n\t\tldo_volt_table5_v2;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tfor (i = 0; i < MT6397_MAX_REGULATOR; i++) {\n\t\tconfig.dev = &pdev->dev;\n\t\tconfig.driver_data = &mt6397_regulators[i];\n\t\tconfig.regmap = mt6397->regmap;\n\t\trdev = devm_regulator_register(&pdev->dev,\n\t\t\t\t&mt6397_regulators[i].desc, &config);\n\t\tif (IS_ERR(rdev)) {\n\t\t\tdev_err(&pdev->dev, \"failed to register %s\\n\",\n\t\t\t\tmt6397_regulators[i].desc.name);\n\t\t\treturn PTR_ERR(rdev);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct platform_device_id mt6397_platform_ids[] = {\n\t{\"mt6397-regulator\", 0},\n\t{   },\n};\nMODULE_DEVICE_TABLE(platform, mt6397_platform_ids);\n\nstatic const struct of_device_id mt6397_of_match[] __maybe_unused = {\n\t{ .compatible = \"mediatek,mt6397-regulator\", },\n\t{   },\n};\nMODULE_DEVICE_TABLE(of, mt6397_of_match);\n\nstatic struct platform_driver mt6397_regulator_driver = {\n\t.driver = {\n\t\t.name = \"mt6397-regulator\",\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t\t.of_match_table = of_match_ptr(mt6397_of_match),\n\t},\n\t.probe = mt6397_regulator_probe,\n\t.id_table = mt6397_platform_ids,\n};\n\nmodule_platform_driver(mt6397_regulator_driver);\n\nMODULE_AUTHOR(\"Flora Fu <flora.fu@mediatek.com>\");\nMODULE_DESCRIPTION(\"Regulator Driver for MediaTek MT6397 PMIC\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}