{
  "module_name": "ad7949.c",
  "hash_id": "8af6d24a568ebd18add978500791d1f072054692b5acad21b762b308e576a72e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/iio/adc/ad7949.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/iio/iio.h>\n#include <linux/module.h>\n#include <linux/regulator/consumer.h>\n#include <linux/spi/spi.h>\n#include <linux/bitfield.h>\n\n#define AD7949_CFG_MASK_TOTAL\t\tGENMASK(13, 0)\n\n \n#define AD7949_CFG_MASK_OVERWRITE\tBIT(13)\n\n \n#define AD7949_CFG_MASK_INCC\t\tGENMASK(12, 10)\n#define AD7949_CFG_VAL_INCC_UNIPOLAR_GND\t7\n#define AD7949_CFG_VAL_INCC_UNIPOLAR_COMM\t6\n#define AD7949_CFG_VAL_INCC_UNIPOLAR_DIFF\t4\n#define AD7949_CFG_VAL_INCC_TEMP\t\t3\n#define AD7949_CFG_VAL_INCC_BIPOLAR\t\t2\n#define AD7949_CFG_VAL_INCC_BIPOLAR_DIFF\t0\n\n \n#define AD7949_CFG_MASK_INX\t\tGENMASK(9, 7)\n\n \n#define AD7949_CFG_MASK_BW_FULL\t\tBIT(6)\n\n \n#define AD7949_CFG_MASK_REF\t\tGENMASK(5, 3)\n#define AD7949_CFG_VAL_REF_EXT_TEMP_BUF\t\t3\n#define AD7949_CFG_VAL_REF_EXT_TEMP\t\t2\n#define AD7949_CFG_VAL_REF_INT_4096\t\t1\n#define AD7949_CFG_VAL_REF_INT_2500\t\t0\n#define AD7949_CFG_VAL_REF_EXTERNAL\t\tBIT(1)\n\n \n#define AD7949_CFG_MASK_SEQ\t\tGENMASK(2, 1)\n\n \n#define AD7949_CFG_MASK_RBN\t\tBIT(0)\n\nenum {\n\tID_AD7949 = 0,\n\tID_AD7682,\n\tID_AD7689,\n};\n\nstruct ad7949_adc_spec {\n\tu8 num_channels;\n\tu8 resolution;\n};\n\nstatic const struct ad7949_adc_spec ad7949_adc_spec[] = {\n\t[ID_AD7949] = { .num_channels = 8, .resolution = 14 },\n\t[ID_AD7682] = { .num_channels = 4, .resolution = 16 },\n\t[ID_AD7689] = { .num_channels = 8, .resolution = 16 },\n};\n\n \nstruct ad7949_adc_chip {\n\tstruct mutex lock;\n\tstruct regulator *vref;\n\tstruct iio_dev *indio_dev;\n\tstruct spi_device *spi;\n\tu32 refsel;\n\tu8 resolution;\n\tu16 cfg;\n\tunsigned int current_channel;\n\tu16 buffer __aligned(IIO_DMA_MINALIGN);\n\t__be16 buf8b;\n};\n\nstatic int ad7949_spi_write_cfg(struct ad7949_adc_chip *ad7949_adc, u16 val,\n\t\t\t\tu16 mask)\n{\n\tint ret;\n\n\tad7949_adc->cfg = (val & mask) | (ad7949_adc->cfg & ~mask);\n\n\tswitch (ad7949_adc->spi->bits_per_word) {\n\tcase 16:\n\t\tad7949_adc->buffer = ad7949_adc->cfg << 2;\n\t\tret = spi_write(ad7949_adc->spi, &ad7949_adc->buffer, 2);\n\t\tbreak;\n\tcase 14:\n\t\tad7949_adc->buffer = ad7949_adc->cfg;\n\t\tret = spi_write(ad7949_adc->spi, &ad7949_adc->buffer, 2);\n\t\tbreak;\n\tcase 8:\n\t\t \n\t\tad7949_adc->buf8b = cpu_to_be16(ad7949_adc->cfg << 2);\n\t\tret = spi_write(ad7949_adc->spi, &ad7949_adc->buf8b, 2);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&ad7949_adc->indio_dev->dev, \"unsupported BPW\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tudelay(2);\n\treturn ret;\n}\n\nstatic int ad7949_spi_read_channel(struct ad7949_adc_chip *ad7949_adc, int *val,\n\t\t\t\t   unsigned int channel)\n{\n\tint ret;\n\tint i;\n\n\t \n\tfor (i = 0; i < 2; i++) {\n\t\tret = ad7949_spi_write_cfg(ad7949_adc,\n\t\t\t\t\t   FIELD_PREP(AD7949_CFG_MASK_INX, channel),\n\t\t\t\t\t   AD7949_CFG_MASK_INX);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\tif (channel == ad7949_adc->current_channel)\n\t\t\tbreak;\n\t}\n\n\t \n\tif (ad7949_adc->spi->bits_per_word == 8)\n\t\tret = spi_read(ad7949_adc->spi, &ad7949_adc->buf8b, 2);\n\telse\n\t\tret = spi_read(ad7949_adc->spi, &ad7949_adc->buffer, 2);\n\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tudelay(2);\n\n\tad7949_adc->current_channel = channel;\n\n\tswitch (ad7949_adc->spi->bits_per_word) {\n\tcase 16:\n\t\t*val = ad7949_adc->buffer;\n\t\t \n\t\t*val >>= 16 - ad7949_adc->resolution;\n\t\tbreak;\n\tcase 14:\n\t\t*val = ad7949_adc->buffer & GENMASK(13, 0);\n\t\tbreak;\n\tcase 8:\n\t\t \n\t\t*val = be16_to_cpu(ad7949_adc->buf8b);\n\t\t \n\t\t*val >>= 16 - ad7949_adc->resolution;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&ad7949_adc->indio_dev->dev, \"unsupported BPW\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\n#define AD7949_ADC_CHANNEL(chan) {\t\t\t\t\\\n\t.type = IIO_VOLTAGE,\t\t\t\t\t\\\n\t.indexed = 1,\t\t\t\t\t\t\\\n\t.channel = (chan),\t\t\t\t\t\\\n\t.info_mask_separate = BIT(IIO_CHAN_INFO_RAW),\t\t\\\n\t.info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE),\t\\\n}\n\nstatic const struct iio_chan_spec ad7949_adc_channels[] = {\n\tAD7949_ADC_CHANNEL(0),\n\tAD7949_ADC_CHANNEL(1),\n\tAD7949_ADC_CHANNEL(2),\n\tAD7949_ADC_CHANNEL(3),\n\tAD7949_ADC_CHANNEL(4),\n\tAD7949_ADC_CHANNEL(5),\n\tAD7949_ADC_CHANNEL(6),\n\tAD7949_ADC_CHANNEL(7),\n};\n\nstatic int ad7949_spi_read_raw(struct iio_dev *indio_dev,\n\t\t\t   struct iio_chan_spec const *chan,\n\t\t\t   int *val, int *val2, long mask)\n{\n\tstruct ad7949_adc_chip *ad7949_adc = iio_priv(indio_dev);\n\tint ret;\n\n\tif (!val)\n\t\treturn -EINVAL;\n\n\tswitch (mask) {\n\tcase IIO_CHAN_INFO_RAW:\n\t\tmutex_lock(&ad7949_adc->lock);\n\t\tret = ad7949_spi_read_channel(ad7949_adc, val, chan->channel);\n\t\tmutex_unlock(&ad7949_adc->lock);\n\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\treturn IIO_VAL_INT;\n\n\tcase IIO_CHAN_INFO_SCALE:\n\t\tswitch (ad7949_adc->refsel) {\n\t\tcase AD7949_CFG_VAL_REF_INT_2500:\n\t\t\t*val = 2500;\n\t\t\tbreak;\n\t\tcase AD7949_CFG_VAL_REF_INT_4096:\n\t\t\t*val = 4096;\n\t\t\tbreak;\n\t\tcase AD7949_CFG_VAL_REF_EXT_TEMP:\n\t\tcase AD7949_CFG_VAL_REF_EXT_TEMP_BUF:\n\t\t\tret = regulator_get_voltage(ad7949_adc->vref);\n\t\t\tif (ret < 0)\n\t\t\t\treturn ret;\n\n\t\t\t \n\t\t\t*val = ret / 1000;\n\t\t\tbreak;\n\t\t}\n\n\t\t*val2 = (1 << ad7949_adc->resolution) - 1;\n\t\treturn IIO_VAL_FRACTIONAL;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int ad7949_spi_reg_access(struct iio_dev *indio_dev,\n\t\t\tunsigned int reg, unsigned int writeval,\n\t\t\tunsigned int *readval)\n{\n\tstruct ad7949_adc_chip *ad7949_adc = iio_priv(indio_dev);\n\tint ret = 0;\n\n\tif (readval)\n\t\t*readval = ad7949_adc->cfg;\n\telse\n\t\tret = ad7949_spi_write_cfg(ad7949_adc, writeval,\n\t\t\t\t\t   AD7949_CFG_MASK_TOTAL);\n\n\treturn ret;\n}\n\nstatic const struct iio_info ad7949_spi_info = {\n\t.read_raw = ad7949_spi_read_raw,\n\t.debugfs_reg_access = ad7949_spi_reg_access,\n};\n\nstatic int ad7949_spi_init(struct ad7949_adc_chip *ad7949_adc)\n{\n\tint ret;\n\tint val;\n\tu16 cfg;\n\n\tad7949_adc->current_channel = 0;\n\n\tcfg = FIELD_PREP(AD7949_CFG_MASK_OVERWRITE, 1) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_INCC, AD7949_CFG_VAL_INCC_UNIPOLAR_GND) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_INX, ad7949_adc->current_channel) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_BW_FULL, 1) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_REF, ad7949_adc->refsel) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_SEQ, 0x0) |\n\t\tFIELD_PREP(AD7949_CFG_MASK_RBN, 1);\n\n\tret = ad7949_spi_write_cfg(ad7949_adc, cfg, AD7949_CFG_MASK_TOTAL);\n\n\t \n\tad7949_spi_read_channel(ad7949_adc, &val, ad7949_adc->current_channel);\n\tad7949_spi_read_channel(ad7949_adc, &val, ad7949_adc->current_channel);\n\n\treturn ret;\n}\n\nstatic void ad7949_disable_reg(void *reg)\n{\n\tregulator_disable(reg);\n}\n\nstatic int ad7949_spi_probe(struct spi_device *spi)\n{\n\tu32 spi_ctrl_mask = spi->controller->bits_per_word_mask;\n\tstruct device *dev = &spi->dev;\n\tconst struct ad7949_adc_spec *spec;\n\tstruct ad7949_adc_chip *ad7949_adc;\n\tstruct iio_dev *indio_dev;\n\tu32 tmp;\n\tint ret;\n\n\tindio_dev = devm_iio_device_alloc(dev, sizeof(*ad7949_adc));\n\tif (!indio_dev) {\n\t\tdev_err(dev, \"can not allocate iio device\\n\");\n\t\treturn -ENOMEM;\n\t}\n\n\tindio_dev->info = &ad7949_spi_info;\n\tindio_dev->name = spi_get_device_id(spi)->name;\n\tindio_dev->modes = INDIO_DIRECT_MODE;\n\tindio_dev->channels = ad7949_adc_channels;\n\tspi_set_drvdata(spi, indio_dev);\n\n\tad7949_adc = iio_priv(indio_dev);\n\tad7949_adc->indio_dev = indio_dev;\n\tad7949_adc->spi = spi;\n\n\tspec = &ad7949_adc_spec[spi_get_device_id(spi)->driver_data];\n\tindio_dev->num_channels = spec->num_channels;\n\tad7949_adc->resolution = spec->resolution;\n\n\t \n\tif (spi_ctrl_mask & SPI_BPW_MASK(ad7949_adc->resolution)) {\n\t\tspi->bits_per_word = ad7949_adc->resolution;\n\t} else if (spi_ctrl_mask == SPI_BPW_MASK(16)) {\n\t\tspi->bits_per_word = 16;\n\t} else if (spi_ctrl_mask == SPI_BPW_MASK(8)) {\n\t\tspi->bits_per_word = 8;\n\t} else {\n\t\tdev_err(dev, \"unable to find common BPW with spi controller\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\ttmp = 4096000;\n\tdevice_property_read_u32(dev, \"adi,internal-ref-microvolt\", &tmp);\n\n\tswitch (tmp) {\n\tcase 2500000:\n\t\tad7949_adc->refsel = AD7949_CFG_VAL_REF_INT_2500;\n\t\tbreak;\n\tcase 4096000:\n\t\tad7949_adc->refsel = AD7949_CFG_VAL_REF_INT_4096;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev, \"unsupported internal voltage reference\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tad7949_adc->vref = devm_regulator_get_optional(dev, \"vrefin\");\n\tif (IS_ERR(ad7949_adc->vref)) {\n\t\tret = PTR_ERR(ad7949_adc->vref);\n\t\tif (ret != -ENODEV)\n\t\t\treturn ret;\n\t\t \n\t\tad7949_adc->vref = devm_regulator_get_optional(dev, \"vref\");\n\t\tif (IS_ERR(ad7949_adc->vref)) {\n\t\t\tret = PTR_ERR(ad7949_adc->vref);\n\t\t\tif (ret != -ENODEV)\n\t\t\t\treturn ret;\n\t\t} else {\n\t\t\tad7949_adc->refsel = AD7949_CFG_VAL_REF_EXT_TEMP;\n\t\t}\n\t} else {\n\t\tad7949_adc->refsel = AD7949_CFG_VAL_REF_EXT_TEMP_BUF;\n\t}\n\n\tif (ad7949_adc->refsel & AD7949_CFG_VAL_REF_EXTERNAL) {\n\t\tret = regulator_enable(ad7949_adc->vref);\n\t\tif (ret < 0) {\n\t\t\tdev_err(dev, \"fail to enable regulator\\n\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = devm_add_action_or_reset(dev, ad7949_disable_reg,\n\t\t\t\t\t       ad7949_adc->vref);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tmutex_init(&ad7949_adc->lock);\n\n\tret = ad7949_spi_init(ad7949_adc);\n\tif (ret) {\n\t\tdev_err(dev, \"fail to init this device: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = devm_iio_device_register(dev, indio_dev);\n\tif (ret)\n\t\tdev_err(dev, \"fail to register iio device: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id ad7949_spi_of_id[] = {\n\t{ .compatible = \"adi,ad7949\" },\n\t{ .compatible = \"adi,ad7682\" },\n\t{ .compatible = \"adi,ad7689\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, ad7949_spi_of_id);\n\nstatic const struct spi_device_id ad7949_spi_id[] = {\n\t{ \"ad7949\", ID_AD7949  },\n\t{ \"ad7682\", ID_AD7682 },\n\t{ \"ad7689\", ID_AD7689 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(spi, ad7949_spi_id);\n\nstatic struct spi_driver ad7949_spi_driver = {\n\t.driver = {\n\t\t.name\t\t= \"ad7949\",\n\t\t.of_match_table\t= ad7949_spi_of_id,\n\t},\n\t.probe\t  = ad7949_spi_probe,\n\t.id_table = ad7949_spi_id,\n};\nmodule_spi_driver(ad7949_spi_driver);\n\nMODULE_AUTHOR(\"Charles-Antoine Couret <charles-antoine.couret@essensium.com>\");\nMODULE_DESCRIPTION(\"Analog Devices 14/16-bit 8-channel ADC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}