[
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"NonCombinMemoryTestHarness"
  },
  {
    "class":"chisel3.stage.phases.DriverCompatibility$RunFirrtlCompilerAnnotation$"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.INonCombinMemPort.io.bus.request.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"dinocpu.memory.MemoryOperation",
    "definition":{
      "Read":0,
      "Write":1,
      "ReadWrite":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.INonCombinMemPort._T_1.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.DNonCombinMemPort.io.bus.request.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.DNonCombinMemPort.outstandingReq.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.DNonCombinMemPort._T_48.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.DualPortedNonCombinMemory.io.dmem.request.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.DualPortedNonCombinMemory.io.imem.request.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"NonCombinMemoryTestHarness.DualPortedNonCombinMemory.memory",
    "fileName":"src/test/resources/raw/ascending.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe.io.deq.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe.io.enq.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_1.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_3.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_5.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_7.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_9.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_11.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_13.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_15.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_17.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_19.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_21.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_23.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_25.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_27.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_29.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_31.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_33.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_35.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_37.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_39.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_41.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_43.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_45.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_47.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_49.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_51.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_53.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_55.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_57.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_59.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_61.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_63.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe._T_64.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1.io.deq.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1.io.enq.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_1.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_3.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_5.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_7.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_9.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_11.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_13.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_15.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_17.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_19.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_21.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_23.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_25.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_27.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_29.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_31.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_33.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_35.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_37.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_39.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_41.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_43.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_45.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_47.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_49.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_51.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_53.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_55.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_57.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_59.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_61.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_63.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"NonCombinMemoryTestHarness.Pipe_1._T_64.bits.operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"chisel3.util.experimental.LoadMemoryTransform"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/dinocpu.test.memory.NonCombinMemoryTester1961542973"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/dinocpu.test.memory.NonCombinMemoryTester1961542973"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  }
]