<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port." projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:05:27.350+0430" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'M' is power-on initialization." projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:05:27.341+0430" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:&#xD;&#xA;HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]&#xD;&#xA;typedef union floatToU32{&#xD;&#xA;^~~~~~~&#xD;&#xA;1 warning generated." projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:05:22.813+0430" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 88235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 88935 ns  Iteration: 1  Process: /apatb_DLU_top/generate_sim_done_proc  File: E:/bio-SFA/HLS_SampleGn/solution1/sim/vhdl/DLU.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 88935 ns  Iteration: 1  Process: /apatb_DLU_top/generate_sim_done_proc  File: E:/bio-SFA/HLS_SampleGn/solution1/sim/vhdl/DLU.autotb.vhd&#xD;&#xA;$finish called at time : 88935 ns&#xD;&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 220.770 ; gain = 0.000&#xD;&#xA;## quit" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:13.299+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:07.142+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:07.112+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:07.083+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87505 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:07.054+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:07.024+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87425 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.995+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87335 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.965+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.932+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.902+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.873+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.834+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 87085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.797+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.761+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.730+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.698+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86825 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.662+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.624+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.594+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.560+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.526+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.498+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.470+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.441+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.412+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.383+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.354+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.321+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.282+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.251+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 86065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.222+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.160+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85955 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.082+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:06.025+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.968+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.910+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.853+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.797+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.741+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85555 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.671+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.614+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.551+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.495+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.439+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 85275 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.384+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.328+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.271+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.212+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.157+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.102+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:05.046+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.991+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.935+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.880+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.824+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 84015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.770+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 83965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.715+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 83915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.661+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.604+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.548+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.494+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.438+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.382+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.328+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.274+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 82045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.216+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.162+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.107+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:04.052+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.995+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.942+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 81005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.878+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.824+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.770+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.715+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.660+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.606+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.553+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.500+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.433+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.371+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.318+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.258+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 80045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.204+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 79965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.150+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 79695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.097+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 79435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:03.043+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 79185 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.989+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.935+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.881+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78705 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.820+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.765+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78625 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.722+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78535 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.696+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.668+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.642+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.615+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.588+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.561+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.533+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.501+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.473+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78025 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.446+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 78005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.418+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.390+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.360+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.330+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.297+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.270+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.243+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.217+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.190+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.164+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.138+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.112+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.086+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.059+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.034+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77155 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:02.008+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.982+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 77005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.956+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.931+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.905+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.879+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.853+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76755 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.827+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.801+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.774+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.747+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.720+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 76475 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.694+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.669+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.643+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.615+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.570+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.518+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.468+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.417+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.358+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.307+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.256+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.197+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.142+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 75115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.091+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:01.041+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.990+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.939+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.890+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.840+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.790+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.739+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.689+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.638+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.589+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.540+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 73045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.491+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 72995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.441+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 72205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.388+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 72125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.338+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 72045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.288+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.236+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.185+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.120+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:08:00.044+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.992+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.941+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.891+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.841+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.784+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.684+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 71165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.620+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 70895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.572+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 70635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.520+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 70385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.471+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 70055 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.422+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.366+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69905 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.309+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.258+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69825 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.208+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69735 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.114+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:59.002+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.954+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.896+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.848+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.798+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69375 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.749+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.700+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69225 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.648+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.589+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.537+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69055 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.418+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 69035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.337+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.286+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.237+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.191+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.167+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.138+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.114+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.089+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.063+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.035+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:58.011+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68375 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.959+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68355 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.933+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.905+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.882+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68185 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.857+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.830+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.805+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 68015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.781+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67955 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.756+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.732+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.708+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.683+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.658+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 67675 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.631+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.576+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.538+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.514+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.491+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.468+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.444+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.421+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.397+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.372+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.349+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.324+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.296+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 66315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.248+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.217+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.181+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.157+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.134+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.111+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.084+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:57.017+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.971+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.925+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.879+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.835+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 64195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.735+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.688+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.636+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.591+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.546+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.501+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 63005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.456+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.411+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.366+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.321+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.275+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.229+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.120+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.052+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:56.007+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 62095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.963+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.910+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.865+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.821+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.777+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61105 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.724+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.680+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 61025 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.635+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60935 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.580+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.484+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.428+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.365+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.319+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.266+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.222+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.177+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.134+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60425 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.090+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.044+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:55.000+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.956+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.871+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.819+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.757+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.714+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 60005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.671+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.626+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.583+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.536+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.493+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.450+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.369+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.323+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59555 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.258+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.216+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.173+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.125+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.082+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:54.039+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.996+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59155 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.952+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.904+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 59045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.862+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.819+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.729+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58875 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.682+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.634+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.612+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 58015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.590+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.568+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.547+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.526+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.502+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.481+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.457+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.401+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.377+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.344+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 57515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.316+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.281+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.253+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.226+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.201+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.177+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.155+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.131+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.077+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.055+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.033+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:53.009+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.987+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 55395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.966+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.944+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.923+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.902+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.880+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.859+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.836+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.787+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 54045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.760+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.737+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.717+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.696+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.675+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.654+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.634+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.612+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 53035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.592+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.569+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.548+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.468+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52305 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.421+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.364+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52225 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.320+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52135 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.272+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.232+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 52055 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.185+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.137+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.097+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.057+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:52.008+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.914+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.861+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51625 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.819+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.772+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.732+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.692+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.652+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51375 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.612+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.572+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.534+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.491+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.447+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.365+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 51035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.320+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.265+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.227+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.178+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.140+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50755 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.100+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:51.021+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.980+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.889+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.843+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.802+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50355 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.759+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.720+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.679+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50185 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.638+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.600+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 50075 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.560+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.521+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.480+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.420+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.317+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.261+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.204+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 49015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.165+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.125+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.086+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.040+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:50.002+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.964+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 48715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.924+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 47195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.833+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 47145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.787+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 47095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.745+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 47045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.701+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.665+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.628+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.591+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.554+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.517+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.479+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.439+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.372+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 46595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.326+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.283+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.241+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.204+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.167+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.131+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.096+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.077+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.058+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.040+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:49.023+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.978+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 44925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.956+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 44845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.925+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 44765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.908+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 44495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.890+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 44235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.872+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.854+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.836+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.816+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43505 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.796+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.775+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43425 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.753+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43335 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.706+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.672+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.654+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.636+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.619+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 43085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.602+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.584+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.566+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.544+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42825 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.501+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.477+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.459+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.437+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.419+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.402+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.384+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.367+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.349+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.332+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.314+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.294+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.275+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.236+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 42065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.217+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.195+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41955 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.174+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.157+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.140+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.123+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.106+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.089+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.070+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41555 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.054+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.038+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.021+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:48.004+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.986+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 41275 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.969+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.953+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.936+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.920+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.899+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.882+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.865+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.850+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.833+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.815+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.798+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 40015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.779+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 39965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.761+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 39915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.742+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.725+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.708+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.690+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.671+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.654+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.637+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.620+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 38045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.603+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.586+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.569+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.548+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.531+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.515+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 37005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.498+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.482+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.466+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.450+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.434+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.417+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.401+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.385+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.369+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.353+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.337+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.321+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.305+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.289+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.273+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.257+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35185 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.241+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.225+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.208+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34705 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.193+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.177+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34625 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.161+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34535 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.146+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.130+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.111+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.096+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.080+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.046+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.030+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:47.014+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34025 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.998+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 34005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.982+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.967+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.952+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.937+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.922+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.905+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.890+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.874+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.859+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.844+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.829+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.799+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.770+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.741+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.711+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33155 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.682+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.652+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 33005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.622+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.593+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.564+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.534+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.504+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32755 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.474+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.444+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.415+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.386+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.356+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 32475 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.328+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.299+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.270+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.240+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.211+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.181+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.153+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.121+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.092+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:46.028+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.993+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.966+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 31115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.937+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.909+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.881+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.853+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.824+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.796+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.768+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.732+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.705+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.677+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.649+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.621+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 29045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.591+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 28995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.563+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 28205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.535+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 28125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.498+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 28045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.430+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.397+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.356+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.323+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.290+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.262+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.235+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.208+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.181+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.150+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.122+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 27165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.095+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 26895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.068+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 26635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.041+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 26385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:45.014+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 26055 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.987+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.960+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25905 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.934+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.907+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25825 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.873+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25735 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.847+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.821+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25655 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.794+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.757+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.730+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25485 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.704+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.677+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25375 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.650+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.624+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25225 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.597+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.571+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.544+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25055 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.518+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.493+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24975 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.467+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.442+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.416+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.390+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.363+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.334+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24635 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.301+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.270+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.233+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.203+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24375 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.170+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24355 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.139+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.115+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.089+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24185 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.062+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.031+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:44.001+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.975+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23955 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.948+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.916+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.883+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.858+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.830+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23675 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.798+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.773+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.743+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.718+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.688+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.663+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.638+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.608+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.583+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.558+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22465 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.534+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.502+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.473+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.443+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.414+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.398+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.382+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.369+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.356+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.340+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.320+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.301+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.287+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.270+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.254+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.237+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 20195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.223+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.208+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.192+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.178+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.163+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.146+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 19005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.133+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.120+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.108+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.092+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.077+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.058+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.043+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.031+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.017+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 18095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:43.005+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.993+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.980+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.968+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.953+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17105 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.938+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.924+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 17025 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.910+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16935 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.897+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.882+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16855 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.870+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.859+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.846+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16685 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.834+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.822+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.810+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.798+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16425 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.787+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.775+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16345 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.763+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16255 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.752+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.739+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16175 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.727+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16085 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.715+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.702+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16005 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.690+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.676+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.665+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15835 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.654+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.643+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.631+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.621+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15575 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.609+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15555 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.598+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.587+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15405 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.575+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15385 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.561+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15325 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.550+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15235 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.538+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.524+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15155 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.510+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.497+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.484+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14985 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.472+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.458+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14875 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.444+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.430+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.419+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.408+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.397+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.386+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.375+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.362+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.350+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.338+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13665 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.322+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13615 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.308+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.293+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 13515 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.275+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.251+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.232+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.205+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.179+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.156+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.135+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.114+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.094+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.071+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11545 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.051+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11495 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.031+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:42.011+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 11395 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.992+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.972+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10525 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.949+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10445 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.929+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10365 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.909+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.886+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10205 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.867+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10125 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.846+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 10045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.827+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.808+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9885 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.784+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9805 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.756+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9725 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.732+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.707+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9565 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.684+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9295 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.658+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 9035 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.635+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8785 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.608+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.583+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8395 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.561+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8305 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.538+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.515+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8225 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.497+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8135 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.479+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.460+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 8055 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.438+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.415+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.393+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7885 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.375+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.354+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.336+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7715 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.317+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7625 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.292+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.274+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7545 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.250+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7455 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.232+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.214+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7375 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.194+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7285 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.176+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.159+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7205 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.141+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.124+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.104+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 7035 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.082+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.061+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6925 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.043+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6865 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.026+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6775 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:41.010+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6755 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.992+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6695 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.969+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6605 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.952+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6585 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.935+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6525 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.917+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6435 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.895+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6415 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.877+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6355 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.856+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.840+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6245 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.824+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6185 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.807+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.786+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 6075 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.770+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5315 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.754+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5265 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.737+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5215 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.721+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5165 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.705+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5115 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.689+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5065 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.673+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 5015 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.653+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4965 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.633+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4915 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.613+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4865 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.597+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4815 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.581+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4765 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.564+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 4715 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.548+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3195 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.532+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3145 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.517+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3095 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.500+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3045 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.485+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2995 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.470+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2945 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.454+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2895 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.435+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2845 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.418+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2795 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.398+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2745 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.382+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2695 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.361+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2645 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.339+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2595 ns  Iteration: 13  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.269+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1805 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.247+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1725 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.225+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1645 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.204+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1565 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.182+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1485 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.162+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1405 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.131+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1325 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.113+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1245 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.094+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1165 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.076+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1085 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.059+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1005 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.045+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 925 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.030+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 845 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.016+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 765 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:40.002+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 495 ns  Iteration: 14  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:39.987+0430" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_DLU_top/AESL_inst_DLU/DLU_faddfsub_32nsbkb_U1/DLU_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:39.955+0430" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/DLU_ap_sitofp_4_no_dsp_32.vhd:196]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_8.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_8.vt2mcomps&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.DLU_X_ram [\DLU_X_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_X [dlu_x_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.DLU_W_ram [\DLU_W_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_W [dlu_w_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.DLU_temp_ram [\DLU_temp_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_temp [dlu_temp_default]&#xD;&#xA;Compiling architecture behave of entity xil_defaultlib.DLU_CRTL_BUS_s_axi [dlu_crtl_bus_s_axi_default]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture dlu_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.DLU_ap_faddfsub_3_full_dsp_32 [dlu_ap_faddfsub_3_full_dsp_32_de...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_faddfsub_32nsbkb [dlu_faddfsub_32nsbkb_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture dlu_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.DLU_ap_fmul_2_max_dsp_32 [dlu_ap_fmul_2_max_dsp_32_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_fmul_32ns_32ncud [\DLU_fmul_32ns_32ncud(id=1)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_8.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=13,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=12,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=12,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=12,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_8.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture dlu_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.DLU_ap_fdiv_14_no_dsp_32 [dlu_ap_fdiv_14_no_dsp_32_default]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_fdiv_32ns_32ndEe [\DLU_fdiv_32ns_32ndEe(id=1)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=31,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture dlu_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.DLU_ap_sitofp_4_no_dsp_32 [dlu_ap_sitofp_4_no_dsp_32_defaul...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.DLU_sitofp_32ns_3eOg [\DLU_sitofp_32ns_3eOg(id=1)\]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.DLU [dlu_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_inStream [aesl_axi_s_instream_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_outStream [aesl_axi_s_outstream_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CRTL_BUS [aesl_axi_slave_crtl_bus_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_dlu_top&#xD;&#xA;Built simulation snapshot DLU&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source E:/bio-SFA/HLS_SampleGn/solution1/sim/vhdl/xsim.dir/DLU/webtalk/xsim_webtalk.tcl -notrace" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:37.668+0430" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/DLU_ap_fdiv_14_no_dsp_32.vhd:201]" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:19.524+0430" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/DLU_ap_fmul_2_max_dsp_32.vhd:201]" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:18.491+0430" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/DLU_ap_faddfsub_3_full_dsp_32.vhd:206]" projectName="HLS_SampleGn" solutionName="solution1" date="2022-07-11T13:07:16.323+0430" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
