{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705299144414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705299144418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 15 13:12:24 2024 " "Processing started: Mon Jan 15 13:12:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705299144418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299144418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299144418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705299145073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705299145073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 CPU.sv(23) " "Verilog HDL Declaration information at CPU.sv(23): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 CPU.sv(23) " "Verilog HDL Declaration information at CPU.sv(23): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD CPU.sv(23) " "Verilog HDL Declaration information at CPU.sv(23): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch Branch CPU.sv(40) " "Verilog HDL Declaration information at CPU.sv(40): object \"branch\" differs only in case from object \"Branch\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread Memread CPU.sv(41) " "Verilog HDL Declaration information at CPU.sv(41): object \"memread\" differs only in case from object \"Memread\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg Memtoreg CPU.sv(42) " "Verilog HDL Declaration information at CPU.sv(42): object \"memtoreg\" differs only in case from object \"Memtoreg\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite Memwrite CPU.sv(43) " "Verilog HDL Declaration information at CPU.sv(43): object \"memwrite\" differs only in case from object \"Memwrite\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite Regwrite CPU.sv(45) " "Verilog HDL Declaration information at CPU.sv(45): object \"regwrite\" differs only in case from object \"Regwrite\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUsrc Alusrc CPU.sv(44) " "Verilog HDL Declaration information at CPU.sv(44): object \"ALUsrc\" differs only in case from object \"Alusrc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUop aluop CPU.sv(46) " "Verilog HDL Declaration information at CPU.sv(46): object \"ALUop\" differs only in case from object \"aluop\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data write_Data CPU.sv(37) " "Verilog HDL Declaration information at CPU.sv(37): object \"write_data\" differs only in case from object \"write_Data\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch BRANCH CPU.sv(40) " "Verilog HDL Declaration information at CPU.sv(40): object \"branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH CPU.sv(54) " "Verilog HDL Declaration information at CPU.sv(54): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread MEMREAD CPU.sv(41) " "Verilog HDL Declaration information at CPU.sv(41): object \"memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memread MEMREAD CPU.sv(55) " "Verilog HDL Declaration information at CPU.sv(55): object \"Memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg MEMTOREG CPU.sv(42) " "Verilog HDL Declaration information at CPU.sv(42): object \"memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memtoreg MEMTOREG CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"Memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite REGWRITE CPU.sv(45) " "Verilog HDL Declaration information at CPU.sv(45): object \"regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Regwrite REGWRITE CPU.sv(58) " "Verilog HDL Declaration information at CPU.sv(58): object \"Regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 CPU.sv(53) " "Verilog HDL Declaration information at CPU.sv(53): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 CPU.sv(53) " "Verilog HDL Declaration information at CPU.sv(53): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705299153866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twox1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file twox1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twox1Mux " "Found entity 1: twox1Mux" {  } { { "twox1Mux.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/twox1Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Parser " "Found entity 1: Parser" {  } { { "Parser.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/Parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor " "Found entity 1: data_extractor" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.sv 1 1 " "Found 1 design units, including 1 entities, in source file idex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IDEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu64.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu64 " "Found entity 1: Alu64" {  } { { "Alu64.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/Alu64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebyonemux.sv 1 1 " "Found 1 design units, including 1 entities, in source file threebyonemux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ThreebyOneMux " "Found entity 1: ThreebyOneMux" {  } { { "ThreebyOneMux.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/ThreebyOneMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/EXMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memwb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/MEMWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branching_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branching_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "branching_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/branching_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_flush " "Found entity 1: pipeline_flush" {  } { { "pipeline_flush.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/pipeline_flush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299153952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299153952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush CPU.sv(104) " "Verilog HDL Implicit Net warning at CPU.sv(104): created implicit net for \"flush\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall CPU.sv(112) " "Verilog HDL Implicit Net warning at CPU.sv(112): created implicit net for \"stall\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r18 CPU.sv(185) " "Verilog HDL Implicit Net warning at CPU.sv(185): created implicit net for \"r18\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element1 CPU.sv(278) " "Verilog HDL Implicit Net warning at CPU.sv(278): created implicit net for \"element1\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element2 CPU.sv(279) " "Verilog HDL Implicit Net warning at CPU.sv(279): created implicit net for \"element2\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element3 CPU.sv(280) " "Verilog HDL Implicit Net warning at CPU.sv(280): created implicit net for \"element3\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element4 CPU.sv(281) " "Verilog HDL Implicit Net warning at CPU.sv(281): created implicit net for \"element4\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element5 CPU.sv(282) " "Verilog HDL Implicit Net warning at CPU.sv(282): created implicit net for \"element5\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element6 CPU.sv(283) " "Verilog HDL Implicit Net warning at CPU.sv(283): created implicit net for \"element6\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element7 CPU.sv(284) " "Verilog HDL Implicit Net warning at CPU.sv(284): created implicit net for \"element7\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "element8 CPU.sv(285) " "Verilog HDL Implicit Net warning at CPU.sv(285): created implicit net for \"element8\"" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299153953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705299154021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_flush pipeline_flush:p_flush " "Elaborating entity \"pipeline_flush\" for hierarchy \"pipeline_flush:p_flush\"" {  } { { "CPU.sv" "p_flush" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:hu " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:hu\"" {  } { { "CPU.sv" "hu" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "CPU.sv" "pc" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "CPU.sv" "im" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "CPU.sv" "adder1" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twox1Mux twox1Mux:mux2 " "Elaborating entity \"twox1Mux\" for hierarchy \"twox1Mux:mux2\"" {  } { { "CPU.sv" "mux2" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:i1 " "Elaborating entity \"IFID\" for hierarchy \"IFID:i1\"" {  } { { "CPU.sv" "i1" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parser Parser:ip " "Elaborating entity \"Parser\" for hierarchy \"Parser:ip\"" {  } { { "CPU.sv" "ip" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor data_extractor:immextr " "Elaborating entity \"data_extractor\" for hierarchy \"data_extractor:immextr\"" {  } { { "CPU.sv" "immextr" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154070 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_extractor.sv(7) " "Verilog HDL Case Statement warning at data_extractor.sv(7): incomplete case statement has no default case item" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1705299154070 "|CPU|data_extractor:immextr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_data data_extractor.sv(7) " "Verilog HDL Always Construct warning at data_extractor.sv(7): inferring latch(es) for variable \"imm_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705299154070 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[0\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[0\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154070 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[1\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[1\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154070 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[2\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[2\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[3\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[3\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[4\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[4\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[5\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[5\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[6\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[6\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[7\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[7\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[8\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[8\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[9\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[9\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[10\] data_extractor.sv(7) " "Inferred latch for \"imm_data\[10\]\" at data_extractor.sv(7)" {  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154071 "|CPU|data_extractor:immextr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regfile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regfile\"" {  } { { "CPU.sv" "regfile" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu " "Elaborating entity \"CU\" for hierarchy \"CU:cu\"" {  } { { "CPU.sv" "cu" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:i2 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:i2\"" {  } { { "CPU.sv" "i2" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreebyOneMux ThreebyOneMux:m1 " "Elaborating entity \"ThreebyOneMux\" for hierarchy \"ThreebyOneMux:m1\"" {  } { { "CPU.sv" "m1" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu64 Alu64:alu " "Elaborating entity \"Alu64\" for hierarchy \"Alu64:alu\"" {  } { { "CPU.sv" "alu" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu64.sv(18) " "Verilog HDL assignment warning at Alu64.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Alu64.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/Alu64.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705299154101 "|CPU|Alu64:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ac " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ac\"" {  } { { "CPU.sv" "ac" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:i3 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:i3\"" {  } { { "CPU.sv" "i3" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:datamem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:datamem\"" {  } { { "CPU.sv" "datamem" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154110 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.sv(44) " "Verilog HDL Always Construct warning at data_memory.sv(44): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.sv(44) " "Inferred latch for \"read_data\[0\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.sv(44) " "Inferred latch for \"read_data\[1\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.sv(44) " "Inferred latch for \"read_data\[2\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.sv(44) " "Inferred latch for \"read_data\[3\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.sv(44) " "Inferred latch for \"read_data\[4\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.sv(44) " "Inferred latch for \"read_data\[5\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.sv(44) " "Inferred latch for \"read_data\[6\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.sv(44) " "Inferred latch for \"read_data\[7\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.sv(44) " "Inferred latch for \"read_data\[8\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154118 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.sv(44) " "Inferred latch for \"read_data\[9\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.sv(44) " "Inferred latch for \"read_data\[10\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.sv(44) " "Inferred latch for \"read_data\[11\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.sv(44) " "Inferred latch for \"read_data\[12\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.sv(44) " "Inferred latch for \"read_data\[13\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.sv(44) " "Inferred latch for \"read_data\[14\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.sv(44) " "Inferred latch for \"read_data\[15\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.sv(44) " "Inferred latch for \"read_data\[16\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.sv(44) " "Inferred latch for \"read_data\[17\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.sv(44) " "Inferred latch for \"read_data\[18\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.sv(44) " "Inferred latch for \"read_data\[19\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.sv(44) " "Inferred latch for \"read_data\[20\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.sv(44) " "Inferred latch for \"read_data\[21\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.sv(44) " "Inferred latch for \"read_data\[22\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.sv(44) " "Inferred latch for \"read_data\[23\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.sv(44) " "Inferred latch for \"read_data\[24\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.sv(44) " "Inferred latch for \"read_data\[25\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.sv(44) " "Inferred latch for \"read_data\[26\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.sv(44) " "Inferred latch for \"read_data\[27\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.sv(44) " "Inferred latch for \"read_data\[28\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.sv(44) " "Inferred latch for \"read_data\[29\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.sv(44) " "Inferred latch for \"read_data\[30\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.sv(44) " "Inferred latch for \"read_data\[31\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[32\] data_memory.sv(44) " "Inferred latch for \"read_data\[32\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[33\] data_memory.sv(44) " "Inferred latch for \"read_data\[33\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[34\] data_memory.sv(44) " "Inferred latch for \"read_data\[34\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[35\] data_memory.sv(44) " "Inferred latch for \"read_data\[35\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[36\] data_memory.sv(44) " "Inferred latch for \"read_data\[36\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[37\] data_memory.sv(44) " "Inferred latch for \"read_data\[37\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[38\] data_memory.sv(44) " "Inferred latch for \"read_data\[38\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[39\] data_memory.sv(44) " "Inferred latch for \"read_data\[39\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[40\] data_memory.sv(44) " "Inferred latch for \"read_data\[40\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[41\] data_memory.sv(44) " "Inferred latch for \"read_data\[41\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[42\] data_memory.sv(44) " "Inferred latch for \"read_data\[42\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[43\] data_memory.sv(44) " "Inferred latch for \"read_data\[43\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[44\] data_memory.sv(44) " "Inferred latch for \"read_data\[44\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[45\] data_memory.sv(44) " "Inferred latch for \"read_data\[45\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[46\] data_memory.sv(44) " "Inferred latch for \"read_data\[46\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[47\] data_memory.sv(44) " "Inferred latch for \"read_data\[47\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[48\] data_memory.sv(44) " "Inferred latch for \"read_data\[48\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154119 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[49\] data_memory.sv(44) " "Inferred latch for \"read_data\[49\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[50\] data_memory.sv(44) " "Inferred latch for \"read_data\[50\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[51\] data_memory.sv(44) " "Inferred latch for \"read_data\[51\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[52\] data_memory.sv(44) " "Inferred latch for \"read_data\[52\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[53\] data_memory.sv(44) " "Inferred latch for \"read_data\[53\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[54\] data_memory.sv(44) " "Inferred latch for \"read_data\[54\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[55\] data_memory.sv(44) " "Inferred latch for \"read_data\[55\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[56\] data_memory.sv(44) " "Inferred latch for \"read_data\[56\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[57\] data_memory.sv(44) " "Inferred latch for \"read_data\[57\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[58\] data_memory.sv(44) " "Inferred latch for \"read_data\[58\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[59\] data_memory.sv(44) " "Inferred latch for \"read_data\[59\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[60\] data_memory.sv(44) " "Inferred latch for \"read_data\[60\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[61\] data_memory.sv(44) " "Inferred latch for \"read_data\[61\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[62\] data_memory.sv(44) " "Inferred latch for \"read_data\[62\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[63\] data_memory.sv(44) " "Inferred latch for \"read_data\[63\]\" at data_memory.sv(44)" {  } { { "data_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_memory.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299154120 "|CPU|data_memory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:i4 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:i4\"" {  } { { "CPU.sv" "i4" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit branching_unit:branc " "Elaborating entity \"branching_unit\" for hierarchy \"branching_unit:branc\"" {  } { { "CPU.sv" "branc" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:f1 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:f1\"" {  } { { "CPU.sv" "f1" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299154142 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "registerFile:regfile\|registers_rtl_0 " "Inferred dual-clock RAM node \"registerFile:regfile\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1705299155027 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "registerFile:regfile\|registers_rtl_1 " "Inferred dual-clock RAM node \"registerFile:regfile\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1705299155027 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registerFile:regfile\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registerFile:regfile\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 63 " "Parameter WIDTH_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 63 " "Parameter WIDTH_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registerFile:regfile\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"registerFile:regfile\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 63 " "Parameter WIDTH_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 63 " "Parameter WIDTH_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705299157581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1705299157581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705299157581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registerFile:regfile\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"registerFile:regfile\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299157664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registerFile:regfile\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"registerFile:regfile\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 63 " "Parameter \"WIDTH_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 63 " "Parameter \"WIDTH_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705299157664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705299157664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/db/altsyncram_c6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705299157721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299157721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705299158097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[0\] " "Latch data_extractor:immextr\|imm_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158189 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[1\] " "Latch data_extractor:immextr\|imm_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158189 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[2\] " "Latch data_extractor:immextr\|imm_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158189 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[3\] " "Latch data_extractor:immextr\|imm_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158189 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[4\] " "Latch data_extractor:immextr\|imm_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[5\] " "Latch data_extractor:immextr\|imm_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[6\] " "Latch data_extractor:immextr\|imm_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[7\] " "Latch data_extractor:immextr\|imm_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[8\] " "Latch data_extractor:immextr\|imm_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[9\] " "Latch data_extractor:immextr\|imm_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_extractor:immextr\|imm_data\[10\] " "Latch data_extractor:immextr\|imm_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IFID:i1\|inst\[6\] " "Ports D and ENA on the latch are fed by the same signal IFID:i1\|inst\[6\]" {  } { { "IFID.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/IFID.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705299158190 ""}  } { { "data_extractor.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/data_extractor.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705299158190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[1\] GND " "Pin \"reg18\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[2\] GND " "Pin \"reg18\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[3\] GND " "Pin \"reg18\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[4\] GND " "Pin \"reg18\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[5\] GND " "Pin \"reg18\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[6\] GND " "Pin \"reg18\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[7\] GND " "Pin \"reg18\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[8\] GND " "Pin \"reg18\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[9\] GND " "Pin \"reg18\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[10\] GND " "Pin \"reg18\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[11\] GND " "Pin \"reg18\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[12\] GND " "Pin \"reg18\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[13\] GND " "Pin \"reg18\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[14\] GND " "Pin \"reg18\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[15\] GND " "Pin \"reg18\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[16\] GND " "Pin \"reg18\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[17\] GND " "Pin \"reg18\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[18\] GND " "Pin \"reg18\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[19\] GND " "Pin \"reg18\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[20\] GND " "Pin \"reg18\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[21\] GND " "Pin \"reg18\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[22\] GND " "Pin \"reg18\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[23\] GND " "Pin \"reg18\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[24\] GND " "Pin \"reg18\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[25\] GND " "Pin \"reg18\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[26\] GND " "Pin \"reg18\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[27\] GND " "Pin \"reg18\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[28\] GND " "Pin \"reg18\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[29\] GND " "Pin \"reg18\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[30\] GND " "Pin \"reg18\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[31\] GND " "Pin \"reg18\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[32\] GND " "Pin \"reg18\[32\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[33\] GND " "Pin \"reg18\[33\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[34\] GND " "Pin \"reg18\[34\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[35\] GND " "Pin \"reg18\[35\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[36\] GND " "Pin \"reg18\[36\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[37\] GND " "Pin \"reg18\[37\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[38\] GND " "Pin \"reg18\[38\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[39\] GND " "Pin \"reg18\[39\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[40\] GND " "Pin \"reg18\[40\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[41\] GND " "Pin \"reg18\[41\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[42\] GND " "Pin \"reg18\[42\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[43\] GND " "Pin \"reg18\[43\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[44\] GND " "Pin \"reg18\[44\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[45\] GND " "Pin \"reg18\[45\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[46\] GND " "Pin \"reg18\[46\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[47\] GND " "Pin \"reg18\[47\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[48\] GND " "Pin \"reg18\[48\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[49\] GND " "Pin \"reg18\[49\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[50\] GND " "Pin \"reg18\[50\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[51\] GND " "Pin \"reg18\[51\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[52\] GND " "Pin \"reg18\[52\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[53\] GND " "Pin \"reg18\[53\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[54\] GND " "Pin \"reg18\[54\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[55\] GND " "Pin \"reg18\[55\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[56\] GND " "Pin \"reg18\[56\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[57\] GND " "Pin \"reg18\[57\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[58\] GND " "Pin \"reg18\[58\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[59\] GND " "Pin \"reg18\[59\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[60\] GND " "Pin \"reg18\[60\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[61\] GND " "Pin \"reg18\[61\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[62\] GND " "Pin \"reg18\[62\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[63\] GND " "Pin \"reg18\[63\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/intelFPGA_lite/18.1/RISC_V/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705299159942 "|CPU|reg18[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705299159942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705299160181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/RISC_V/output_files/CPU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/RISC_V/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299162417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705299162658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705299162658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4231 " "Implemented 4231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705299162905 ""} { "Info" "ICUT_CUT_TM_OPINS" "480 " "Implemented 480 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705299162905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3623 " "Implemented 3623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705299162905 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705299162905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705299162905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705299162927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 13:12:42 2024 " "Processing ended: Mon Jan 15 13:12:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705299162927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705299162927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705299162927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705299162927 ""}
