Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 21:23:46 2025
| Host         : LAPTOP-443U93OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file F:/pc_fa_7_3/timing_report_fa_based.txt
| Design       : pc_fa_7_3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                        Violations  
------  --------  ---------------------------------  ----------  
XDCB-2  Warning   Clock defined on multiple objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
COMB_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        COMB_CLK                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  COMB_CLK
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[3]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 5.278ns (49.921%)  route 5.295ns (50.080%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    R15                                               0.000   500.000 f  d[3] (IN)
                         net (fo=0)                   0.000   500.000    d[3]
    R15                                                               f  d_IBUF[3]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         1.477   501.477 f  d_IBUF[3]_inst/O
                         net (fo=3, routed)           2.006   503.483    d_IBUF[3]
    SLICE_X0Y89                                                       f  count_out_OBUF[2]_inst_i_2/I1
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124   503.607 r  count_out_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679   504.287    counter_inst/s2
    SLICE_X0Y89                                                       r  count_out_OBUF[2]_inst_i_1/I0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124   504.411 r  count_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.609   507.020    count_out_OBUF[2]
    J13                                                               r  count_out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.553   510.572 r  count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   510.572    count_out[2]
    J13                                                               r  count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[6]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.064ns  (logic 5.368ns (53.343%)  route 4.695ns (46.656%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    U18                                               0.000   500.000 f  d[6] (IN)
                         net (fo=0)                   0.000   500.000    d[6]
    U18                                                               f  d_IBUF[6]_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.494   501.494 f  d_IBUF[6]_inst/O
                         net (fo=3, routed)           2.190   503.684    d_IBUF[6]
    SLICE_X0Y89                                                       f  count_out_OBUF[0]_inst_i_1/I4
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.152   503.836 r  count_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.505   506.342    count_out_OBUF[0]
    H17                                                               r  count_out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.722   510.064 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   510.064    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[3]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.841ns  (logic 5.260ns (53.454%)  route 4.581ns (46.547%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    R15                                               0.000   500.000 f  d[3] (IN)
                         net (fo=0)                   0.000   500.000    d[3]
    R15                                                               f  d_IBUF[3]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         1.477   501.477 f  d_IBUF[3]_inst/O
                         net (fo=3, routed)           1.827   503.304    d_IBUF[3]
    SLICE_X0Y89                                                       f  count_out_OBUF[2]_inst_i_3/I0
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124   503.428 f  count_out_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.678   504.106    counter_inst/c2
    SLICE_X0Y89                                                       f  count_out_OBUF[1]_inst_i_1/I0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124   504.230 r  count_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.076   506.306    count_out_OBUF[1]
    K15                                                               r  count_out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         3.535   509.841 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   509.841    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[1]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.529ns (62.684%)  route 0.910ns (37.316%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    L16                                                               r  d_IBUF[1]_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  d_IBUF[1]_inst/O
                         net (fo=3, routed)           0.411     0.659    d_IBUF[1]
    SLICE_X0Y89                                                       r  count_out_OBUF[1]_inst_i_1/I3
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  count_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.499     1.202    count_out_OBUF[1]
    K15                                                               r  count_out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.439 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.439    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[1]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.546ns (57.531%)  route 1.141ns (42.469%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    L16                                                               r  d_IBUF[1]_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  d_IBUF[1]_inst/O
                         net (fo=3, routed)           0.412     0.660    d_IBUF[1]
    SLICE_X0Y89                                                       r  count_out_OBUF[2]_inst_i_1/I2
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.705 r  count_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.729     1.433    count_out_OBUF[2]
    J13                                                               r  count_out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.687 r  count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.687    count_out[2]
    J13                                                               r  count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.594ns (56.695%)  route 1.218ns (43.305%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    T18                                               0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    T18                                                               r  d_IBUF[5]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  d_IBUF[5]_inst/O
                         net (fo=3, routed)           0.528     0.793    d_IBUF[5]
    SLICE_X0Y89                                                       r  count_out_OBUF[0]_inst_i_1/I0
    SLICE_X0Y89          LUT5 (Prop_lut5_I0_O)        0.046     0.839 r  count_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.529    count_out_OBUF[0]
    H17                                                               r  count_out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.812 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.812    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





