// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtest_bsg.h for the primary calling header

#include "verilated.h"

#include "Vtest_bsg__Syms.h"
#include "Vtest_bsg___024root.h"

VL_ATTR_COLD void Vtest_bsg___024root___initial__TOP__1__PROF__bsg_mem_1rw_sync_mask_write_bit__l61(Vtest_bsg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtest_bsg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtest_bsg___024root___initial__TOP__1__PROF__bsg_mem_1rw_sync_mask_write_bit__l61\n"); );
    // Body
    VL_WRITEF("## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         32, els_p=          0 (%Ntest_bsg.DUT.bank)\n",
              vlSymsp->name());
}

VL_ATTR_COLD void Vtest_bsg___024root___initial__TOP__2__PROF__bsg_mem_1rw_sync_mask_write_bit__l61(Vtest_bsg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtest_bsg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtest_bsg___024root___initial__TOP__2__PROF__bsg_mem_1rw_sync_mask_write_bit__l61\n"); );
    // Body
    VL_WRITEF("## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          8, els_p=          0 (%Ntest_bsg.bank[3])\n",
              vlSymsp->name());
}

VL_ATTR_COLD void Vtest_bsg___024root___initial__TOP__3__PROF__bsg_mem_1rw_sync_mask_write_bit__l61(Vtest_bsg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtest_bsg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtest_bsg___024root___initial__TOP__3__PROF__bsg_mem_1rw_sync_mask_write_bit__l61\n"); );
    // Body
    VL_WRITEF("## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          8, els_p=          0 (%Ntest_bsg.bank[2])\n",
              vlSymsp->name());
}

VL_ATTR_COLD void Vtest_bsg___024root___initial__TOP__4__PROF__bsg_mem_1rw_sync_mask_write_bit__l61(Vtest_bsg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtest_bsg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtest_bsg___024root___initial__TOP__4__PROF__bsg_mem_1rw_sync_mask_write_bit__l61\n"); );
    // Body
    VL_WRITEF("## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          8, els_p=          0 (%Ntest_bsg.bank[1])\n",
              vlSymsp->name());
}

VL_ATTR_COLD void Vtest_bsg___024root___initial__TOP__5__PROF__bsg_mem_1rw_sync_mask_write_bit__l61(Vtest_bsg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtest_bsg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtest_bsg___024root___initial__TOP__5__PROF__bsg_mem_1rw_sync_mask_write_bit__l61\n"); );
    // Body
    VL_WRITEF("## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          8, els_p=          0 (%Ntest_bsg.bank[0])\n",
              vlSymsp->name());
}
