module all_gates_tb;
  reg a,b;
  wire and_out,or_out,not_out,nor_out,nand_out,
  xor_out,xnor_out,buf_out;
  
  all_gates g (and_out,or_out,not_out,nor_out,nand_out,
               xor_out,xnor_out,buf_out);
  
  initial begin
    a=0; b=0;
    #10 a=0; b=1;
    #10 a=1; b=0;
    #10 a=1; b=1;
    
  end
  initial begin
    $dumpfile ("all_gates.vcd");
    $dumpvars(0);
    
  end
endmodule
