
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118784                       # Number of seconds simulated
sim_ticks                                118783851613                       # Number of ticks simulated
final_tick                               1176642672926                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118998                       # Simulator instruction rate (inst/s)
host_op_rate                                   153229                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3277497                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953124                       # Number of bytes of host memory used
host_seconds                                 36242.24                       # Real time elapsed on the host
sim_insts                                  4312737904                       # Number of instructions simulated
sim_ops                                    5553356615                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       776448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1179648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1592832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       412160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3967616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1782016                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1782016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6066                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9216                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12444                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3220                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30997                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13922                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13922                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6536646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9931047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13409500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3469832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33401981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15002174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15002174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15002174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6536646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9931047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13409500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3469832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48404155                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142597662                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177186                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086922                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932104                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9386195                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671894                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437338                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87849                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104476799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128054720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109232                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262626                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4540769                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104762                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140508878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113316128     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782386      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364131      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380685      1.69%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271272      1.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124451      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779122      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976215      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514488      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140508878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162536                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898014                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103308832                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5953307                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845033                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109617                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292080                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6481                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154455940                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51306                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292080                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103824542                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3508327                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1293055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428433                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162433                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153008925                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          447                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402713                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8364                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214068776                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713172066                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713172066                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45809551                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33666                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17644                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806858                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308138                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1683615                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       110757                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25221571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57231642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140508878                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585928                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83139003     59.17%     59.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23720337     16.88%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11945530      8.50%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814913      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901955      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704453      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066958      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120170      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95559      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140508878                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977924     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157189     12.02%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172267     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114961297     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012661      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359557     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844094      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193631                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976128                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307380                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420314277                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174407606                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135081944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140501011                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200201                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978441                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159728                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292080                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2851018                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249721                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1158404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901398                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13033                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149972                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234833                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136822076                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110648                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371555                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953207                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292148                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842559                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959497                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135088726                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135081944                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81517031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221149758                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947294                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26771170                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957068                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136216798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87113275     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510715     16.53%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809504      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817155      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762121      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539087      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563242      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096235      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005464      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136216798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005464                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282404420                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302678575                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2088784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.425977                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.425977                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701274                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701274                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618288545                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186397478                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145827484                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142597662                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21025088                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18425426                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1637270                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10440745                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10151222                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1463051                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51515                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110872737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116879863                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21025088                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11614273                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23777411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5348929                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1810980                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12637197                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140163218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116385807     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1195201      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2191660      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1835253      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3368627      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3642312      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793941      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          623540      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10126877      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140163218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819648                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110045233                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2818781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23578696                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23306                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3697201                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2257423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4895                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131888935                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3697201                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110484729                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1322348                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737409                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23151339                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       770191                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130970015                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83280                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       454047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173923114                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    594234818                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    594234818                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140394773                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33528310                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18686                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2488648                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21811279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4232493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78399                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       942655                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129443285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121622678                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97852                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21389452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46001660                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140163218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89549498     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20603150     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10343003      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6802604      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7081364      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3662674      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1637335      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405846      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77744      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140163218                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302738     60.02%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125549     24.89%     84.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76070     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95994788     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1018404      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9340      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20397725     16.77%     96.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4202421      3.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121622678                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852908                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             504357                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004147                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384010780                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150851711                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118875365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122127035                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228719                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3926142                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130048                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3697201                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         897780                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47968                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129461969                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21811279                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4232493                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9346                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       791567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1765399                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120316987                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20083636                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1305688                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24285851                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18534648                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4202215                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843751                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118982474                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118875365                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68673124                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        162994235                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833642                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421322                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94340613                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107154059                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22308761                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1641730                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136466017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96668209     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15441939     11.32%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11165819      8.18%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2496051      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2840192      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1006236      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4215972      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848243      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1783356      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136466017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94340613                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107154059                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21987575                       # Number of memory references committed
system.switch_cpus1.commit.loads             17885130                       # Number of loads committed
system.switch_cpus1.commit.membars               9338                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16781141                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93535900                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1447486                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1783356                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264145481                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262622937                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2434444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94340613                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107154059                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94340613                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.511519                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.511519                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661586                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661586                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556668121                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156153832                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138377589                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142597662                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23651762                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19167007                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2054193                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9825122                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9095829                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2533208                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91568                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103411231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130174022                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23651762                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11629037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28445346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6652926                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3079507                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12067945                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1659784                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139488468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.553345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111043122     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2670226      1.91%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2048746      1.47%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4998906      3.58%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1131611      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1631229      1.17%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1230557      0.88%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          768408      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13965663     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139488468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165864                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.912876                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102189005                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4667650                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28012716                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       108955                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4510133                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4081449                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157040407                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80739                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4510133                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103049374                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1298644                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1898616                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27251826                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1479867                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155436310                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15974                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272856                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       161903                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218385574                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723942383                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723942383                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172496939                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45888635                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38397                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21689                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5029935                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15000392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7322976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123681                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1616546                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152690828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141882407                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192798                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27797475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60090764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139488468                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80047941     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24987074     17.91%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11681602      8.37%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8542398      6.12%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7611295      5.46%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3015034      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2988422      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       463563      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151139      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139488468                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         571527     68.95%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        113607     13.71%     82.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143716     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119076831     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2134352      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16708      0.01%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13405488      9.45%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7249028      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141882407                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.994984                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             828850                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005842                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424274930                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180527112                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138308685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142711257                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       348022                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3648030                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       223192                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4510133                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         826455                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93312                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152729209                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15000392                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7322976                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2288111                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139318808                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12878007                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2563599                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20125146                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19790518                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7247139                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.977006                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138490019                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138308685                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82975786                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229793977                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969923                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361088                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101054610                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124104549                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28626895                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058021                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134978335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692125                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84052157     62.27%     62.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23829224     17.65%     79.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10509716      7.79%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5502599      4.08%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4381150      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1578829      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1334310      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       999309      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2791041      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134978335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101054610                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124104549                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18452146                       # Number of memory references committed
system.switch_cpus2.commit.loads             11352362                       # Number of loads committed
system.switch_cpus2.commit.membars              16708                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17831468                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111822602                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2526525                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2791041                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284918738                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309973235                       # The number of ROB writes
system.switch_cpus2.timesIdled                  66743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3109194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101054610                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124104549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101054610                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.411095                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.411095                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708669                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708669                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628251155                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192668675                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146918684                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33416                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142597662                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22215058                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18314032                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1985106                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9170031                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8524902                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2331699                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87884                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108271812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122022775                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22215058                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10856601                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25515846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5870085                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2857436                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12562468                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140496910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114981064     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333112      0.95%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886347      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2462633      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763471      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2055118      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1183344      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1737262      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12094559      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140496910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155788                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855714                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107079933                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4447592                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25059308                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58497                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851579                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3547677                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147254309                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851579                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107823849                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1049261                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2071101                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24376870                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1324244                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146273469                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          353                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266302                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548066                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          230                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203982898                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683377381                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683377381                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166686067                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37296800                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38690                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22418                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003214                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13901196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7222926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119391                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1572056                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142150003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133038974                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27252                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20426933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48218622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140496910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.946917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84191029     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22682847     16.14%     76.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12569815      8.95%     85.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8097076      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7429960      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2963302      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1799604      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514921      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248356      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140496910                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63980     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93964     33.40%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123410     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111692665     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028434      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16272      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12134519      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7167084      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133038974                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.932967                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281354                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406883462                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162615916                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130494059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133320328                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323834                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2901609                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172513                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851579                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         788718                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108425                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142188652                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1365368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13901196                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7222926                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22377                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287377                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131236801                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11968959                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1802171                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19134391                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18390832                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7165432                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920329                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130494259                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130494059                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76437215                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207630726                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915121                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368140                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97619859                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119978928                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22218330                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017564                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136645330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878032                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684504                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88010042     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23382516     17.11%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9186394      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4726203      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4122563      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981706      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716616      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       807783      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2711507      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136645330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97619859                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119978928                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18049997                       # Number of memory references committed
system.switch_cpus3.commit.loads             10999584                       # Number of loads committed
system.switch_cpus3.commit.membars              16272                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17207665                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108144849                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448081                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2711507                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276131081                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288246158                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2100752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97619859                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119978928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97619859                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460744                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460744                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684582                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684582                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591356435                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181058878                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137929236                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32544                       # number of misc regfile writes
system.l20.replacements                          6076                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075048                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38844                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.676037                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11949.651197                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.940889                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3102.029466                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088169                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17702.290279                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364674                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094666                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37704                       # number of Writeback hits
system.l20.Writeback_hits::total                37704                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90555                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90555                       # number of overall hits
system.l20.overall_hits::total                  90555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6066                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6076                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6066                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6076                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6066                       # number of overall misses
system.l20.overall_misses::total                 6076                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3149025                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1769580614                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1772729639                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3149025                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1769580614                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1772729639                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3149025                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1769580614                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1772729639                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96621                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96631                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37704                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37704                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96621                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96631                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96621                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96631                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062781                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062878                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062781                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062878                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062781                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062878                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 291721.169469                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 291759.321758                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 291721.169469                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 291759.321758                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 314902.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 291721.169469                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 291759.321758                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4377                       # number of writebacks
system.l20.writebacks::total                     4377                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6066                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6076                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6066                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6076                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6066                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6076                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1382056921                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1384567325                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1382056921                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1384567325                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2510404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1382056921                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1384567325                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062781                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062878                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062781                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062878                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062781                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062878                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 227836.617376                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 227874.806616                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 227836.617376                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 227874.806616                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 251040.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 227836.617376                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 227874.806616                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9230                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264924                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41998                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.308015                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6257.752015                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4692.034725                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396370                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21800.821188                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.190971                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143190                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665308                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37441                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37441                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13712                       # number of Writeback hits
system.l21.Writeback_hits::total                13712                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37441                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37441                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37441                       # number of overall hits
system.l21.overall_hits::total                  37441                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9216                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9230                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9216                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9230                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9216                       # number of overall misses
system.l21.overall_misses::total                 9230                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4666159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3023504220                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3028170379                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4666159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3023504220                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3028170379                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4666159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3023504220                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3028170379                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46657                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46671                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13712                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13712                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46657                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46671                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46657                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46671                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197527                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197767                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197527                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197767                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197527                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197767                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328071.204427                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328079.130986                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328071.204427                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328079.130986                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328071.204427                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328079.130986                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2934                       # number of writebacks
system.l21.writebacks::total                     2934                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9216                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9230                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9216                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9230                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9216                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9230                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2434090284                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2437862277                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2434090284                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2437862277                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2434090284                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2437862277                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197527                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197767                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197527                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197767                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197527                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197767                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264115.699219                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264123.756988                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264115.699219                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264123.756988                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264115.699219                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264123.756988                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12457                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          915683                       # Total number of references to valid blocks.
system.l22.sampled_refs                         45225                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.247275                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6711.179783                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.939757                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5196.983474                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            73.298623                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20774.598364                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.204809                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000364                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.158599                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002237                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.633990                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        61270                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  61270                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24246                       # number of Writeback hits
system.l22.Writeback_hits::total                24246                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        61270                       # number of demand (read+write) hits
system.l22.demand_hits::total                   61270                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        61270                       # number of overall hits
system.l22.overall_hits::total                  61270                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12444                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12457                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12444                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12457                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12444                       # number of overall misses
system.l22.overall_misses::total                12457                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3027789                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3625210739                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3628238528                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3027789                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3625210739                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3628238528                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3027789                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3625210739                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3628238528                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        73714                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              73727                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24246                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24246                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        73714                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               73727                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        73714                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              73727                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.168815                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.168961                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.168815                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.168961                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.168815                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.168961                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291321.981598                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 291261.020149                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291321.981598                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 291261.020149                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291321.981598                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 291261.020149                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3981                       # number of writebacks
system.l22.writebacks::total                     3981                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12444                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12457                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12444                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12457                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12444                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12457                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2830155679                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2832353799                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2830155679                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2832353799                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2830155679                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2832353799                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.168815                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.168961                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.168815                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.168961                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.168815                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.168961                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227431.346753                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227370.458297                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227431.346753                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227370.458297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227431.346753                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227370.458297                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3234                       # number of replacements
system.l23.tagsinuse                     32767.968819                       # Cycle average of tags in use
system.l23.total_refs                          743848                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36002                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.661297                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13035.273486                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995873                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1614.152556                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.583047                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18098.963856                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397805                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049260                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.552337                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47856                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47856                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27303                       # number of Writeback hits
system.l23.Writeback_hits::total                27303                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47856                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47856                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47856                       # number of overall hits
system.l23.overall_hits::total                  47856                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3213                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3227                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3220                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3234                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3220                       # number of overall misses
system.l23.overall_misses::total                 3234                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4433978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1050489064                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1054923042                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2126073                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2126073                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4433978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1052615137                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1057049115                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4433978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1052615137                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1057049115                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51069                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51083                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27303                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27303                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51076                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51090                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51076                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51090                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062915                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063172                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.063043                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063300                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.063043                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063300                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 316712.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 326949.599751                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 326905.188100                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 303724.714286                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 303724.714286                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 316712.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 326899.110870                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 326855.013915                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 316712.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 326899.110870                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 326855.013915                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2630                       # number of writebacks
system.l23.writebacks::total                     2630                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3213                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3227                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3220                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3234                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3220                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3234                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3540323                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    845094541                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    848634864                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1677747                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1677747                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3540323                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    846772288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    850312611                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3540323                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    846772288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    850312611                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062915                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063172                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.063043                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063300                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.063043                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063300                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 252880.214286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 263023.511049                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 262979.505423                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 239678.142857                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 239678.142857                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 252880.214286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 262972.760248                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 262929.069573                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 252880.214286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 262972.760248                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 262929.069573                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.940884                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112413                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840204.387273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.940884                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104752                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3337025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3337025                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3337025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3337025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3337025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3337025                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104762                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104762                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104762                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104762                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104762                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 333702.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 333702.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 333702.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 333702.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3232025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3232025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3232025                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3232025                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 323202.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 323202.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96621                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230578                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96877                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1973.952311                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500213                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499787                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10966089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10966089                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675509                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675509                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399869                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399869                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399974                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36070267739                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36070267739                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18988899                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18988899                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36089256638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36089256638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36089256638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36089256638                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075483                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075483                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035181                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020968                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020968                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020968                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020968                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90205.211554                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90205.211554                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 180846.657143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 180846.657143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90229.006480                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90229.006480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90229.006480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90229.006480                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37704                       # number of writebacks
system.cpu0.dcache.writebacks::total            37704                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303248                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303248                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303353                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303353                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96621                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96621                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96621                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7873355405                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7873355405                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7873355405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7873355405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7873355405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7873355405                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81486.999772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81486.999772                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81486.999772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81486.999772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81486.999772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81486.999772                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995695                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924103171                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708138.948244                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995695                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12637181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12637181                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12637181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12637181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12637181                       # number of overall hits
system.cpu1.icache.overall_hits::total       12637181                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5583410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5583410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12637197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12637197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12637197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12637197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12637197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12637197                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46657                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227250688                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46913                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4844.087737                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.305108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.694892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825411                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174589                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18179047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18179047                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4083753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4083753                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9338                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22262800                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22262800                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22262800                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22262800                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166250                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166250                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166250                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24887454697                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24887454697                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24887454697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24887454697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24887454697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24887454697                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18345297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18345297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4083753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4083753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22429050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22429050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22429050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22429050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009062                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007412                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007412                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007412                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007412                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149698.975621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149698.975621                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149698.975621                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149698.975621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149698.975621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149698.975621                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13712                       # number of writebacks
system.cpu1.dcache.writebacks::total            13712                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119593                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119593                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46657                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46657                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46657                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5538092485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5538092485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5538092485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5538092485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5538092485                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5538092485                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118697.997835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118697.997835                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118697.997835                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118697.997835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118697.997835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118697.997835                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996207                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017148683                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050702.989919                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996207                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12067928                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12067928                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12067928                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12067928                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12067928                       # number of overall hits
system.cpu2.icache.overall_hits::total       12067928                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4056756                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4056756                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12067945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12067945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12067945                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12067945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12067945                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12067945                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73714                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180526026                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73970                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2440.530296                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.730511                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.269489                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901291                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098709                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9688049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9688049                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7066368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7066368                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21341                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16708                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16708                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16754417                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16754417                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16754417                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16754417                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185872                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       185872                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        185872                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       185872                       # number of overall misses
system.cpu2.dcache.overall_misses::total       185872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22718852458                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22718852458                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22718852458                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22718852458                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22718852458                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22718852458                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9873921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9873921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7066368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7066368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16940289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16940289                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16940289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16940289                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018825                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018825                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010972                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010972                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010972                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010972                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122228.482278                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122228.482278                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122228.482278                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122228.482278                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122228.482278                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122228.482278                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24246                       # number of writebacks
system.cpu2.dcache.writebacks::total            24246                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112158                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112158                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112158                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112158                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112158                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73714                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73714                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73714                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73714                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7728799833                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7728799833                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7728799833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7728799833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7728799833                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7728799833                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004351                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004351                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004351                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004351                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104848.466139                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104848.466139                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104848.466139                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104848.466139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104848.466139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104848.466139                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995866                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015785872                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043834.752515                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995866                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12562451                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12562451                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12562451                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12562451                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12562451                       # number of overall hits
system.cpu3.icache.overall_hits::total       12562451                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5296251                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5296251                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5296251                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5296251                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5296251                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5296251                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12562468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12562468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12562468                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12562468                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12562468                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12562468                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 311544.176471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 311544.176471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 311544.176471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 311544.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 311544.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 311544.176471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4550178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4550178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4550178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4550178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4550178                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4550178                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 325012.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 325012.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 325012.714286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 325012.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 325012.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 325012.714286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51076                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172429009                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51332                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3359.093918                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207123                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792877                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910965                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089035                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8913044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8913044                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7013369                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7013369                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17163                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17163                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16272                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16272                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15926413                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15926413                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15926413                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15926413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148481                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148481                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3514                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3514                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151995                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151995                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151995                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151995                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14224470113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14224470113                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    906352202                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    906352202                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15130822315                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15130822315                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15130822315                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15130822315                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9061525                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9061525                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7016883                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7016883                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16078408                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16078408                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16078408                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16078408                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016386                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016386                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000501                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000501                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009453                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009453                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009453                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009453                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95799.934759                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95799.934759                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 257926.067729                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 257926.067729                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99548.158262                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99548.158262                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99548.158262                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99548.158262                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3154266                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 225304.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27303                       # number of writebacks
system.cpu3.dcache.writebacks::total            27303                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97412                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97412                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3507                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3507                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100919                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100919                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100919                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100919                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51069                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51069                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51076                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51076                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51076                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51076                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4206282399                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4206282399                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2184173                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2184173                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4208466572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4208466572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4208466572                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4208466572                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82364.690889                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82364.690889                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 312024.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 312024.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82396.165949                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82396.165949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82396.165949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82396.165949                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
