Archi- tecture;Bits;Version;Intro- duced;Max # operands;Type;Design;Registers (excluding FP/vector);Instruction encoding;Branch evaluation;Endian- ness;Extensions;Open;Royalty free;
6502;8;;1975;1;Register Memory;CISC;3;Variable (8- to 32-bit);Condition register;Little;;;;
65k;64 (8?64)[1];;2006?;1;Memory Memory [citation needed];CISC;1;Variable (8-bit to 256 bytes);Compare and branch [citation needed];Little;;;;
68000 / 680x0;32;;1979;2;Register Memory;CISC;8 data and 8 address;Variable;Condition register;Big;;;;
8080;8;;1974;2;Register Memory;CISC;8;Variable (8 to 24 bits);Condition register;Little;;;;
8051;32 (8?32);;1977?;1;Register Register;CISC;32 in 4-bit 16 in 8-bit 8 in 16-bit 4 in 32-bit;Variable (8-bit to 128 bytes);Compare and branch;Little;;;;
8086 / x86;16, 32, 64 (16?32?64);;1978;2 (integer) 3 (AVX)[2];Register Memory;CISC;8 (+ 4 or 6 segment reg.) (16/32-bit) 16 (+ 2 segment reg. gs/cs) (64-bit);Variable (8086: 8- to 48-bit);Condition code;Little;x87, IA-32, MMX, 3DNow!, SSE, SSE2, PAE, x86-64, SSE3, SSE4, BMI, AVX, AES, FMA, XOP, F16C;No;No;
Alpha;64;;1992;3;Register Register;RISC;32 (including "zero");Fixed (32-bit);Condition register;Bi;MVI, BWX, FIX, CIX;No;;
ARC;16/32;ARCv2[3];1996;3;Register Register;RISC;16 or 32 including SP user can increase to 60;Variable (16- and 32-bit);Compare and branch;Bi;APEX User-defined instructions;;;
ARM;32/16;ARMv7 and earlier;1983;3;Register Register;RISC;7 in 16-bit thumb mode 15 in 32-bit;Fixed (32-bit), Thumb: Fixed (16-bit), Thumb-2: Variable (16- and 32-bit);Condition code;Bi;NEON, Jazelle, VFP, TrustZone, LPAE;;No;
ARMv8-A;64/32;ARMv8-A[4];2011[5];3;Register Register;RISC;32 (including the stack pointer/"zero" register);Fixed (32-bit). In ARMv7 compatibility mode: Thumb: Fixed (16-bit), Thumb-2: Variable (16- and 32-bit), A64;Condition code;Bi;none: all ARMv7 extensions are non-optional;;No;
AVR;8;;1997;2;Register Register;RISC;32 16 on "reduced architecture";Variable (mostly 16-bit, four instructions are 32-bit);Condition register, skip conditioned on an I/O or general purpose register bit, compare and skip;Little;;;;
AVR32;32;Rev 2;2006;2–3;;RISC;15;Variable[6];;Big;Java Virtual Machine;;;
Blackfin;32;;2000;;;RISC[7];8;;;Little[8];;;;
CDC Cyber;60;;1970s;3;Register Memory;RISC;24 (8 18-bit address reg., 8 18-bit index reg., 8 60-bit operand reg.);Variable (15, 30, and 60-bit);Compare and branch;n/a[9];Compare/Move Unit, additional Peripheral Processing Units;No;No;
Crusoe (native VLIW);32[10];;2000;1;Register Register[10];VLIW[10][11];1 in native push stack mode 6 in x86 emulation + 8 in x87/MMX mode + 50 in rename status 12 integer + 48 shadow + 4 debug in native VLIW mode[10][11];Variable (64- or 128-bit)[11];Condition code[10];Little;;;;
Elbrus (native VLIW);64;Elbrus-4S;2014;1;Register Register[10];VLIW;8-64;64;Condition code;Little;Just-in-time dynamic trans- lation: x87, IA-32, MMX, SSE, SSE2, x86-64, SSE3, AVX;No;No;
DLX;32;;1990;3;;RISC;32;Fixed (32-bit);;Big;;;;
eSi-RISC;16/32;;2009;3;Register Register;RISC;8–72;Variable (16- or 32-bit);Compare and branch and condition register;Bi;User-defined instructions;No;No;
Itanium (IA-64);64;;2001;;Register Register;EPIC;128;Fixed (128 bit bundles with 5 bit template tag and 3 instructions, each 41 bit long);Condition register;Bi (selectable);Intel Virtualization Technology;No;No;
M32R;32;;1997;;;RISC;16;Fixed (16- or 32-bit);;Bi;;;;
Mico32;32;;2006;3;Register Register;RISC;32[12];Fixed (32-bit);Compare and branch;Big;User-defined instructions;Yes[13];Yes;
MIPS;64 (32?64);5;1981;1–3;Register Register;RISC;4–32 (including "zero");Fixed (32-bit);Condition register;Bi;MDMX, MIPS-3D;Yes;Yes[14];
MMIX;64;;1999;3;Register Register;RISC;256;Fixed (32-bit);;Big;;Yes;Yes;
NS320xx;32;;1982;5;Memory Memory;CISC;8;Variable Huffman coded, up to 23 bytes long;Condition code;Little;BitBlt instructions;;;
OpenRISC;32, 64;;2010;3;Register Register;RISC;16 or 32;Fixed;;;;Yes;Yes;
PA-RISC (HP/PA);64 (32?64);2.0;1986;3;Register Register;RISC;32;Fixed (32-bit);Compare and branch;Big ? Bi;MAX;No;;
PDP-11;16;;1970–1990;3;Memory Memory;CISC;8 (includes stack pointer, though any register can act as stack pointer);Fixed (16);Condition code;Little;Floating Point, Commercial Instruction Set;No;No;
PowerPC;32/64 (32?64);2.07[15];1991;3;Register Register;RISC;32;Fixed (32-bit), Variable;Condition code;Big/Bi;AltiVec, APU, VSX, Cell;Yes;No;
RISC-V;32, 64, 128;;2010;;Register Register;RISC;32 (including "zero");Variable;Compare and branch;Little;;Yes;Yes;
RX;64/32/16;;2000;3;Memory Memory;CISC;4 integer + 4 address;Variable;Compare and branch;Little;;;No;
S+core;16/32;;2005;;;RISC;;;;Little;;;;
SPARC;64 (32?64);OSA2017[16];1985;3;Register Register;RISC;32 (including "zero");Fixed (32-bit);Condition code;Big ? Bi;VIS;Yes;Yes[17];
SuperH (SH);32;;1990s;2;Register Register Register Memory;RISC;16;Fixed (16- or 32-bit), Variable;Condition code (single bit);Bi;;;;
System/360 System/370 z/Architecture;64 (32?64);;1964;2 (most) 3 (FMA, distinct operand facility) 4 (some vector inst.);Register Memory Memory Memory Register Register;CISC;16;Variable (16-, 32-, or 48-bit);Condition code, compare and branch;Big;;No;No;
Transputer;32 (4?64);;1987;1;Stack machine;MISC;3 (as stack);Variable (8 ~ 120 bytes);Compare and branch;Little;;;;
VAX;32;;1977;6;Memory Memory;CISC;16;Variable;Compare and branch;Little;;;;
Z80;8;;1976;2;Register Memory;CISC;17;Variable (8 to 32 bits);Condition register;Little;;;;
Archi- tecture;Bits;Version;Intro- duced;Max # operands;Type;Design;Registers (excluding FP/vector);Instruction encoding;Branch evaluation;Endian- ness;Extensions;Open;Royalty free;
