/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [33:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[0] ? celloutsig_0_2z : celloutsig_0_0z[3];
  assign celloutsig_0_8z = celloutsig_0_0z[3] ? celloutsig_0_7z : celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_6z ? celloutsig_0_0z[1] : celloutsig_0_9z;
  assign celloutsig_0_21z = ~celloutsig_0_11z;
  assign celloutsig_0_6z = celloutsig_0_5z[2] | celloutsig_0_3z[2];
  assign celloutsig_1_3z = in_data[167] | celloutsig_1_0z[16];
  assign celloutsig_1_18z = in_data[137] ^ celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_8z ^ celloutsig_0_0z[4];
  assign celloutsig_0_15z = celloutsig_0_12z ^ in_data[61];
  assign celloutsig_0_18z = celloutsig_0_4z ^ in_data[63];
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[70:59] == in_data[21:10];
  assign celloutsig_1_4z = in_data[147:121] === { 10'h000, celloutsig_1_3z, 15'h0000, celloutsig_1_2z[0] };
  assign celloutsig_1_6z = celloutsig_1_0z[12:7] === { 5'h00, celloutsig_1_2z[0] };
  assign celloutsig_0_19z = { _00_[11:10], celloutsig_0_7z, celloutsig_0_13z } === { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z, in_data[153:151], celloutsig_1_13z[10:0] } >= { celloutsig_1_0z[12:5], celloutsig_1_10z[20:16], celloutsig_1_0z[14:8] };
  assign celloutsig_0_2z = in_data[12:7] >= { in_data[61:57], celloutsig_0_1z };
  assign celloutsig_0_28z = { in_data[75:46], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_9z } >= { in_data[86:68], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z } % { 1'h1, celloutsig_0_5z[4:0], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_0z[9:7] != { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[17:7], celloutsig_1_7z } != in_data[164:148];
  assign celloutsig_0_14z = { in_data[18:16], celloutsig_0_11z } != { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_7z = & { celloutsig_1_4z, in_data[156:152] };
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = & { celloutsig_0_21z, celloutsig_0_20z, in_data[38:25], celloutsig_0_0z };
  assign celloutsig_0_29z = & celloutsig_0_20z[16:9];
  assign celloutsig_0_11z = | { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_17z = | { celloutsig_0_5z[5:1], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_26z = celloutsig_0_8z & celloutsig_0_16z[5];
  assign celloutsig_1_1z = in_data[125] & celloutsig_1_0z[14];
  assign celloutsig_1_19z = ^ { celloutsig_1_1z, 1'h0, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_22z = ^ celloutsig_0_16z[5:3];
  assign celloutsig_0_0z = in_data[24:17] ~^ in_data[20:13];
  assign celloutsig_0_3z = celloutsig_0_0z[7:5] ~^ { in_data[39:38], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z } ~^ { _00_[13:3], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[139:122] ~^ in_data[154:137];
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z } ^ { in_data[10], celloutsig_0_8z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[7:3], celloutsig_0_4z };
  assign celloutsig_1_14z[0] = ~ celloutsig_1_8z;
  assign celloutsig_1_2z[0] = celloutsig_1_1z ^ celloutsig_1_0z[1];
  assign { celloutsig_1_10z[0], celloutsig_1_10z[18:16], celloutsig_1_10z[20:19] } = { celloutsig_1_7z, celloutsig_1_0z[17:15], celloutsig_1_0z[4:3] } ^ { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign { celloutsig_1_13z[0], celloutsig_1_13z[10:1] } = { celloutsig_1_1z, in_data[150:141] } ^ { celloutsig_1_0z[7], celloutsig_1_0z[17:8] };
  assign celloutsig_1_14z[2:1] = celloutsig_1_0z[10:9] ~^ in_data[135:134];
  assign { celloutsig_1_10z[33:21], celloutsig_1_10z[15:1] } = { celloutsig_1_0z[17:5], celloutsig_1_0z[14:0] };
  assign celloutsig_1_13z[13:11] = in_data[153:151];
  assign celloutsig_1_2z[15:1] = 15'h0000;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
