# awesome-riscv [![Awesome](https://awesome.re/badge.svg)](https://awesome.re)

A curated list of awesome RISC-V implementations

## Open Source implementations

|Repository|Language|arch|microarch|Target|License|
|-|-|-|-|-|-|
|[fwrisc](https://github.com/mballance/fwrisc-s)|Verilog|rv32i[mc]||FPGA|Apache2|
|[ibex](https://github.com/lowRISC/ibex)|SystemVerilog|rv32imc|2 stage|ASIC|Apache2|
|[PicoRV32](https://github.com/cliffordwolf/picorv32)|Verilog|rv32imc|?|ASIC+FPGA|ISC|
|[Rocket](https://github.com/chipsalliance/rocket-chip)|Scala|rv32ima|5? stage|ASIC|BSD|
|[SERV](https://github.com/olofk/serv)|Verilog|rv32||FPGA|ISC|
|[SweRV](https://github.com/chipsalliance/Cores-SweRV)|SystemVerilog|rv32imc||ASIC|Apache2|
|[VexRiscv](https://github.com/SpinalHDL/VexRiscv)|Scala|rv32imca|2-5 stage|FPGA|MIT|
|[riscv-mini](https://github.com/ucb-bar/riscv-mini)|Scala|rv32i|3 stage|ASIC|BSD|
|[Minerva](https://github.com/lambdaconcept/minerva)|nMigen|rv32im|6 stage|FPGA|BSD|

## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, Aliaksei Chapyzhenka has waived all copyright and related or neighboring rights to this work.
