ARM GAS  /tmp/ccfQDJWv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RCC_Delay,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	RCC_Delay:
  24              	.LVL0:
  25              	.LFB78:
  26              		.file 1 "base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c"
   1:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
   2:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
   3:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @file    stm32f1xx_hal_rcc.c
   4:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  11:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
  12:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  13:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  15:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  16:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled,
  18:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  28:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS)
  32:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 2


  33:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  35:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  36:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  37:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  38:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       from/to registers.
  39:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  42:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  43:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       Workarounds:
  44:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  47:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
  48:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  49:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @attention
  50:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  51:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  52:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  53:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  54:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  55:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  56:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  57:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  58:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  59:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  60:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  61:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  62:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  63:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #include "stm32f1xx_hal.h"
  64:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  65:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @addtogroup STM32F1xx_HAL_Driver
  66:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  67:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  68:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  69:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC RCC
  70:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** * @brief RCC HAL module driver
  71:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  72:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  73:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  74:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  75:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  76:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  77:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  78:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  79:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  * @{
  80:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  */
  81:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
  82:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
  83:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  84:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  87:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  88:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  89:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/ccfQDJWv.s 			page 3


  90:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  93:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
  94:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
  95:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  96:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  97:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  98:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
  99:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 100:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 101:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 103:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 104:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay);
 107:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 108:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 109:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 110:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 112:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 113:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 116:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 117:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
 118:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 119:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 121:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 122:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 124:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and APB2).
 125:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 126:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 128:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the PLL as System clock source.
 129:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 130:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source.
 131:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 132:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 24 MHz (STM32F100xx) or 4 to 16 MHz (STM32F101x/STM32F102
 133:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 134:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 135:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 136:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 137:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 138:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz for STM
 139:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 140:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 141:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 144:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI
 145:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
 146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 4


 147:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI,
 148:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE or PLL clock (divided by 2) on PA8 pin + PLL2CLK, PLL3CLK/2, PLL3CLK and XTI for STM3
 149:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 150:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 151:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE and PLL.
 153:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 154:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 155:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 156:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 157:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 158:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 159:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 160:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 161:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 162:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               divided by 128.
 163:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) USB OTG FS and RTC: USB OTG FS require a frequency equal to 48 MHz
 164:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 165:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) I2S interface on STM32F105x/STM32F107x can be derived from PLL3CLK
 166:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 167:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 168:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For STM32F10xxx, the maximum frequency of the SYSCLK and HCLK/PCLK2 is 72 MHz, PCLK1 36 M
 169:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           For STM32F100xx, the maximum frequency of the SYSCLK and HCLK/PCLK1/PCLK2 is 24 MHz.
 170:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 171:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 172:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 173:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 174:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 175:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*
 176:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 177:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 178:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 179:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 180:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 181:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 182:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 183:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 184:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 185:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 186:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 187:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 188:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 189:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 192:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSE, PLL, PLL2 and PLL3 are OFF
 193:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 195:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All interrupts disabled
 196:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All flags are cleared
 197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 198:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - Peripheral clocks
 199:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL_StatusTypeDef
 201:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
ARM GAS  /tmp/ccfQDJWv.s 			page 5


 204:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 205:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 206:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 209:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSION bit */
 210:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 211:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 212:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till HSI is ready */
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 216:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 217:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 219:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 220:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value */
 222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 223:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 224:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 226:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR register */
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 230:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 232:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 234:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 236:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 238:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 241:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 245:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 246:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 247:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Second step is to clear PLLON bit */
 252:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 253:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 259:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccfQDJWv.s 			page 6


 261:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 262:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 263:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Ensure to reset PLLSRC and PLLMUL bits */
 264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 265:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 266:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 269:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEON & CSSON bits */
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 271:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 272:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 276:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 277:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 278:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 280:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 282:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 283:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 284:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_PLL2_SUPPORT)
 285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 286:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Clear PLL2ON bit */
 289:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 290:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 291:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL2 is disabled */
 292:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != RESET)
 293:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 295:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 296:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 297:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 298:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 299:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_PLL2_SUPPORT */
 300:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 301:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_PLLI2S_SUPPORT)
 302:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 303:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 304:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Clear PLL3ON bit */
 306:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 307:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 308:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL3 is disabled */
 309:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != RESET)
 310:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 311:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 312:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 313:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 314:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 316:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_PLLI2S_SUPPORT */
 317:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 7


 318:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR2 register */
 320:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 321:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1 */
 322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 323:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset all CSR flags */
 324:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 326:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Disable all interrupts */
 327:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 330:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 332:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 333:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 334:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 336:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 337:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 338:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB 
 339:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 340:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 341:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 342:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 343:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 344:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 345:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 346:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 347:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 349:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t pll_config;
 351:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check Null pointer */
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 354:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 355:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 356:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 357:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 359:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 360:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 361:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 363:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 365:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 366:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 370:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 372:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccfQDJWv.s 			page 8


 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 377:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 378:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 380:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 381:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 382:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE State */
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 384:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 385:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 387:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 388:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 390:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 392:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 394:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 395:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 396:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 397:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 398:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 399:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 401:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 402:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 404:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 406:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 407:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 408:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 409:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 410:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 411:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 412:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 413:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 415:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 416:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 417:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 418:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 419:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 420:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 423:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 424:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 426:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 427:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 428:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 429:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 430:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 431:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccfQDJWv.s 			page 9


 432:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 433:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 434:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 435:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 436:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 437:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 438:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI State */
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 440:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 441:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 442:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 443:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 444:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 445:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 446:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 447:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 449:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 451:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 452:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 453:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 454:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 455:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 456:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 457:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 458:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 459:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 460:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 461:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 462:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 463:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 464:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 465:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 466:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 467:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 469:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 471:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 472:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 473:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 474:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 475:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 476:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 477:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 478:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 480:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 481:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 482:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 483:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 484:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSI State */
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 486:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 487:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 488:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
ARM GAS  /tmp/ccfQDJWv.s 			page 10


 489:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 490:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 491:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 492:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 493:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is ready */
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 495:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 497:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 498:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 499:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 500:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 501:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
 502:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           should be added.*/
 503:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       RCC_Delay(1);
 504:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 505:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 506:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 507:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 508:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 509:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 510:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 511:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 512:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 513:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 515:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 517:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 518:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 519:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 520:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 521:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 522:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 523:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 524:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 525:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 526:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 527:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 528:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 529:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 530:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 531:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 532:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 533:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 534:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 536:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 537:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 538:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 539:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 540:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 541:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 542:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 543:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 544:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 545:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
ARM GAS  /tmp/ccfQDJWv.s 			page 11


 546:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 548:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 550:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 551:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 552:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 553:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 554:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 555:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 556:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 558:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 559:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 560:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 561:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 562:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 563:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 564:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is ready */
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 566:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 568:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 569:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 570:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 571:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 572:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 573:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 574:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 575:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 576:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 577:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 578:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 579:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 580:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 581:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 582:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 583:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 584:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 585:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 586:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 587:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 588:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 589:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 590:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 591:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 592:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 593:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 594:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 595:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 596:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL2 Configuration -----------------------*/
 597:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 598:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
 599:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 600:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 601:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* This bit can not be cleared if the PLL2 clock is used indirectly as system
 602:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       clock (i.e. it is used as PLL clock entry that is used as system clock). */
ARM GAS  /tmp/ccfQDJWv.s 			page 12


 603:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 604:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 605:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 606:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 607:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 608:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 609:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 610:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 611:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 612:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 613:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 614:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
 615:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
 616:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 617:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Prediv2 can be written only when the PLLI2S is disabled. */
 618:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Return an error only if new value is different from the programmed value */
 619:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 620:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 621:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 622:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 623:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 624:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 625:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 626:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 627:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 628:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 629:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 630:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 631:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 632:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 633:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 634:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 635:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 636:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 637:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 638:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 639:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 640:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv2 factor --------------------------------*/
 641:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 642:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 643:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL2 multiplication factors. */
 644:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 645:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 646:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL2. */
 647:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_ENABLE();
 648:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 649:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 650:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 651:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 652:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is ready */
 653:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 654:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 655:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 656:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 657:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 658:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 659:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccfQDJWv.s 			page 13


 660:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 661:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 662:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 663:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Set PREDIV1 source to HSE */
 664:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 665:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 666:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 667:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 668:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 669:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 670:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 671:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 672:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 673:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 674:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 675:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 676:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 677:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 678:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 679:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 680:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 681:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 682:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 683:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 684:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
 685:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 686:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 687:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 688:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 689:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 690:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 691:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 692:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 693:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 694:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 695:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 696:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 697:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 698:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 699:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 700:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 701:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 702:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 703:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 704:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 705:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 706:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 707:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 708:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 709:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 710:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 711:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 712:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 713:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 714:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv factor --------------------------------*/
 715:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* It can be written only when the PLL is disabled. Not used in PLL source is different tha
 716:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
ARM GAS  /tmp/ccfQDJWv.s 			page 14


 717:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 718:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Check the parameter */
 719:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 720:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 721:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
 722:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 723:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 source */
 724:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 725:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 726:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 727:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 Value */
 728:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 729:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 730:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 731:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL clock source and multiplication factors. */
 732:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 733:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 734:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL. */
 735:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 736:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 737:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 738:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 739:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 740:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 741:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 742:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 743:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 744:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 745:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 746:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 747:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 748:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 749:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 750:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 751:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 752:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 753:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 754:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 755:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 756:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 757:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 758:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 759:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 760:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 761:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 762:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 763:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 764:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 765:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 766:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 767:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 768:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 769:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 770:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 771:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 772:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 773:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccfQDJWv.s 			page 15


 774:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 775:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 776:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 777:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 779:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 780:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 781:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 782:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 783:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 784:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 785:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 786:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 787:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 788:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 789:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 790:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 791:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 792:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 793:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 794:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 795:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency
 796:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 797:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 798:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 799:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 800:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 801:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 802:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 803:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 804:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 805:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 806:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 807:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 808:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 809:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 810:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         currently used as system clock source.
 811:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 812:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 813:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 814:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 815:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 816:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 817:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check Null pointer */
 818:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 819:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 820:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 821:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 822:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 823:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 824:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 825:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 826:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 827:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 828:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock
 829:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     (HCLK) of the device. */
 830:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 16


 831:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 832:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 833:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 834:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 835:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 836:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 837:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 838:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 839:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 840:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 841:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 842:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 843:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 844:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 845:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 846:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 847:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*-------------------------- HCLK Configuration --------------------------*/
 848:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 849:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 850:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 851:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     a non-spec phase whatever we decrease or increase HCLK. */
 852:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 853:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 854:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 855:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 856:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 857:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 858:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 859:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 860:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 861:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 862:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 863:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 864:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 865:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 866:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 867:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 868:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 869:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 870:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 871:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 872:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 873:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 874:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 875:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE ready flag */
 876:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 877:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 878:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 879:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 880:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 881:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 882:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 883:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 884:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the PLL ready flag */
 885:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 886:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 887:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /tmp/ccfQDJWv.s 			page 17


 888:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 889:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 890:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 891:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 892:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 893:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI ready flag */
 894:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 895:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 896:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 897:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 898:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 899:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 900:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 901:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Get Start Tick */
 902:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 903:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 905:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 906:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 907:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 908:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_TIMEOUT;
 909:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 910:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 911:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 912:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 913:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 914:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 915:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 916:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 917:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 918:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 919:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 920:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 921:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 922:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 923:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 924:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 925:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 926:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 927:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 928:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 929:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*-------------------------- PCLK1 Configuration ---------------------------*/
 930:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 931:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 932:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 933:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 934:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 935:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 936:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 937:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 938:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 939:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 940:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 941:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 942:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 943:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
ARM GAS  /tmp/ccfQDJWv.s 			page 18


 945:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 946:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 947:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 948:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 949:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 950:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 951:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 952:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 953:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 954:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 955:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 956:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 957:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 958:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 959:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
 960:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 961:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 962:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 963:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 964:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 965:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     frequencies.
 966:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 967:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 968:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 969:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 970:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 971:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 972:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 973:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 974:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 975:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 976:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 977:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 978:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 979:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 980:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 981:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 982:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 983:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F105xC
 984:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 985:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 986:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 987:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE      XT1 external 3-25 MHz oscillator clock selecte
 988:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 989:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 990:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F107xC
 991:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 992:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 993:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 994:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected as
 995:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 996:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 997:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 998:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 999:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
1000:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1001:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccfQDJWv.s 			page 19


1002:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1003:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1004:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
1005:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1006:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1007:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1008:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1009:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1010:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1011:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning */
1012:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1013:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCODiv);
1014:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1015:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1016:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
1017:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
1018:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
1019:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
1020:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1021:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
1023:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1024:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
1025:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1026:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO clock source */
1027:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
1028:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1029:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1030:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1031:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1032:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1033:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1034:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1035:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1036:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
1037:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1038:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1039:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1040:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1041:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
1042:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1043:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1044:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1045:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
1046:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1047:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1048:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
1049:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1050:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
1051:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1052:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1053:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1054:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1055:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1056:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1057:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         constant and the selected clock source:
1058:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
ARM GAS  /tmp/ccfQDJWv.s 			page 20


1059:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
1060:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
1061:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
1062:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
1063:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
1064:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
1065:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               in voltage and temperature.
1066:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
1067:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1068:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1069:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                have wrong result.
1070:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1071:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1072:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         value for HSE crystal.
1073:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1074:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1075:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1076:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1077:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1078:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1079:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1080:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval SYSCLK frequency
1081:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1082:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1083:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1084:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1085:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
1086:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
1087:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1088:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
1089:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1090:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
1091:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1092:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[2] = {1, 2};
1093:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1094:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1095:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1096:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
1097:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
1098:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1099:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t prediv2 = 0U, pll2mul = 0U;
1100:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1101:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
1103:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1104:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
1106:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1107:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
1108:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1109:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1110:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1111:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1112:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1113:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
1115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
ARM GAS  /tmp/ccfQDJWv.s 			page 21


1116:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1117:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1118:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1
1119:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_
1121:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1122:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1123:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1124:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
1125:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1126:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLL2 selected as Prediv1 source */
1127:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
1128:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
1129:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
1130:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint
1131:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1132:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         else
1133:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1134:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1135:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
1136:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1137:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1138:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using floa
1139:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* In this case need to divide pllclk by 2 */
1140:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
1141:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1142:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = pllclk / 2;
1143:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1144:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1145:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
1147:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1148:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1149:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
1150:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1151:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
1152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
1153:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1154:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = pllclk;
1155:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1156:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1157:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1158:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     default: /* HSI used as system clock */
1159:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1160:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1161:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1162:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1163:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1164:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return sysclockfreq;
1165:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1166:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1167:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1168:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1169:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1170:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1171:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1172:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
ARM GAS  /tmp/ccfQDJWv.s 			page 22


1173:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated within this function
1174:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HCLK frequency
1175:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1176:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1177:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1178:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
1179:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1180:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1181:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1182:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1183:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1184:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1185:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1186:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1187:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1188:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1189:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
1191:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1192:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1193:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1195:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1196:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1198:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1199:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1201:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
1203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1204:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1205:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1206:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1209:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * will be configured.
1210:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1211:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1212:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1216:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1217:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
1219:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                                       | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1220:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Prediv1 source --------------------------------------------------*/
1223:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
1224:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
1225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1226:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
ARM GAS  /tmp/ccfQDJWv.s 			page 23


1230:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
1232:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1234:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1236:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1238:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1241:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
1243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1245:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1246:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1247:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
1252:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1253:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
1255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1259:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1261:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1262:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1263:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1265:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1266:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
1269:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1271:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1272:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1276:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1277:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1278:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
1280:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1282:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1283:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1284:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1286:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccfQDJWv.s 			page 24


1287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
1288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
1289:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
1290:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL2 configuration -----------------------------------------------*/
1291:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
1292:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1293:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
1294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1295:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1296:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1297:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
1298:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1299:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
1300:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
1301:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
1302:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1303:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1304:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal
1306:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1307:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1308:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * contains the current clock configuration.
1309:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1310:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1311:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1312:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1313:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1314:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1316:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1317:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1318:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1320:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1321:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
1323:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1324:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
1326:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1327:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
1329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1330:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
1332:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1333:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if   defined(FLASH_ACR_LATENCY)
1334:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
1336:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1337:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* For VALUE lines devices, only LATENCY_0 can be set*/
1338:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)FLASH_LATENCY_0;
1339:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1340:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1341:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1342:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1343:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
ARM GAS  /tmp/ccfQDJWv.s 			page 25


1344:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1345:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1346:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1347:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1349:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1351:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1354:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1355:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1356:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1357:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1359:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1360:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1361:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
1362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  mdelay: specifies the delay time length, in milliseconds.
1363:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1365:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay)
1366:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
  27              		.loc 1 1366 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              		.loc 1 1366 1 is_stmt 0 view .LVU1
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
1367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
  36              		.loc 1 1367 3 is_stmt 1 view .LVU2
  37              		.loc 1 1367 56 is_stmt 0 view .LVU3
  38 0002 084B     		ldr	r3, .L4
  39 0004 1B68     		ldr	r3, [r3]
  40 0006 084A     		ldr	r2, .L4+4
  41 0008 A2FB0323 		umull	r2, r3, r2, r3
  42 000c 5B0A     		lsrs	r3, r3, #9
  43              		.loc 1 1367 32 view .LVU4
  44 000e 00FB03F3 		mul	r3, r0, r3
  45              		.loc 1 1367 17 view .LVU5
  46 0012 0193     		str	r3, [sp, #4]
  47              	.L2:
1368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   do
  48              		.loc 1 1368 3 is_stmt 1 discriminator 1 view .LVU6
1369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1370:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __NOP();
  49              		.loc 1 1370 5 discriminator 1 view .LVU7
  50              		.syntax unified
  51              	@ 1370 "base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c" 1
  52 0014 00BF     		nop
  53              	@ 0 "" 2
1371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1372:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (Delay --);
  54              		.loc 1 1372 10 discriminator 1 view .LVU8
ARM GAS  /tmp/ccfQDJWv.s 			page 26


  55              		.loc 1 1372 16 is_stmt 0 discriminator 1 view .LVU9
  56              		.thumb
  57              		.syntax unified
  58 0016 019B     		ldr	r3, [sp, #4]
  59 0018 5A1E     		subs	r2, r3, #1
  60 001a 0192     		str	r2, [sp, #4]
  61              		.loc 1 1372 10 discriminator 1 view .LVU10
  62 001c 002B     		cmp	r3, #0
  63 001e F9D1     		bne	.L2
1373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
  64              		.loc 1 1373 1 view .LVU11
  65 0020 02B0     		add	sp, sp, #8
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 0
  68              		@ sp needed
  69 0022 7047     		bx	lr
  70              	.L5:
  71              		.align	2
  72              	.L4:
  73 0024 00000000 		.word	SystemCoreClock
  74 0028 D34D6210 		.word	274877907
  75              		.cfi_endproc
  76              	.LFE78:
  78              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  79              		.align	1
  80              		.global	HAL_RCC_DeInit
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu softvfp
  86              	HAL_RCC_DeInit:
  87              	.LFB65:
 203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
  88              		.loc 1 203 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92 0000 70B5     		push	{r4, r5, r6, lr}
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 16
  95              		.cfi_offset 4, -16
  96              		.cfi_offset 5, -12
  97              		.cfi_offset 6, -8
  98              		.cfi_offset 14, -4
 204:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  99              		.loc 1 204 3 view .LVU13
 207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 100              		.loc 1 207 3 view .LVU14
 207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 101              		.loc 1 207 15 is_stmt 0 view .LVU15
 102 0002 FFF7FEFF 		bl	HAL_GetTick
 103              	.LVL1:
 104 0006 0446     		mov	r4, r0
 105              	.LVL2:
 210:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 106              		.loc 1 210 3 is_stmt 1 view .LVU16
 107 0008 364A     		ldr	r2, .L27
ARM GAS  /tmp/ccfQDJWv.s 			page 27


 108 000a 1368     		ldr	r3, [r2]
 109 000c 43F00103 		orr	r3, r3, #1
 110 0010 1360     		str	r3, [r2]
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 111              		.loc 1 213 3 view .LVU17
 112              	.LVL3:
 113              	.L7:
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 114              		.loc 1 213 43 view .LVU18
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 115              		.loc 1 213 10 is_stmt 0 view .LVU19
 116 0012 344B     		ldr	r3, .L27
 117 0014 1B68     		ldr	r3, [r3]
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 118              		.loc 1 213 43 view .LVU20
 119 0016 13F0020F 		tst	r3, #2
 120 001a 07D1     		bne	.L22
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 121              		.loc 1 215 5 is_stmt 1 view .LVU21
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 122              		.loc 1 215 10 is_stmt 0 view .LVU22
 123 001c FFF7FEFF 		bl	HAL_GetTick
 124              	.LVL4:
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 125              		.loc 1 215 24 view .LVU23
 126 0020 001B     		subs	r0, r0, r4
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 127              		.loc 1 215 8 view .LVU24
 128 0022 0228     		cmp	r0, #2
 129 0024 F5D9     		bls	.L7
 217:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 130              		.loc 1 217 14 view .LVU25
 131 0026 0324     		movs	r4, #3
 132              	.LVL5:
 133              	.L8:
 330:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 134              		.loc 1 330 1 view .LVU26
 135 0028 2046     		mov	r0, r4
 136 002a 70BD     		pop	{r4, r5, r6, pc}
 137              	.LVL6:
 138              	.L22:
 222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 139              		.loc 1 222 3 is_stmt 1 view .LVU27
 140 002c 2D4D     		ldr	r5, .L27
 141 002e 2B68     		ldr	r3, [r5]
 142 0030 23F0F803 		bic	r3, r3, #248
 143 0034 43F08003 		orr	r3, r3, #128
 144 0038 2B60     		str	r3, [r5]
 225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 145              		.loc 1 225 3 view .LVU28
 225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 146              		.loc 1 225 15 is_stmt 0 view .LVU29
 147 003a FFF7FEFF 		bl	HAL_GetTick
 148              	.LVL7:
 149 003e 0446     		mov	r4, r0
 150              	.LVL8:
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 28


 151              		.loc 1 228 3 is_stmt 1 view .LVU30
 152 0040 0023     		movs	r3, #0
 153 0042 6B60     		str	r3, [r5, #4]
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 154              		.loc 1 231 3 view .LVU31
 155              	.LVL9:
 156              	.L10:
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 157              		.loc 1 231 44 view .LVU32
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 158              		.loc 1 231 10 is_stmt 0 view .LVU33
 159 0044 274B     		ldr	r3, .L27
 160 0046 5B68     		ldr	r3, [r3, #4]
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 161              		.loc 1 231 44 view .LVU34
 162 0048 13F00C0F 		tst	r3, #12
 163 004c 08D0     		beq	.L23
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 164              		.loc 1 233 5 is_stmt 1 view .LVU35
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 165              		.loc 1 233 10 is_stmt 0 view .LVU36
 166 004e FFF7FEFF 		bl	HAL_GetTick
 167              	.LVL10:
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 168              		.loc 1 233 24 view .LVU37
 169 0052 001B     		subs	r0, r0, r4
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 170              		.loc 1 233 8 view .LVU38
 171 0054 41F28833 		movw	r3, #5000
 172 0058 9842     		cmp	r0, r3
 173 005a F3D9     		bls	.L10
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 174              		.loc 1 235 14 view .LVU39
 175 005c 0324     		movs	r4, #3
 176              	.LVL11:
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 177              		.loc 1 235 14 view .LVU40
 178 005e E3E7     		b	.L8
 179              	.LVL12:
 180              	.L23:
 240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 181              		.loc 1 240 3 is_stmt 1 view .LVU41
 240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 182              		.loc 1 240 19 is_stmt 0 view .LVU42
 183 0060 214B     		ldr	r3, .L27+4
 184 0062 224A     		ldr	r2, .L27+8
 185 0064 1A60     		str	r2, [r3]
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 186              		.loc 1 243 3 is_stmt 1 view .LVU43
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 187              		.loc 1 243 7 is_stmt 0 view .LVU44
 188 0066 224B     		ldr	r3, .L27+12
 189 0068 1868     		ldr	r0, [r3]
 190 006a FFF7FEFF 		bl	HAL_InitTick
 191              	.LVL13:
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 192              		.loc 1 243 6 view .LVU45
ARM GAS  /tmp/ccfQDJWv.s 			page 29


 193 006e 0446     		mov	r4, r0
 194              	.LVL14:
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 195              		.loc 1 243 6 view .LVU46
 196 0070 08B1     		cbz	r0, .L24
 245:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 197              		.loc 1 245 12 view .LVU47
 198 0072 0124     		movs	r4, #1
 199 0074 D8E7     		b	.L8
 200              	.L24:
 249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 201              		.loc 1 249 3 is_stmt 1 view .LVU48
 249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 202              		.loc 1 249 15 is_stmt 0 view .LVU49
 203 0076 FFF7FEFF 		bl	HAL_GetTick
 204              	.LVL15:
 205 007a 0546     		mov	r5, r0
 206              	.LVL16:
 252:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 207              		.loc 1 252 3 is_stmt 1 view .LVU50
 208 007c 194A     		ldr	r2, .L27
 209 007e 1368     		ldr	r3, [r2]
 210 0080 23F08073 		bic	r3, r3, #16777216
 211 0084 1360     		str	r3, [r2]
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 212              		.loc 1 255 3 view .LVU51
 213              	.LVL17:
 214              	.L12:
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 215              		.loc 1 255 43 view .LVU52
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 216              		.loc 1 255 10 is_stmt 0 view .LVU53
 217 0086 174B     		ldr	r3, .L27
 218 0088 1B68     		ldr	r3, [r3]
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 219              		.loc 1 255 43 view .LVU54
 220 008a 13F0007F 		tst	r3, #33554432
 221 008e 06D0     		beq	.L25
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 222              		.loc 1 257 5 is_stmt 1 view .LVU55
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 223              		.loc 1 257 10 is_stmt 0 view .LVU56
 224 0090 FFF7FEFF 		bl	HAL_GetTick
 225              	.LVL18:
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 226              		.loc 1 257 24 view .LVU57
 227 0094 401B     		subs	r0, r0, r5
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 228              		.loc 1 257 8 view .LVU58
 229 0096 0228     		cmp	r0, #2
 230 0098 F5D9     		bls	.L12
 259:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 231              		.loc 1 259 14 view .LVU59
 232 009a 0324     		movs	r4, #3
 233 009c C4E7     		b	.L8
 234              	.L25:
 264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 30


 235              		.loc 1 264 3 is_stmt 1 view .LVU60
 236 009e 114E     		ldr	r6, .L27
 237 00a0 0023     		movs	r3, #0
 238 00a2 7360     		str	r3, [r6, #4]
 267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 239              		.loc 1 267 3 view .LVU61
 267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 240              		.loc 1 267 15 is_stmt 0 view .LVU62
 241 00a4 FFF7FEFF 		bl	HAL_GetTick
 242              	.LVL19:
 243 00a8 0546     		mov	r5, r0
 244              	.LVL20:
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 245              		.loc 1 270 3 is_stmt 1 view .LVU63
 246 00aa 3368     		ldr	r3, [r6]
 247 00ac 23F41023 		bic	r3, r3, #589824
 248 00b0 3360     		str	r3, [r6]
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 249              		.loc 1 273 3 view .LVU64
 250              	.LVL21:
 251              	.L14:
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 252              		.loc 1 273 43 view .LVU65
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 253              		.loc 1 273 10 is_stmt 0 view .LVU66
 254 00b2 0C4B     		ldr	r3, .L27
 255 00b4 1B68     		ldr	r3, [r3]
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 256              		.loc 1 273 43 view .LVU67
 257 00b6 13F4003F 		tst	r3, #131072
 258 00ba 06D0     		beq	.L26
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 259              		.loc 1 275 5 is_stmt 1 view .LVU68
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 260              		.loc 1 275 10 is_stmt 0 view .LVU69
 261 00bc FFF7FEFF 		bl	HAL_GetTick
 262              	.LVL22:
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 263              		.loc 1 275 24 view .LVU70
 264 00c0 401B     		subs	r0, r0, r5
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 265              		.loc 1 275 8 view .LVU71
 266 00c2 6428     		cmp	r0, #100
 267 00c4 F5D9     		bls	.L14
 277:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 268              		.loc 1 277 14 view .LVU72
 269 00c6 0324     		movs	r4, #3
 270 00c8 AEE7     		b	.L8
 271              	.L26:
 282:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 272              		.loc 1 282 3 is_stmt 1 view .LVU73
 273 00ca 064B     		ldr	r3, .L27
 274 00cc 1A68     		ldr	r2, [r3]
 275 00ce 22F48022 		bic	r2, r2, #262144
 276 00d2 1A60     		str	r2, [r3]
 324:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 277              		.loc 1 324 3 view .LVU74
ARM GAS  /tmp/ccfQDJWv.s 			page 31


 278 00d4 5A6A     		ldr	r2, [r3, #36]
 279 00d6 42F08072 		orr	r2, r2, #16777216
 280 00da 5A62     		str	r2, [r3, #36]
 327:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 281              		.loc 1 327 3 view .LVU75
 282 00dc 0022     		movs	r2, #0
 283 00de 9A60     		str	r2, [r3, #8]
 329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 284              		.loc 1 329 3 view .LVU76
 329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 285              		.loc 1 329 10 is_stmt 0 view .LVU77
 286 00e0 A2E7     		b	.L8
 287              	.L28:
 288 00e2 00BF     		.align	2
 289              	.L27:
 290 00e4 00100240 		.word	1073876992
 291 00e8 00000000 		.word	SystemCoreClock
 292 00ec 00127A00 		.word	8000000
 293 00f0 00000000 		.word	uwTickPrio
 294              		.cfi_endproc
 295              	.LFE65:
 297              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 298              		.align	1
 299              		.global	HAL_RCC_OscConfig
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu softvfp
 305              	HAL_RCC_OscConfig:
 306              	.LVL23:
 307              	.LFB66:
 348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 308              		.loc 1 348 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 8
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 349:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t pll_config;
 312              		.loc 1 349 3 view .LVU79
 350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 313              		.loc 1 350 3 view .LVU80
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 314              		.loc 1 353 3 view .LVU81
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 315              		.loc 1 353 6 is_stmt 0 view .LVU82
 316 0000 0028     		cmp	r0, #0
 317 0002 00F0F181 		beq	.L82
 348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 318              		.loc 1 348 1 view .LVU83
 319 0006 70B5     		push	{r4, r5, r6, lr}
 320              	.LCFI3:
 321              		.cfi_def_cfa_offset 16
 322              		.cfi_offset 4, -16
 323              		.cfi_offset 5, -12
 324              		.cfi_offset 6, -8
 325              		.cfi_offset 14, -4
 326 0008 82B0     		sub	sp, sp, #8
 327              	.LCFI4:
ARM GAS  /tmp/ccfQDJWv.s 			page 32


 328              		.cfi_def_cfa_offset 24
 329 000a 0446     		mov	r4, r0
 359:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 330              		.loc 1 359 3 is_stmt 1 view .LVU84
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 331              		.loc 1 362 3 view .LVU85
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 332              		.loc 1 362 26 is_stmt 0 view .LVU86
 333 000c 0368     		ldr	r3, [r0]
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 334              		.loc 1 362 6 view .LVU87
 335 000e 13F0010F 		tst	r3, #1
 336 0012 2CD0     		beq	.L31
 365:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 337              		.loc 1 365 5 is_stmt 1 view .LVU88
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 338              		.loc 1 368 5 view .LVU89
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 339              		.loc 1 368 10 is_stmt 0 view .LVU90
 340 0014 994B     		ldr	r3, .L122
 341 0016 5B68     		ldr	r3, [r3, #4]
 342 0018 03F00C03 		and	r3, r3, #12
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 343              		.loc 1 368 8 view .LVU91
 344 001c 042B     		cmp	r3, #4
 345 001e 1DD0     		beq	.L32
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 346              		.loc 1 369 14 view .LVU92
 347 0020 964B     		ldr	r3, .L122
 348 0022 5B68     		ldr	r3, [r3, #4]
 349 0024 03F00C03 		and	r3, r3, #12
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 350              		.loc 1 369 9 view .LVU93
 351 0028 082B     		cmp	r3, #8
 352 002a 12D0     		beq	.L106
 353              	.L33:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 354              		.loc 1 379 7 is_stmt 1 view .LVU94
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 355              		.loc 1 379 7 view .LVU95
 356 002c 6368     		ldr	r3, [r4, #4]
 357 002e B3F5803F 		cmp	r3, #65536
 358 0032 41D0     		beq	.L107
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 359              		.loc 1 379 7 discriminator 2 view .LVU96
 360 0034 002B     		cmp	r3, #0
 361 0036 55D1     		bne	.L36
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 362              		.loc 1 379 7 discriminator 4 view .LVU97
 363 0038 03F18043 		add	r3, r3, #1073741824
 364 003c 03F50433 		add	r3, r3, #135168
 365 0040 1A68     		ldr	r2, [r3]
 366 0042 22F48032 		bic	r2, r2, #65536
 367 0046 1A60     		str	r2, [r3]
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 368              		.loc 1 379 7 discriminator 4 view .LVU98
 369 0048 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccfQDJWv.s 			page 33


 370 004a 22F48022 		bic	r2, r2, #262144
 371 004e 1A60     		str	r2, [r3]
 372 0050 37E0     		b	.L35
 373              	.L106:
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 374              		.loc 1 369 83 is_stmt 0 discriminator 1 view .LVU99
 375 0052 8A4B     		ldr	r3, .L122
 376 0054 5B68     		ldr	r3, [r3, #4]
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 377              		.loc 1 369 79 discriminator 1 view .LVU100
 378 0056 13F4803F 		tst	r3, #65536
 379 005a E7D0     		beq	.L33
 380              	.L32:
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 381              		.loc 1 371 7 is_stmt 1 view .LVU101
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 382              		.loc 1 371 12 is_stmt 0 view .LVU102
 383 005c 874B     		ldr	r3, .L122
 384 005e 1B68     		ldr	r3, [r3]
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 385              		.loc 1 371 10 view .LVU103
 386 0060 13F4003F 		tst	r3, #131072
 387 0064 03D0     		beq	.L31
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 388              		.loc 1 371 79 discriminator 1 view .LVU104
 389 0066 6368     		ldr	r3, [r4, #4]
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 390              		.loc 1 371 58 discriminator 1 view .LVU105
 391 0068 002B     		cmp	r3, #0
 392 006a 00F0BF81 		beq	.L108
 393              	.LVL24:
 394              	.L31:
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 395              		.loc 1 414 3 is_stmt 1 view .LVU106
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 396              		.loc 1 414 26 is_stmt 0 view .LVU107
 397 006e 2368     		ldr	r3, [r4]
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 398              		.loc 1 414 6 view .LVU108
 399 0070 13F0020F 		tst	r3, #2
 400 0074 75D0     		beq	.L43
 417:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 401              		.loc 1 417 5 is_stmt 1 view .LVU109
 418:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 402              		.loc 1 418 5 view .LVU110
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 403              		.loc 1 421 5 view .LVU111
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 404              		.loc 1 421 10 is_stmt 0 view .LVU112
 405 0076 814B     		ldr	r3, .L122
 406 0078 5B68     		ldr	r3, [r3, #4]
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 407              		.loc 1 421 8 view .LVU113
 408 007a 13F00C0F 		tst	r3, #12
 409 007e 5FD0     		beq	.L44
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 410              		.loc 1 422 14 view .LVU114
ARM GAS  /tmp/ccfQDJWv.s 			page 34


 411 0080 7E4B     		ldr	r3, .L122
 412 0082 5B68     		ldr	r3, [r3, #4]
 413 0084 03F00C03 		and	r3, r3, #12
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 414              		.loc 1 422 9 view .LVU115
 415 0088 082B     		cmp	r3, #8
 416 008a 54D0     		beq	.L109
 417              	.L45:
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 418              		.loc 1 439 7 is_stmt 1 view .LVU116
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 419              		.loc 1 439 28 is_stmt 0 view .LVU117
 420 008c 2369     		ldr	r3, [r4, #16]
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 421              		.loc 1 439 10 view .LVU118
 422 008e 002B     		cmp	r3, #0
 423 0090 00F08A80 		beq	.L47
 442:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 424              		.loc 1 442 9 is_stmt 1 view .LVU119
 425 0094 7A4B     		ldr	r3, .L122+4
 426 0096 0122     		movs	r2, #1
 427 0098 1A60     		str	r2, [r3]
 445:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 428              		.loc 1 445 9 view .LVU120
 445:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 429              		.loc 1 445 21 is_stmt 0 view .LVU121
 430 009a FFF7FEFF 		bl	HAL_GetTick
 431              	.LVL25:
 432 009e 0546     		mov	r5, r0
 433              	.LVL26:
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 434              		.loc 1 448 9 is_stmt 1 view .LVU122
 435              	.L48:
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 436              		.loc 1 448 52 view .LVU123
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 437              		.loc 1 448 16 is_stmt 0 view .LVU124
 438 00a0 764B     		ldr	r3, .L122
 439 00a2 1B68     		ldr	r3, [r3]
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 440              		.loc 1 448 52 view .LVU125
 441 00a4 13F0020F 		tst	r3, #2
 442 00a8 75D1     		bne	.L110
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 443              		.loc 1 450 11 is_stmt 1 view .LVU126
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 444              		.loc 1 450 16 is_stmt 0 view .LVU127
 445 00aa FFF7FEFF 		bl	HAL_GetTick
 446              	.LVL27:
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 447              		.loc 1 450 30 view .LVU128
 448 00ae 401B     		subs	r0, r0, r5
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 449              		.loc 1 450 14 view .LVU129
 450 00b0 0228     		cmp	r0, #2
 451 00b2 F5D9     		bls	.L48
 452:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccfQDJWv.s 			page 35


 452              		.loc 1 452 20 view .LVU130
 453 00b4 0320     		movs	r0, #3
 454 00b6 9EE1     		b	.L30
 455              	.LVL28:
 456              	.L107:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 457              		.loc 1 379 7 is_stmt 1 discriminator 1 view .LVU131
 458 00b8 704A     		ldr	r2, .L122
 459 00ba 1368     		ldr	r3, [r2]
 460 00bc 43F48033 		orr	r3, r3, #65536
 461 00c0 1360     		str	r3, [r2]
 462              	.L35:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 463              		.loc 1 379 7 discriminator 10 view .LVU132
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 464              		.loc 1 383 7 discriminator 10 view .LVU133
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 465              		.loc 1 383 28 is_stmt 0 discriminator 10 view .LVU134
 466 00c2 6368     		ldr	r3, [r4, #4]
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 467              		.loc 1 383 10 discriminator 10 view .LVU135
 468 00c4 43B3     		cbz	r3, .L38
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 469              		.loc 1 386 9 is_stmt 1 view .LVU136
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 470              		.loc 1 386 21 is_stmt 0 view .LVU137
 471 00c6 FFF7FEFF 		bl	HAL_GetTick
 472              	.LVL29:
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 473              		.loc 1 386 21 view .LVU138
 474 00ca 0546     		mov	r5, r0
 475              	.LVL30:
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 476              		.loc 1 389 9 is_stmt 1 view .LVU139
 477              	.L39:
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 478              		.loc 1 389 52 view .LVU140
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 479              		.loc 1 389 16 is_stmt 0 view .LVU141
 480 00cc 6B4B     		ldr	r3, .L122
 481 00ce 1B68     		ldr	r3, [r3]
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 482              		.loc 1 389 52 view .LVU142
 483 00d0 13F4003F 		tst	r3, #131072
 484 00d4 CBD1     		bne	.L31
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 485              		.loc 1 391 11 is_stmt 1 view .LVU143
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 486              		.loc 1 391 16 is_stmt 0 view .LVU144
 487 00d6 FFF7FEFF 		bl	HAL_GetTick
 488              	.LVL31:
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 489              		.loc 1 391 30 view .LVU145
 490 00da 401B     		subs	r0, r0, r5
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 491              		.loc 1 391 14 view .LVU146
 492 00dc 6428     		cmp	r0, #100
ARM GAS  /tmp/ccfQDJWv.s 			page 36


 493 00de F5D9     		bls	.L39
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 494              		.loc 1 393 20 view .LVU147
 495 00e0 0320     		movs	r0, #3
 496 00e2 88E1     		b	.L30
 497              	.LVL32:
 498              	.L36:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 499              		.loc 1 379 7 is_stmt 1 discriminator 5 view .LVU148
 500 00e4 B3F5A02F 		cmp	r3, #327680
 501 00e8 09D0     		beq	.L111
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 502              		.loc 1 379 7 discriminator 8 view .LVU149
 503 00ea 644B     		ldr	r3, .L122
 504 00ec 1A68     		ldr	r2, [r3]
 505 00ee 22F48032 		bic	r2, r2, #65536
 506 00f2 1A60     		str	r2, [r3]
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 507              		.loc 1 379 7 discriminator 8 view .LVU150
 508 00f4 1A68     		ldr	r2, [r3]
 509 00f6 22F48022 		bic	r2, r2, #262144
 510 00fa 1A60     		str	r2, [r3]
 511 00fc E1E7     		b	.L35
 512              	.L111:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 513              		.loc 1 379 7 discriminator 7 view .LVU151
 514 00fe 03F18043 		add	r3, r3, #1073741824
 515 0102 A3F53C33 		sub	r3, r3, #192512
 516 0106 1A68     		ldr	r2, [r3]
 517 0108 42F48022 		orr	r2, r2, #262144
 518 010c 1A60     		str	r2, [r3]
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 519              		.loc 1 379 7 discriminator 7 view .LVU152
 520 010e 1A68     		ldr	r2, [r3]
 521 0110 42F48032 		orr	r2, r2, #65536
 522 0114 1A60     		str	r2, [r3]
 523 0116 D4E7     		b	.L35
 524              	.L38:
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 525              		.loc 1 400 9 view .LVU153
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 526              		.loc 1 400 21 is_stmt 0 view .LVU154
 527 0118 FFF7FEFF 		bl	HAL_GetTick
 528              	.LVL33:
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 529              		.loc 1 400 21 view .LVU155
 530 011c 0546     		mov	r5, r0
 531              	.LVL34:
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 532              		.loc 1 403 9 is_stmt 1 view .LVU156
 533              	.L41:
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 534              		.loc 1 403 52 view .LVU157
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 535              		.loc 1 403 16 is_stmt 0 view .LVU158
 536 011e 574B     		ldr	r3, .L122
 537 0120 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccfQDJWv.s 			page 37


 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 538              		.loc 1 403 52 view .LVU159
 539 0122 13F4003F 		tst	r3, #131072
 540 0126 A2D0     		beq	.L31
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 541              		.loc 1 405 11 is_stmt 1 view .LVU160
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 542              		.loc 1 405 16 is_stmt 0 view .LVU161
 543 0128 FFF7FEFF 		bl	HAL_GetTick
 544              	.LVL35:
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 545              		.loc 1 405 30 view .LVU162
 546 012c 401B     		subs	r0, r0, r5
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 547              		.loc 1 405 14 view .LVU163
 548 012e 6428     		cmp	r0, #100
 549 0130 F5D9     		bls	.L41
 407:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 550              		.loc 1 407 20 view .LVU164
 551 0132 0320     		movs	r0, #3
 552 0134 5FE1     		b	.L30
 553              	.LVL36:
 554              	.L109:
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 555              		.loc 1 422 83 discriminator 1 view .LVU165
 556 0136 514B     		ldr	r3, .L122
 557 0138 5B68     		ldr	r3, [r3, #4]
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 558              		.loc 1 422 79 discriminator 1 view .LVU166
 559 013a 13F4803F 		tst	r3, #65536
 560 013e A5D1     		bne	.L45
 561              	.L44:
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 562              		.loc 1 425 7 is_stmt 1 view .LVU167
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 563              		.loc 1 425 12 is_stmt 0 view .LVU168
 564 0140 4E4B     		ldr	r3, .L122
 565 0142 1B68     		ldr	r3, [r3]
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 566              		.loc 1 425 10 view .LVU169
 567 0144 13F0020F 		tst	r3, #2
 568 0148 03D0     		beq	.L46
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 569              		.loc 1 425 79 discriminator 1 view .LVU170
 570 014a 2369     		ldr	r3, [r4, #16]
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 571              		.loc 1 425 58 discriminator 1 view .LVU171
 572 014c 012B     		cmp	r3, #1
 573 014e 40F04F81 		bne	.L86
 574              	.L46:
 433:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 575              		.loc 1 433 9 is_stmt 1 view .LVU172
 576 0152 4A4A     		ldr	r2, .L122
 577 0154 1368     		ldr	r3, [r2]
 578 0156 23F0F803 		bic	r3, r3, #248
 579 015a 6169     		ldr	r1, [r4, #20]
 580 015c 43EAC103 		orr	r3, r3, r1, lsl #3
ARM GAS  /tmp/ccfQDJWv.s 			page 38


 581 0160 1360     		str	r3, [r2]
 582              	.L43:
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 583              		.loc 1 479 3 view .LVU173
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 584              		.loc 1 479 26 is_stmt 0 view .LVU174
 585 0162 2368     		ldr	r3, [r4]
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 586              		.loc 1 479 6 view .LVU175
 587 0164 13F0080F 		tst	r3, #8
 588 0168 33D0     		beq	.L52
 482:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 589              		.loc 1 482 5 is_stmt 1 view .LVU176
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 590              		.loc 1 485 5 view .LVU177
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 591              		.loc 1 485 26 is_stmt 0 view .LVU178
 592 016a A369     		ldr	r3, [r4, #24]
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 593              		.loc 1 485 8 view .LVU179
 594 016c 002B     		cmp	r3, #0
 595 016e 5CD0     		beq	.L53
 488:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 596              		.loc 1 488 7 is_stmt 1 view .LVU180
 597 0170 434B     		ldr	r3, .L122+4
 598 0172 0122     		movs	r2, #1
 599 0174 C3F88024 		str	r2, [r3, #1152]
 491:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 600              		.loc 1 491 7 view .LVU181
 491:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 601              		.loc 1 491 19 is_stmt 0 view .LVU182
 602 0178 FFF7FEFF 		bl	HAL_GetTick
 603              	.LVL37:
 604 017c 0546     		mov	r5, r0
 605              	.LVL38:
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 606              		.loc 1 494 7 is_stmt 1 view .LVU183
 607              	.L54:
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 608              		.loc 1 494 50 view .LVU184
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 609              		.loc 1 494 14 is_stmt 0 view .LVU185
 610 017e 3F4B     		ldr	r3, .L122
 611 0180 5B6A     		ldr	r3, [r3, #36]
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 612              		.loc 1 494 50 view .LVU186
 613 0182 13F0020F 		tst	r3, #2
 614 0186 21D1     		bne	.L112
 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 615              		.loc 1 496 9 is_stmt 1 view .LVU187
 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 616              		.loc 1 496 14 is_stmt 0 view .LVU188
 617 0188 FFF7FEFF 		bl	HAL_GetTick
 618              	.LVL39:
 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 619              		.loc 1 496 28 view .LVU189
 620 018c 401B     		subs	r0, r0, r5
ARM GAS  /tmp/ccfQDJWv.s 			page 39


 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 621              		.loc 1 496 12 view .LVU190
 622 018e 0228     		cmp	r0, #2
 623 0190 F5D9     		bls	.L54
 498:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 624              		.loc 1 498 18 view .LVU191
 625 0192 0320     		movs	r0, #3
 626 0194 2FE1     		b	.L30
 627              	.L110:
 457:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 628              		.loc 1 457 9 is_stmt 1 view .LVU192
 629 0196 394A     		ldr	r2, .L122
 630 0198 1368     		ldr	r3, [r2]
 631 019a 23F0F803 		bic	r3, r3, #248
 632 019e 6169     		ldr	r1, [r4, #20]
 633 01a0 43EAC103 		orr	r3, r3, r1, lsl #3
 634 01a4 1360     		str	r3, [r2]
 635 01a6 DCE7     		b	.L43
 636              	.LVL40:
 637              	.L47:
 462:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 638              		.loc 1 462 9 view .LVU193
 639 01a8 354B     		ldr	r3, .L122+4
 640 01aa 0022     		movs	r2, #0
 641 01ac 1A60     		str	r2, [r3]
 465:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 642              		.loc 1 465 9 view .LVU194
 465:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 643              		.loc 1 465 21 is_stmt 0 view .LVU195
 644 01ae FFF7FEFF 		bl	HAL_GetTick
 645              	.LVL41:
 646 01b2 0546     		mov	r5, r0
 647              	.LVL42:
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 648              		.loc 1 468 9 is_stmt 1 view .LVU196
 649              	.L50:
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 650              		.loc 1 468 52 view .LVU197
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 651              		.loc 1 468 16 is_stmt 0 view .LVU198
 652 01b4 314B     		ldr	r3, .L122
 653 01b6 1B68     		ldr	r3, [r3]
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 654              		.loc 1 468 52 view .LVU199
 655 01b8 13F0020F 		tst	r3, #2
 656 01bc D1D0     		beq	.L43
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 657              		.loc 1 470 11 is_stmt 1 view .LVU200
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 658              		.loc 1 470 16 is_stmt 0 view .LVU201
 659 01be FFF7FEFF 		bl	HAL_GetTick
 660              	.LVL43:
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 661              		.loc 1 470 30 view .LVU202
 662 01c2 401B     		subs	r0, r0, r5
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 663              		.loc 1 470 14 view .LVU203
ARM GAS  /tmp/ccfQDJWv.s 			page 40


 664 01c4 0228     		cmp	r0, #2
 665 01c6 F5D9     		bls	.L50
 472:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 666              		.loc 1 472 20 view .LVU204
 667 01c8 0320     		movs	r0, #3
 668 01ca 14E1     		b	.L30
 669              	.L112:
 503:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 670              		.loc 1 503 7 is_stmt 1 view .LVU205
 671 01cc 0120     		movs	r0, #1
 672 01ce FFF7FEFF 		bl	RCC_Delay
 673              	.LVL44:
 674              	.L52:
 524:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 675              		.loc 1 524 3 view .LVU206
 524:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 676              		.loc 1 524 26 is_stmt 0 view .LVU207
 677 01d2 2368     		ldr	r3, [r4]
 524:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 678              		.loc 1 524 6 view .LVU208
 679 01d4 13F0040F 		tst	r3, #4
 680 01d8 00F09680 		beq	.L58
 681              	.LBB2:
 526:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 682              		.loc 1 526 5 is_stmt 1 view .LVU209
 683              	.LVL45:
 529:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 684              		.loc 1 529 5 view .LVU210
 533:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 685              		.loc 1 533 5 view .LVU211
 533:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 686              		.loc 1 533 9 is_stmt 0 view .LVU212
 687 01dc 274B     		ldr	r3, .L122
 688 01de DB69     		ldr	r3, [r3, #28]
 533:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 689              		.loc 1 533 8 view .LVU213
 690 01e0 13F0805F 		tst	r3, #268435456
 691 01e4 34D1     		bne	.L91
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 692              		.loc 1 535 7 is_stmt 1 view .LVU214
 693              	.LBB3:
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 694              		.loc 1 535 7 view .LVU215
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 695              		.loc 1 535 7 view .LVU216
 696 01e6 254B     		ldr	r3, .L122
 697 01e8 DA69     		ldr	r2, [r3, #28]
 698 01ea 42F08052 		orr	r2, r2, #268435456
 699 01ee DA61     		str	r2, [r3, #28]
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 700              		.loc 1 535 7 view .LVU217
 701 01f0 DB69     		ldr	r3, [r3, #28]
 702 01f2 03F08053 		and	r3, r3, #268435456
 703 01f6 0193     		str	r3, [sp, #4]
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 704              		.loc 1 535 7 view .LVU218
 705 01f8 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccfQDJWv.s 			page 41


 706              	.LBE3:
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 707              		.loc 1 535 7 view .LVU219
 536:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 708              		.loc 1 536 7 view .LVU220
 709              	.LVL46:
 536:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 710              		.loc 1 536 21 is_stmt 0 view .LVU221
 711 01fa 0125     		movs	r5, #1
 712              	.LVL47:
 713              	.L59:
 539:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 714              		.loc 1 539 5 is_stmt 1 view .LVU222
 539:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 715              		.loc 1 539 9 is_stmt 0 view .LVU223
 716 01fc 214B     		ldr	r3, .L122+8
 717 01fe 1B68     		ldr	r3, [r3]
 539:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 718              		.loc 1 539 8 view .LVU224
 719 0200 13F4807F 		tst	r3, #256
 720 0204 26D0     		beq	.L113
 721              	.L60:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 722              		.loc 1 557 5 is_stmt 1 view .LVU225
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 723              		.loc 1 557 5 view .LVU226
 724 0206 E368     		ldr	r3, [r4, #12]
 725 0208 012B     		cmp	r3, #1
 726 020a 3DD0     		beq	.L114
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 727              		.loc 1 557 5 discriminator 2 view .LVU227
 728 020c 002B     		cmp	r3, #0
 729 020e 53D1     		bne	.L65
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 730              		.loc 1 557 5 discriminator 4 view .LVU228
 731 0210 03F18043 		add	r3, r3, #1073741824
 732 0214 03F50433 		add	r3, r3, #135168
 733 0218 1A6A     		ldr	r2, [r3, #32]
 734 021a 22F00102 		bic	r2, r2, #1
 735 021e 1A62     		str	r2, [r3, #32]
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 736              		.loc 1 557 5 discriminator 4 view .LVU229
 737 0220 1A6A     		ldr	r2, [r3, #32]
 738 0222 22F00402 		bic	r2, r2, #4
 739 0226 1A62     		str	r2, [r3, #32]
 740 0228 33E0     		b	.L64
 741              	.LVL48:
 742              	.L53:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 743              		.loc 1 557 5 is_stmt 0 discriminator 4 view .LVU230
 744              	.LBE2:
 508:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 745              		.loc 1 508 7 is_stmt 1 view .LVU231
 746 022a 154B     		ldr	r3, .L122+4
 747 022c 0022     		movs	r2, #0
 748 022e C3F88024 		str	r2, [r3, #1152]
 511:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 42


 749              		.loc 1 511 7 view .LVU232
 511:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 750              		.loc 1 511 19 is_stmt 0 view .LVU233
 751 0232 FFF7FEFF 		bl	HAL_GetTick
 752              	.LVL49:
 753 0236 0546     		mov	r5, r0
 754              	.LVL50:
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 755              		.loc 1 514 7 is_stmt 1 view .LVU234
 756              	.L56:
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 757              		.loc 1 514 50 view .LVU235
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 758              		.loc 1 514 14 is_stmt 0 view .LVU236
 759 0238 104B     		ldr	r3, .L122
 760 023a 5B6A     		ldr	r3, [r3, #36]
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 761              		.loc 1 514 50 view .LVU237
 762 023c 13F0020F 		tst	r3, #2
 763 0240 C7D0     		beq	.L52
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 764              		.loc 1 516 9 is_stmt 1 view .LVU238
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 765              		.loc 1 516 14 is_stmt 0 view .LVU239
 766 0242 FFF7FEFF 		bl	HAL_GetTick
 767              	.LVL51:
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 768              		.loc 1 516 28 view .LVU240
 769 0246 401B     		subs	r0, r0, r5
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 770              		.loc 1 516 12 view .LVU241
 771 0248 0228     		cmp	r0, #2
 772 024a F5D9     		bls	.L56
 518:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 773              		.loc 1 518 18 view .LVU242
 774 024c 0320     		movs	r0, #3
 775 024e D2E0     		b	.L30
 776              	.LVL52:
 777              	.L91:
 778              	.LBB4:
 526:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 779              		.loc 1 526 22 view .LVU243
 780 0250 0025     		movs	r5, #0
 781 0252 D3E7     		b	.L59
 782              	.LVL53:
 783              	.L113:
 542:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 784              		.loc 1 542 7 is_stmt 1 view .LVU244
 785 0254 0B4A     		ldr	r2, .L122+8
 786 0256 1368     		ldr	r3, [r2]
 787 0258 43F48073 		orr	r3, r3, #256
 788 025c 1360     		str	r3, [r2]
 545:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 789              		.loc 1 545 7 view .LVU245
 545:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 790              		.loc 1 545 19 is_stmt 0 view .LVU246
 791 025e FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccfQDJWv.s 			page 43


 792              	.LVL54:
 793 0262 0646     		mov	r6, r0
 794              	.LVL55:
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 795              		.loc 1 547 7 is_stmt 1 view .LVU247
 796              	.L61:
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 797              		.loc 1 547 14 view .LVU248
 798 0264 074B     		ldr	r3, .L122+8
 799 0266 1B68     		ldr	r3, [r3]
 800 0268 13F4807F 		tst	r3, #256
 801 026c CBD1     		bne	.L60
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 802              		.loc 1 549 9 view .LVU249
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 803              		.loc 1 549 14 is_stmt 0 view .LVU250
 804 026e FFF7FEFF 		bl	HAL_GetTick
 805              	.LVL56:
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 806              		.loc 1 549 28 view .LVU251
 807 0272 801B     		subs	r0, r0, r6
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 808              		.loc 1 549 12 view .LVU252
 809 0274 6428     		cmp	r0, #100
 810 0276 F5D9     		bls	.L61
 551:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 811              		.loc 1 551 18 view .LVU253
 812 0278 0320     		movs	r0, #3
 813 027a BCE0     		b	.L30
 814              	.L123:
 815              		.align	2
 816              	.L122:
 817 027c 00100240 		.word	1073876992
 818 0280 00004242 		.word	1111621632
 819 0284 00700040 		.word	1073770496
 820              	.LVL57:
 821              	.L114:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 822              		.loc 1 557 5 is_stmt 1 discriminator 1 view .LVU254
 823 0288 5F4A     		ldr	r2, .L124
 824 028a 136A     		ldr	r3, [r2, #32]
 825 028c 43F00103 		orr	r3, r3, #1
 826 0290 1362     		str	r3, [r2, #32]
 827              	.L64:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 828              		.loc 1 557 5 discriminator 10 view .LVU255
 559:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 829              		.loc 1 559 5 discriminator 10 view .LVU256
 559:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 830              		.loc 1 559 26 is_stmt 0 discriminator 10 view .LVU257
 831 0292 E368     		ldr	r3, [r4, #12]
 559:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 832              		.loc 1 559 8 discriminator 10 view .LVU258
 833 0294 33B3     		cbz	r3, .L67
 562:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 834              		.loc 1 562 7 is_stmt 1 view .LVU259
 562:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 44


 835              		.loc 1 562 19 is_stmt 0 view .LVU260
 836 0296 FFF7FEFF 		bl	HAL_GetTick
 837              	.LVL58:
 838 029a 0646     		mov	r6, r0
 839              	.LVL59:
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 840              		.loc 1 565 7 is_stmt 1 view .LVU261
 841              	.L68:
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 842              		.loc 1 565 50 view .LVU262
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 843              		.loc 1 565 14 is_stmt 0 view .LVU263
 844 029c 5A4B     		ldr	r3, .L124
 845 029e 1B6A     		ldr	r3, [r3, #32]
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 846              		.loc 1 565 50 view .LVU264
 847 02a0 13F0020F 		tst	r3, #2
 848 02a4 2FD1     		bne	.L70
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 849              		.loc 1 567 9 is_stmt 1 view .LVU265
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 850              		.loc 1 567 14 is_stmt 0 view .LVU266
 851 02a6 FFF7FEFF 		bl	HAL_GetTick
 852              	.LVL60:
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 853              		.loc 1 567 28 view .LVU267
 854 02aa 801B     		subs	r0, r0, r6
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 855              		.loc 1 567 12 view .LVU268
 856 02ac 41F28833 		movw	r3, #5000
 857 02b0 9842     		cmp	r0, r3
 858 02b2 F3D9     		bls	.L68
 569:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 859              		.loc 1 569 18 view .LVU269
 860 02b4 0320     		movs	r0, #3
 861 02b6 9EE0     		b	.L30
 862              	.LVL61:
 863              	.L65:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 864              		.loc 1 557 5 is_stmt 1 discriminator 5 view .LVU270
 865 02b8 052B     		cmp	r3, #5
 866 02ba 09D0     		beq	.L115
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 867              		.loc 1 557 5 discriminator 8 view .LVU271
 868 02bc 524B     		ldr	r3, .L124
 869 02be 1A6A     		ldr	r2, [r3, #32]
 870 02c0 22F00102 		bic	r2, r2, #1
 871 02c4 1A62     		str	r2, [r3, #32]
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 872              		.loc 1 557 5 discriminator 8 view .LVU272
 873 02c6 1A6A     		ldr	r2, [r3, #32]
 874 02c8 22F00402 		bic	r2, r2, #4
 875 02cc 1A62     		str	r2, [r3, #32]
 876 02ce E0E7     		b	.L64
 877              	.L115:
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 878              		.loc 1 557 5 discriminator 7 view .LVU273
ARM GAS  /tmp/ccfQDJWv.s 			page 45


 879 02d0 4D4B     		ldr	r3, .L124
 880 02d2 1A6A     		ldr	r2, [r3, #32]
 881 02d4 42F00402 		orr	r2, r2, #4
 882 02d8 1A62     		str	r2, [r3, #32]
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 883              		.loc 1 557 5 discriminator 7 view .LVU274
 884 02da 1A6A     		ldr	r2, [r3, #32]
 885 02dc 42F00102 		orr	r2, r2, #1
 886 02e0 1A62     		str	r2, [r3, #32]
 887 02e2 D6E7     		b	.L64
 888              	.L67:
 576:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 889              		.loc 1 576 7 view .LVU275
 576:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 890              		.loc 1 576 19 is_stmt 0 view .LVU276
 891 02e4 FFF7FEFF 		bl	HAL_GetTick
 892              	.LVL62:
 893 02e8 0646     		mov	r6, r0
 894              	.LVL63:
 579:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 895              		.loc 1 579 7 is_stmt 1 view .LVU277
 896              	.L71:
 579:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 897              		.loc 1 579 50 view .LVU278
 579:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 898              		.loc 1 579 14 is_stmt 0 view .LVU279
 899 02ea 474B     		ldr	r3, .L124
 900 02ec 1B6A     		ldr	r3, [r3, #32]
 579:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 901              		.loc 1 579 50 view .LVU280
 902 02ee 13F0020F 		tst	r3, #2
 903 02f2 08D0     		beq	.L70
 581:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 904              		.loc 1 581 9 is_stmt 1 view .LVU281
 581:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 905              		.loc 1 581 14 is_stmt 0 view .LVU282
 906 02f4 FFF7FEFF 		bl	HAL_GetTick
 907              	.LVL64:
 581:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 908              		.loc 1 581 28 view .LVU283
 909 02f8 801B     		subs	r0, r0, r6
 581:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 910              		.loc 1 581 12 view .LVU284
 911 02fa 41F28833 		movw	r3, #5000
 912 02fe 9842     		cmp	r0, r3
 913 0300 F3D9     		bls	.L71
 583:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 914              		.loc 1 583 18 view .LVU285
 915 0302 0320     		movs	r0, #3
 916 0304 77E0     		b	.L30
 917              	.L70:
 589:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 918              		.loc 1 589 5 is_stmt 1 view .LVU286
 589:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 919              		.loc 1 589 8 is_stmt 0 view .LVU287
 920 0306 E5B9     		cbnz	r5, .L116
 921              	.LVL65:
ARM GAS  /tmp/ccfQDJWv.s 			page 46


 922              	.L58:
 589:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 923              		.loc 1 589 8 view .LVU288
 924              	.LBE4:
 687:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 925              		.loc 1 687 3 is_stmt 1 view .LVU289
 688:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 926              		.loc 1 688 3 view .LVU290
 688:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 927              		.loc 1 688 30 is_stmt 0 view .LVU291
 928 0308 E369     		ldr	r3, [r4, #28]
 688:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 929              		.loc 1 688 6 view .LVU292
 930 030a 002B     		cmp	r3, #0
 931 030c 72D0     		beq	.L95
 691:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 932              		.loc 1 691 5 is_stmt 1 view .LVU293
 691:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 933              		.loc 1 691 9 is_stmt 0 view .LVU294
 934 030e 3E4A     		ldr	r2, .L124
 935 0310 5268     		ldr	r2, [r2, #4]
 936 0312 02F00C02 		and	r2, r2, #12
 691:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 937              		.loc 1 691 8 view .LVU295
 938 0316 082A     		cmp	r2, #8
 939 0318 56D0     		beq	.L73
 693:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 940              		.loc 1 693 7 is_stmt 1 view .LVU296
 693:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 941              		.loc 1 693 10 is_stmt 0 view .LVU297
 942 031a 022B     		cmp	r3, #2
 943 031c 17D0     		beq	.L117
 752:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 944              		.loc 1 752 9 is_stmt 1 view .LVU298
 945 031e 3B4B     		ldr	r3, .L124+4
 946 0320 0022     		movs	r2, #0
 947 0322 1A66     		str	r2, [r3, #96]
 755:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 948              		.loc 1 755 9 view .LVU299
 755:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 949              		.loc 1 755 21 is_stmt 0 view .LVU300
 950 0324 FFF7FEFF 		bl	HAL_GetTick
 951              	.LVL66:
 952 0328 0446     		mov	r4, r0
 953              	.LVL67:
 758:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 954              		.loc 1 758 9 is_stmt 1 view .LVU301
 955              	.L80:
 758:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 956              		.loc 1 758 53 view .LVU302
 758:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 957              		.loc 1 758 16 is_stmt 0 view .LVU303
 958 032a 374B     		ldr	r3, .L124
 959 032c 1B68     		ldr	r3, [r3]
 758:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 960              		.loc 1 758 53 view .LVU304
 961 032e 13F0007F 		tst	r3, #33554432
ARM GAS  /tmp/ccfQDJWv.s 			page 47


 962 0332 47D0     		beq	.L118
 760:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 963              		.loc 1 760 11 is_stmt 1 view .LVU305
 760:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 964              		.loc 1 760 16 is_stmt 0 view .LVU306
 965 0334 FFF7FEFF 		bl	HAL_GetTick
 966              	.LVL68:
 760:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 967              		.loc 1 760 30 view .LVU307
 968 0338 001B     		subs	r0, r0, r4
 760:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 969              		.loc 1 760 14 view .LVU308
 970 033a 0228     		cmp	r0, #2
 971 033c F5D9     		bls	.L80
 762:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 972              		.loc 1 762 20 view .LVU309
 973 033e 0320     		movs	r0, #3
 974 0340 59E0     		b	.L30
 975              	.LVL69:
 976              	.L116:
 977              	.LBB5:
 591:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 978              		.loc 1 591 7 is_stmt 1 view .LVU310
 979 0342 314A     		ldr	r2, .L124
 980 0344 D369     		ldr	r3, [r2, #28]
 981 0346 23F08053 		bic	r3, r3, #268435456
 982 034a D361     		str	r3, [r2, #28]
 983 034c DCE7     		b	.L58
 984              	.LVL70:
 985              	.L117:
 591:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 986              		.loc 1 591 7 is_stmt 0 view .LVU311
 987              	.LBE5:
 696:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 988              		.loc 1 696 9 is_stmt 1 view .LVU312
 697:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 989              		.loc 1 697 9 view .LVU313
 700:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 990              		.loc 1 700 9 view .LVU314
 991 034e 2F4B     		ldr	r3, .L124+4
 992 0350 0022     		movs	r2, #0
 993 0352 1A66     		str	r2, [r3, #96]
 703:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 994              		.loc 1 703 9 view .LVU315
 703:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 995              		.loc 1 703 21 is_stmt 0 view .LVU316
 996 0354 FFF7FEFF 		bl	HAL_GetTick
 997              	.LVL71:
 998 0358 0546     		mov	r5, r0
 999              	.LVL72:
 706:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1000              		.loc 1 706 9 is_stmt 1 view .LVU317
 1001              	.L75:
 706:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1002              		.loc 1 706 53 view .LVU318
 706:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1003              		.loc 1 706 16 is_stmt 0 view .LVU319
ARM GAS  /tmp/ccfQDJWv.s 			page 48


 1004 035a 2B4B     		ldr	r3, .L124
 1005 035c 1B68     		ldr	r3, [r3]
 706:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1006              		.loc 1 706 53 view .LVU320
 1007 035e 13F0007F 		tst	r3, #33554432
 1008 0362 06D0     		beq	.L119
 708:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1009              		.loc 1 708 11 is_stmt 1 view .LVU321
 708:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1010              		.loc 1 708 16 is_stmt 0 view .LVU322
 1011 0364 FFF7FEFF 		bl	HAL_GetTick
 1012              	.LVL73:
 708:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1013              		.loc 1 708 30 view .LVU323
 1014 0368 401B     		subs	r0, r0, r5
 708:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1015              		.loc 1 708 14 view .LVU324
 1016 036a 0228     		cmp	r0, #2
 1017 036c F5D9     		bls	.L75
 710:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 1018              		.loc 1 710 20 view .LVU325
 1019 036e 0320     		movs	r0, #3
 1020 0370 41E0     		b	.L30
 1021              	.L119:
 716:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1022              		.loc 1 716 9 is_stmt 1 view .LVU326
 716:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1023              		.loc 1 716 35 is_stmt 0 view .LVU327
 1024 0372 236A     		ldr	r3, [r4, #32]
 716:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1025              		.loc 1 716 12 view .LVU328
 1026 0374 B3F5803F 		cmp	r3, #65536
 1027 0378 1AD0     		beq	.L120
 1028              	.L77:
 732:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 1029              		.loc 1 732 9 is_stmt 1 view .LVU329
 1030 037a 2349     		ldr	r1, .L124
 1031 037c 4B68     		ldr	r3, [r1, #4]
 1032 037e 23F47413 		bic	r3, r3, #3997696
 1033 0382 226A     		ldr	r2, [r4, #32]
 1034 0384 606A     		ldr	r0, [r4, #36]
 1035 0386 0243     		orrs	r2, r2, r0
 1036 0388 1343     		orrs	r3, r3, r2
 1037 038a 4B60     		str	r3, [r1, #4]
 735:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1038              		.loc 1 735 9 view .LVU330
 1039 038c 1F4B     		ldr	r3, .L124+4
 1040 038e 0122     		movs	r2, #1
 1041 0390 1A66     		str	r2, [r3, #96]
 738:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1042              		.loc 1 738 9 view .LVU331
 738:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1043              		.loc 1 738 21 is_stmt 0 view .LVU332
 1044 0392 FFF7FEFF 		bl	HAL_GetTick
 1045              	.LVL74:
 1046 0396 0446     		mov	r4, r0
 1047              	.LVL75:
ARM GAS  /tmp/ccfQDJWv.s 			page 49


 741:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1048              		.loc 1 741 9 is_stmt 1 view .LVU333
 1049              	.L78:
 741:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1050              		.loc 1 741 53 view .LVU334
 741:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1051              		.loc 1 741 16 is_stmt 0 view .LVU335
 1052 0398 1B4B     		ldr	r3, .L124
 1053 039a 1B68     		ldr	r3, [r3]
 741:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1054              		.loc 1 741 53 view .LVU336
 1055 039c 13F0007F 		tst	r3, #33554432
 1056 03a0 0ED1     		bne	.L121
 743:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1057              		.loc 1 743 11 is_stmt 1 view .LVU337
 743:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1058              		.loc 1 743 16 is_stmt 0 view .LVU338
 1059 03a2 FFF7FEFF 		bl	HAL_GetTick
 1060              	.LVL76:
 743:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1061              		.loc 1 743 30 view .LVU339
 1062 03a6 001B     		subs	r0, r0, r4
 743:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 1063              		.loc 1 743 14 view .LVU340
 1064 03a8 0228     		cmp	r0, #2
 1065 03aa F5D9     		bls	.L78
 745:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 1066              		.loc 1 745 20 view .LVU341
 1067 03ac 0320     		movs	r0, #3
 1068 03ae 22E0     		b	.L30
 1069              	.LVL77:
 1070              	.L120:
 719:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 1071              		.loc 1 719 11 is_stmt 1 view .LVU342
 728:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1072              		.loc 1 728 11 view .LVU343
 1073 03b0 154A     		ldr	r2, .L124
 1074 03b2 5368     		ldr	r3, [r2, #4]
 1075 03b4 23F40033 		bic	r3, r3, #131072
 1076 03b8 A168     		ldr	r1, [r4, #8]
 1077 03ba 0B43     		orrs	r3, r3, r1
 1078 03bc 5360     		str	r3, [r2, #4]
 1079 03be DCE7     		b	.L77
 1080              	.LVL78:
 1081              	.L121:
 787:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1082              		.loc 1 787 10 is_stmt 0 view .LVU344
 1083 03c0 0020     		movs	r0, #0
 1084 03c2 18E0     		b	.L30
 1085              	.L118:
 787:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1086              		.loc 1 787 10 view .LVU345
 1087 03c4 0020     		movs	r0, #0
 1088 03c6 16E0     		b	.L30
 1089              	.LVL79:
 1090              	.L73:
 770:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccfQDJWv.s 			page 50


 1091              		.loc 1 770 7 is_stmt 1 view .LVU346
 770:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1092              		.loc 1 770 10 is_stmt 0 view .LVU347
 1093 03c8 012B     		cmp	r3, #1
 1094 03ca 16D0     		beq	.L99
 777:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1095              		.loc 1 777 9 is_stmt 1 view .LVU348
 777:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1096              		.loc 1 777 20 is_stmt 0 view .LVU349
 1097 03cc 0E4B     		ldr	r3, .L124
 1098 03ce 5B68     		ldr	r3, [r3, #4]
 1099              	.LVL80:
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 1100              		.loc 1 778 9 is_stmt 1 view .LVU350
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 1101              		.loc 1 778 14 is_stmt 0 view .LVU351
 1102 03d0 03F48031 		and	r1, r3, #65536
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 1103              		.loc 1 778 77 view .LVU352
 1104 03d4 226A     		ldr	r2, [r4, #32]
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 1105              		.loc 1 778 12 view .LVU353
 1106 03d6 9142     		cmp	r1, r2
 1107 03d8 11D1     		bne	.L100
 779:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1108              		.loc 1 779 14 discriminator 1 view .LVU354
 1109 03da 03F47013 		and	r3, r3, #3932160
 1110              	.LVL81:
 779:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1111              		.loc 1 779 78 discriminator 1 view .LVU355
 1112 03de 626A     		ldr	r2, [r4, #36]
 778:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 1113              		.loc 1 778 89 discriminator 1 view .LVU356
 1114 03e0 9342     		cmp	r3, r2
 1115 03e2 0ED1     		bne	.L101
 787:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1116              		.loc 1 787 10 view .LVU357
 1117 03e4 0020     		movs	r0, #0
 1118 03e6 06E0     		b	.L30
 1119              	.LVL82:
 1120              	.L82:
 1121              	.LCFI5:
 1122              		.cfi_def_cfa_offset 0
 1123              		.cfi_restore 4
 1124              		.cfi_restore 5
 1125              		.cfi_restore 6
 1126              		.cfi_restore 14
 355:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1127              		.loc 1 355 12 view .LVU358
 1128 03e8 0120     		movs	r0, #1
 1129              	.LVL83:
 788:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1130              		.loc 1 788 1 view .LVU359
 1131 03ea 7047     		bx	lr
 1132              	.LVL84:
 1133              	.L108:
 1134              	.LCFI6:
ARM GAS  /tmp/ccfQDJWv.s 			page 51


 1135              		.cfi_def_cfa_offset 24
 1136              		.cfi_offset 4, -16
 1137              		.cfi_offset 5, -12
 1138              		.cfi_offset 6, -8
 1139              		.cfi_offset 14, -4
 373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1140              		.loc 1 373 16 view .LVU360
 1141 03ec 0120     		movs	r0, #1
 1142              	.LVL85:
 373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1143              		.loc 1 373 16 view .LVU361
 1144 03ee 02E0     		b	.L30
 1145              	.L86:
 427:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1146              		.loc 1 427 16 view .LVU362
 1147 03f0 0120     		movs	r0, #1
 1148 03f2 00E0     		b	.L30
 1149              	.L95:
 787:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1150              		.loc 1 787 10 view .LVU363
 1151 03f4 0020     		movs	r0, #0
 1152              	.LVL86:
 1153              	.L30:
 788:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1154              		.loc 1 788 1 view .LVU364
 1155 03f6 02B0     		add	sp, sp, #8
 1156              	.LCFI7:
 1157              		.cfi_remember_state
 1158              		.cfi_def_cfa_offset 16
 1159              		@ sp needed
 1160 03f8 70BD     		pop	{r4, r5, r6, pc}
 1161              	.LVL87:
 1162              	.L99:
 1163              	.LCFI8:
 1164              		.cfi_restore_state
 772:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1165              		.loc 1 772 16 view .LVU365
 1166 03fa 0120     		movs	r0, #1
 1167 03fc FBE7     		b	.L30
 1168              	.LVL88:
 1169              	.L100:
 781:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1170              		.loc 1 781 18 view .LVU366
 1171 03fe 0120     		movs	r0, #1
 1172 0400 F9E7     		b	.L30
 1173              	.LVL89:
 1174              	.L101:
 781:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1175              		.loc 1 781 18 view .LVU367
 1176 0402 0120     		movs	r0, #1
 1177 0404 F7E7     		b	.L30
 1178              	.L125:
 1179 0406 00BF     		.align	2
 1180              	.L124:
 1181 0408 00100240 		.word	1073876992
 1182 040c 00004242 		.word	1111621632
 1183              		.cfi_endproc
ARM GAS  /tmp/ccfQDJWv.s 			page 52


 1184              	.LFE66:
 1186              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1187              		.align	1
 1188              		.global	HAL_RCC_MCOConfig
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1192              		.fpu softvfp
 1194              	HAL_RCC_MCOConfig:
 1195              	.LVL90:
 1196              	.LFB68:
1003:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 1197              		.loc 1 1003 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 24
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
1003:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 1201              		.loc 1 1003 1 is_stmt 0 view .LVU369
 1202 0000 30B5     		push	{r4, r5, lr}
 1203              	.LCFI9:
 1204              		.cfi_def_cfa_offset 12
 1205              		.cfi_offset 4, -12
 1206              		.cfi_offset 5, -8
 1207              		.cfi_offset 14, -4
 1208 0002 87B0     		sub	sp, sp, #28
 1209              	.LCFI10:
 1210              		.cfi_def_cfa_offset 40
 1211 0004 0D46     		mov	r5, r1
1004:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1212              		.loc 1 1004 3 is_stmt 1 view .LVU370
1004:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1213              		.loc 1 1004 20 is_stmt 0 view .LVU371
 1214 0006 0023     		movs	r3, #0
 1215 0008 0293     		str	r3, [sp, #8]
 1216 000a 0393     		str	r3, [sp, #12]
 1217 000c 0493     		str	r3, [sp, #16]
 1218 000e 0593     		str	r3, [sp, #20]
1007:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1219              		.loc 1 1007 3 is_stmt 1 view .LVU372
1008:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1220              		.loc 1 1008 3 view .LVU373
1009:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1221              		.loc 1 1009 3 view .LVU374
1012:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCODiv);
 1222              		.loc 1 1012 3 view .LVU375
1013:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1223              		.loc 1 1013 3 view .LVU376
1016:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1224              		.loc 1 1016 3 view .LVU377
1016:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1225              		.loc 1 1016 18 is_stmt 0 view .LVU378
 1226 0010 0223     		movs	r3, #2
 1227 0012 0393     		str	r3, [sp, #12]
1017:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1228              		.loc 1 1017 3 is_stmt 1 view .LVU379
1017:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1229              		.loc 1 1017 18 is_stmt 0 view .LVU380
ARM GAS  /tmp/ccfQDJWv.s 			page 53


 1230 0014 0323     		movs	r3, #3
 1231 0016 0593     		str	r3, [sp, #20]
1018:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 1232              		.loc 1 1018 3 is_stmt 1 view .LVU381
1019:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1233              		.loc 1 1019 3 view .LVU382
1019:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1234              		.loc 1 1019 18 is_stmt 0 view .LVU383
 1235 0018 4FF48073 		mov	r3, #256
 1236 001c 0293     		str	r3, [sp, #8]
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1237              		.loc 1 1022 3 is_stmt 1 view .LVU384
 1238              	.LBB6:
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1239              		.loc 1 1022 3 view .LVU385
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1240              		.loc 1 1022 3 view .LVU386
 1241 001e 0A4C     		ldr	r4, .L128
 1242 0020 A369     		ldr	r3, [r4, #24]
 1243 0022 43F00403 		orr	r3, r3, #4
 1244 0026 A361     		str	r3, [r4, #24]
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1245              		.loc 1 1022 3 view .LVU387
 1246 0028 A369     		ldr	r3, [r4, #24]
 1247 002a 03F00403 		and	r3, r3, #4
 1248 002e 0193     		str	r3, [sp, #4]
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1249              		.loc 1 1022 3 view .LVU388
 1250 0030 019B     		ldr	r3, [sp, #4]
 1251              	.LBE6:
1022:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1252              		.loc 1 1022 3 view .LVU389
1024:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1253              		.loc 1 1024 3 view .LVU390
 1254 0032 02A9     		add	r1, sp, #8
 1255              	.LVL91:
1024:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1256              		.loc 1 1024 3 is_stmt 0 view .LVU391
 1257 0034 0548     		ldr	r0, .L128+4
 1258              	.LVL92:
1024:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1259              		.loc 1 1024 3 view .LVU392
 1260 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 1261              	.LVL93:
1027:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1262              		.loc 1 1027 3 is_stmt 1 view .LVU393
 1263 003a 6368     		ldr	r3, [r4, #4]
 1264 003c 23F0E063 		bic	r3, r3, #117440512
 1265 0040 2B43     		orrs	r3, r3, r5
 1266 0042 6360     		str	r3, [r4, #4]
1028:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1267              		.loc 1 1028 1 is_stmt 0 view .LVU394
 1268 0044 07B0     		add	sp, sp, #28
 1269              	.LCFI11:
 1270              		.cfi_def_cfa_offset 12
 1271              		@ sp needed
 1272 0046 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccfQDJWv.s 			page 54


 1273              	.LVL94:
 1274              	.L129:
1028:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1275              		.loc 1 1028 1 view .LVU395
 1276              		.align	2
 1277              	.L128:
 1278 0048 00100240 		.word	1073876992
 1279 004c 00080140 		.word	1073809408
 1280              		.cfi_endproc
 1281              	.LFE68:
 1283              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1284              		.align	1
 1285              		.global	HAL_RCC_EnableCSS
 1286              		.syntax unified
 1287              		.thumb
 1288              		.thumb_func
 1289              		.fpu softvfp
 1291              	HAL_RCC_EnableCSS:
 1292              	.LFB69:
1040:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1293              		.loc 1 1040 1 is_stmt 1 view -0
 1294              		.cfi_startproc
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              		@ link register save eliminated.
1041:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1298              		.loc 1 1041 3 view .LVU397
1041:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1299              		.loc 1 1041 38 is_stmt 0 view .LVU398
 1300 0000 014B     		ldr	r3, .L131
 1301 0002 0122     		movs	r2, #1
 1302 0004 DA64     		str	r2, [r3, #76]
1042:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1303              		.loc 1 1042 1 view .LVU399
 1304 0006 7047     		bx	lr
 1305              	.L132:
 1306              		.align	2
 1307              	.L131:
 1308 0008 00004242 		.word	1111621632
 1309              		.cfi_endproc
 1310              	.LFE69:
 1312              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1313              		.align	1
 1314              		.global	HAL_RCC_DisableCSS
 1315              		.syntax unified
 1316              		.thumb
 1317              		.thumb_func
 1318              		.fpu softvfp
 1320              	HAL_RCC_DisableCSS:
 1321              	.LFB70:
1049:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1322              		.loc 1 1049 1 is_stmt 1 view -0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 0
 1325              		@ frame_needed = 0, uses_anonymous_args = 0
 1326              		@ link register save eliminated.
1050:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
ARM GAS  /tmp/ccfQDJWv.s 			page 55


 1327              		.loc 1 1050 3 view .LVU401
1050:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1328              		.loc 1 1050 38 is_stmt 0 view .LVU402
 1329 0000 014B     		ldr	r3, .L134
 1330 0002 0022     		movs	r2, #0
 1331 0004 DA64     		str	r2, [r3, #76]
1051:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1332              		.loc 1 1051 1 view .LVU403
 1333 0006 7047     		bx	lr
 1334              	.L135:
 1335              		.align	2
 1336              	.L134:
 1337 0008 00004242 		.word	1111621632
 1338              		.cfi_endproc
 1339              	.LFE70:
 1341              		.section	.rodata.HAL_RCC_GetSysClockFreq.str1.4,"aMS",%progbits,1
 1342              		.align	2
 1343              	.LC0:
 1344 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 1344      06070809 
 1344      0A0B0C0D 
 1344      0E
 1345 000d 0F101000 		.ascii	"\017\020\020\000"
 1346              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1347              		.align	1
 1348              		.global	HAL_RCC_GetSysClockFreq
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1352              		.fpu softvfp
 1354              	HAL_RCC_GetSysClockFreq:
 1355              	.LFB71:
1083:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 1356              		.loc 1 1083 1 is_stmt 1 view -0
 1357              		.cfi_startproc
 1358              		@ args = 0, pretend = 0, frame = 24
 1359              		@ frame_needed = 0, uses_anonymous_args = 0
 1360              		@ link register save eliminated.
 1361 0000 86B0     		sub	sp, sp, #24
 1362              	.LCFI12:
 1363              		.cfi_def_cfa_offset 24
1088:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 1364              		.loc 1 1088 3 view .LVU405
1088:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 1365              		.loc 1 1088 17 is_stmt 0 view .LVU406
 1366 0002 174B     		ldr	r3, .L142
 1367 0004 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1368 0006 0DF1180C 		add	ip, sp, #24
 1369 000a 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
1092:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1370              		.loc 1 1092 3 is_stmt 1 view .LVU407
1092:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1371              		.loc 1 1092 17 is_stmt 0 view .LVU408
 1372 000e 40F20123 		movw	r3, #513
 1373 0012 ADF80430 		strh	r3, [sp, #4]	@ movhi
1096:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1374              		.loc 1 1096 3 is_stmt 1 view .LVU409
ARM GAS  /tmp/ccfQDJWv.s 			page 56


 1375              	.LVL95:
1097:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 1376              		.loc 1 1097 3 view .LVU410
1102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1377              		.loc 1 1102 3 view .LVU411
1102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1378              		.loc 1 1102 10 is_stmt 0 view .LVU412
 1379 0016 134B     		ldr	r3, .L142+4
 1380 0018 5B68     		ldr	r3, [r3, #4]
 1381              	.LVL96:
1105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1382              		.loc 1 1105 3 is_stmt 1 view .LVU413
1105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1383              		.loc 1 1105 18 is_stmt 0 view .LVU414
 1384 001a 03F00C02 		and	r2, r3, #12
1105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1385              		.loc 1 1105 3 view .LVU415
 1386 001e 082A     		cmp	r2, #8
 1387 0020 02D0     		beq	.L141
1109:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 1388              		.loc 1 1109 20 view .LVU416
 1389 0022 1148     		ldr	r0, .L142+8
 1390              	.LVL97:
1164:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1391              		.loc 1 1164 3 is_stmt 1 view .LVU417
 1392              	.L136:
1165:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1393              		.loc 1 1165 1 is_stmt 0 view .LVU418
 1394 0024 06B0     		add	sp, sp, #24
 1395              	.LCFI13:
 1396              		.cfi_remember_state
 1397              		.cfi_def_cfa_offset 0
 1398              		@ sp needed
 1399 0026 7047     		bx	lr
 1400              	.LVL98:
 1401              	.L141:
 1402              	.LCFI14:
 1403              		.cfi_restore_state
1114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1404              		.loc 1 1114 7 is_stmt 1 view .LVU419
1114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1405              		.loc 1 1114 73 is_stmt 0 view .LVU420
 1406 0028 C3F38342 		ubfx	r2, r3, #18, #4
1114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1407              		.loc 1 1114 34 view .LVU421
 1408 002c 1832     		adds	r2, r2, #24
 1409 002e 6A44     		add	r2, sp, r2
 1410 0030 12F8100C 		ldrb	r0, [r2, #-16]	@ zero_extendqisi2
 1411              	.LVL99:
1115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1412              		.loc 1 1115 7 is_stmt 1 view .LVU422
1115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1413              		.loc 1 1115 10 is_stmt 0 view .LVU423
 1414 0034 13F4803F 		tst	r3, #65536
 1415 0038 0DD0     		beq	.L138
1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1416              		.loc 1 1120 9 is_stmt 1 view .LVU424
ARM GAS  /tmp/ccfQDJWv.s 			page 57


1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1417              		.loc 1 1120 51 is_stmt 0 view .LVU425
 1418 003a 0A4B     		ldr	r3, .L142+4
 1419              	.LVL100:
1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1420              		.loc 1 1120 51 view .LVU426
 1421 003c 5B68     		ldr	r3, [r3, #4]
1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1422              		.loc 1 1120 79 view .LVU427
 1423 003e C3F34043 		ubfx	r3, r3, #17, #1
1120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1424              		.loc 1 1120 36 view .LVU428
 1425 0042 1833     		adds	r3, r3, #24
 1426 0044 6B44     		add	r3, sp, r3
 1427 0046 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 1428              	.LVL101:
1146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1429              		.loc 1 1146 9 is_stmt 1 view .LVU429
1146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1430              		.loc 1 1146 41 is_stmt 0 view .LVU430
 1431 004a 074A     		ldr	r2, .L142+8
 1432 004c 02FB00F0 		mul	r0, r2, r0
 1433              	.LVL102:
1146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1434              		.loc 1 1146 16 view .LVU431
 1435 0050 B0FBF3F0 		udiv	r0, r0, r3
 1436              	.LVL103:
1146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1437              		.loc 1 1146 16 view .LVU432
 1438 0054 E6E7     		b	.L136
 1439              	.LVL104:
 1440              	.L138:
1152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1441              		.loc 1 1152 9 is_stmt 1 view .LVU433
1152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1442              		.loc 1 1152 16 is_stmt 0 view .LVU434
 1443 0056 054B     		ldr	r3, .L142+12
 1444              	.LVL105:
1152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1445              		.loc 1 1152 16 view .LVU435
 1446 0058 03FB00F0 		mul	r0, r3, r0
 1447              	.LVL106:
1152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1448              		.loc 1 1152 16 view .LVU436
 1449 005c E2E7     		b	.L136
 1450              	.L143:
 1451 005e 00BF     		.align	2
 1452              	.L142:
 1453 0060 00000000 		.word	.LC0
 1454 0064 00100240 		.word	1073876992
 1455 0068 00127A00 		.word	8000000
 1456 006c 00093D00 		.word	4000000
 1457              		.cfi_endproc
 1458              	.LFE71:
 1460              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1461              		.align	1
 1462              		.global	HAL_RCC_ClockConfig
ARM GAS  /tmp/ccfQDJWv.s 			page 58


 1463              		.syntax unified
 1464              		.thumb
 1465              		.thumb_func
 1466              		.fpu softvfp
 1468              	HAL_RCC_ClockConfig:
 1469              	.LVL107:
 1470              	.LFB67:
 814:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 1471              		.loc 1 814 1 is_stmt 1 view -0
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 0
 1474              		@ frame_needed = 0, uses_anonymous_args = 0
 815:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1475              		.loc 1 815 3 view .LVU438
 818:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1476              		.loc 1 818 3 view .LVU439
 818:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1477              		.loc 1 818 6 is_stmt 0 view .LVU440
 1478 0000 0028     		cmp	r0, #0
 1479 0002 00F0A080 		beq	.L159
 814:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 1480              		.loc 1 814 1 view .LVU441
 1481 0006 70B5     		push	{r4, r5, r6, lr}
 1482              	.LCFI15:
 1483              		.cfi_def_cfa_offset 16
 1484              		.cfi_offset 4, -16
 1485              		.cfi_offset 5, -12
 1486              		.cfi_offset 6, -8
 1487              		.cfi_offset 14, -4
 1488 0008 0D46     		mov	r5, r1
 1489 000a 0446     		mov	r4, r0
 824:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1490              		.loc 1 824 3 is_stmt 1 view .LVU442
 825:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1491              		.loc 1 825 3 view .LVU443
 833:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1492              		.loc 1 833 3 view .LVU444
 833:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1493              		.loc 1 833 18 is_stmt 0 view .LVU445
 1494 000c 524B     		ldr	r3, .L172
 1495 000e 1B68     		ldr	r3, [r3]
 1496 0010 03F00703 		and	r3, r3, #7
 833:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1497              		.loc 1 833 6 view .LVU446
 1498 0014 8B42     		cmp	r3, r1
 1499 0016 0BD2     		bcs	.L146
 836:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1500              		.loc 1 836 5 is_stmt 1 view .LVU447
 1501 0018 4F4A     		ldr	r2, .L172
 1502 001a 1368     		ldr	r3, [r2]
 1503 001c 23F00703 		bic	r3, r3, #7
 1504 0020 0B43     		orrs	r3, r3, r1
 1505 0022 1360     		str	r3, [r2]
 840:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1506              		.loc 1 840 5 view .LVU448
 840:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1507              		.loc 1 840 9 is_stmt 0 view .LVU449
ARM GAS  /tmp/ccfQDJWv.s 			page 59


 1508 0024 1368     		ldr	r3, [r2]
 1509 0026 03F00703 		and	r3, r3, #7
 840:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1510              		.loc 1 840 8 view .LVU450
 1511 002a 8B42     		cmp	r3, r1
 1512 002c 40F08D80 		bne	.L160
 1513              	.L146:
 848:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1514              		.loc 1 848 1 is_stmt 1 view .LVU451
 848:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1515              		.loc 1 848 24 is_stmt 0 view .LVU452
 1516 0030 2368     		ldr	r3, [r4]
 848:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1517              		.loc 1 848 4 view .LVU453
 1518 0032 13F0020F 		tst	r3, #2
 1519 0036 17D0     		beq	.L147
 852:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1520              		.loc 1 852 5 is_stmt 1 view .LVU454
 852:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1521              		.loc 1 852 8 is_stmt 0 view .LVU455
 1522 0038 13F0040F 		tst	r3, #4
 1523 003c 04D0     		beq	.L148
 854:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1524              		.loc 1 854 7 is_stmt 1 view .LVU456
 1525 003e 474A     		ldr	r2, .L172+4
 1526 0040 5368     		ldr	r3, [r2, #4]
 1527 0042 43F4E063 		orr	r3, r3, #1792
 1528 0046 5360     		str	r3, [r2, #4]
 1529              	.L148:
 857:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1530              		.loc 1 857 5 view .LVU457
 857:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1531              		.loc 1 857 28 is_stmt 0 view .LVU458
 1532 0048 2368     		ldr	r3, [r4]
 857:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1533              		.loc 1 857 8 view .LVU459
 1534 004a 13F0080F 		tst	r3, #8
 1535 004e 04D0     		beq	.L149
 859:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1536              		.loc 1 859 7 is_stmt 1 view .LVU460
 1537 0050 424A     		ldr	r2, .L172+4
 1538 0052 5368     		ldr	r3, [r2, #4]
 1539 0054 43F46053 		orr	r3, r3, #14336
 1540 0058 5360     		str	r3, [r2, #4]
 1541              	.L149:
 863:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1542              		.loc 1 863 5 view .LVU461
 864:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1543              		.loc 1 864 5 view .LVU462
 1544 005a 404A     		ldr	r2, .L172+4
 1545 005c 5368     		ldr	r3, [r2, #4]
 1546 005e 23F0F003 		bic	r3, r3, #240
 1547 0062 A168     		ldr	r1, [r4, #8]
 1548              	.LVL108:
 864:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1549              		.loc 1 864 5 is_stmt 0 view .LVU463
 1550 0064 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccfQDJWv.s 			page 60


 1551 0066 5360     		str	r3, [r2, #4]
 1552              	.L147:
 868:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1553              		.loc 1 868 3 is_stmt 1 view .LVU464
 868:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1554              		.loc 1 868 26 is_stmt 0 view .LVU465
 1555 0068 2368     		ldr	r3, [r4]
 868:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1556              		.loc 1 868 6 view .LVU466
 1557 006a 13F0010F 		tst	r3, #1
 1558 006e 31D0     		beq	.L150
 870:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1559              		.loc 1 870 5 is_stmt 1 view .LVU467
 873:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1560              		.loc 1 873 5 view .LVU468
 873:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1561              		.loc 1 873 26 is_stmt 0 view .LVU469
 1562 0070 6368     		ldr	r3, [r4, #4]
 873:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1563              		.loc 1 873 8 view .LVU470
 1564 0072 012B     		cmp	r3, #1
 1565 0074 20D0     		beq	.L170
 882:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1566              		.loc 1 882 10 is_stmt 1 view .LVU471
 882:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1567              		.loc 1 882 13 is_stmt 0 view .LVU472
 1568 0076 022B     		cmp	r3, #2
 1569 0078 25D0     		beq	.L171
 894:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1570              		.loc 1 894 7 is_stmt 1 view .LVU473
 894:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1571              		.loc 1 894 11 is_stmt 0 view .LVU474
 1572 007a 384A     		ldr	r2, .L172+4
 1573 007c 1268     		ldr	r2, [r2]
 894:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1574              		.loc 1 894 10 view .LVU475
 1575 007e 12F0020F 		tst	r2, #2
 1576 0082 64D0     		beq	.L163
 1577              	.L152:
 899:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1578              		.loc 1 899 5 is_stmt 1 view .LVU476
 1579 0084 3549     		ldr	r1, .L172+4
 1580 0086 4A68     		ldr	r2, [r1, #4]
 1581 0088 22F00302 		bic	r2, r2, #3
 1582 008c 1343     		orrs	r3, r3, r2
 1583 008e 4B60     		str	r3, [r1, #4]
 902:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1584              		.loc 1 902 5 view .LVU477
 902:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1585              		.loc 1 902 17 is_stmt 0 view .LVU478
 1586 0090 FFF7FEFF 		bl	HAL_GetTick
 1587              	.LVL109:
 902:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1588              		.loc 1 902 17 view .LVU479
 1589 0094 0646     		mov	r6, r0
 1590              	.LVL110:
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccfQDJWv.s 			page 61


 1591              		.loc 1 904 5 is_stmt 1 view .LVU480
 1592              	.L154:
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1593              		.loc 1 904 42 view .LVU481
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1594              		.loc 1 904 12 is_stmt 0 view .LVU482
 1595 0096 314B     		ldr	r3, .L172+4
 1596 0098 5B68     		ldr	r3, [r3, #4]
 1597 009a 03F00C03 		and	r3, r3, #12
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1598              		.loc 1 904 63 view .LVU483
 1599 009e 6268     		ldr	r2, [r4, #4]
 904:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1600              		.loc 1 904 42 view .LVU484
 1601 00a0 B3EB820F 		cmp	r3, r2, lsl #2
 1602 00a4 16D0     		beq	.L150
 906:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1603              		.loc 1 906 7 is_stmt 1 view .LVU485
 906:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1604              		.loc 1 906 12 is_stmt 0 view .LVU486
 1605 00a6 FFF7FEFF 		bl	HAL_GetTick
 1606              	.LVL111:
 906:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1607              		.loc 1 906 26 view .LVU487
 1608 00aa 801B     		subs	r0, r0, r6
 906:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1609              		.loc 1 906 10 view .LVU488
 1610 00ac 41F28833 		movw	r3, #5000
 1611 00b0 9842     		cmp	r0, r3
 1612 00b2 F0D9     		bls	.L154
 908:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1613              		.loc 1 908 16 view .LVU489
 1614 00b4 0320     		movs	r0, #3
 1615 00b6 45E0     		b	.L145
 1616              	.LVL112:
 1617              	.L170:
 876:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1618              		.loc 1 876 7 is_stmt 1 view .LVU490
 876:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1619              		.loc 1 876 11 is_stmt 0 view .LVU491
 1620 00b8 284A     		ldr	r2, .L172+4
 1621 00ba 1268     		ldr	r2, [r2]
 876:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1622              		.loc 1 876 10 view .LVU492
 1623 00bc 12F4003F 		tst	r2, #131072
 1624 00c0 E0D1     		bne	.L152
 878:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1625              		.loc 1 878 16 view .LVU493
 1626 00c2 0120     		movs	r0, #1
 1627              	.LVL113:
 878:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1628              		.loc 1 878 16 view .LVU494
 1629 00c4 3EE0     		b	.L145
 1630              	.LVL114:
 1631              	.L171:
 885:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1632              		.loc 1 885 7 is_stmt 1 view .LVU495
ARM GAS  /tmp/ccfQDJWv.s 			page 62


 885:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1633              		.loc 1 885 11 is_stmt 0 view .LVU496
 1634 00c6 254A     		ldr	r2, .L172+4
 1635 00c8 1268     		ldr	r2, [r2]
 885:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1636              		.loc 1 885 10 view .LVU497
 1637 00ca 12F0007F 		tst	r2, #33554432
 1638 00ce D9D1     		bne	.L152
 887:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1639              		.loc 1 887 16 view .LVU498
 1640 00d0 0120     		movs	r0, #1
 1641              	.LVL115:
 887:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1642              		.loc 1 887 16 view .LVU499
 1643 00d2 37E0     		b	.L145
 1644              	.L150:
 915:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1645              		.loc 1 915 3 is_stmt 1 view .LVU500
 915:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1646              		.loc 1 915 18 is_stmt 0 view .LVU501
 1647 00d4 204B     		ldr	r3, .L172
 1648 00d6 1B68     		ldr	r3, [r3]
 1649 00d8 03F00703 		and	r3, r3, #7
 915:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1650              		.loc 1 915 6 view .LVU502
 1651 00dc AB42     		cmp	r3, r5
 1652 00de 0AD9     		bls	.L156
 918:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1653              		.loc 1 918 5 is_stmt 1 view .LVU503
 1654 00e0 1D4A     		ldr	r2, .L172
 1655 00e2 1368     		ldr	r3, [r2]
 1656 00e4 23F00703 		bic	r3, r3, #7
 1657 00e8 2B43     		orrs	r3, r3, r5
 1658 00ea 1360     		str	r3, [r2]
 922:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1659              		.loc 1 922 5 view .LVU504
 922:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1660              		.loc 1 922 9 is_stmt 0 view .LVU505
 1661 00ec 1368     		ldr	r3, [r2]
 1662 00ee 03F00703 		and	r3, r3, #7
 922:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1663              		.loc 1 922 8 view .LVU506
 1664 00f2 AB42     		cmp	r3, r5
 1665 00f4 2DD1     		bne	.L165
 1666              	.L156:
 930:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1667              		.loc 1 930 1 is_stmt 1 view .LVU507
 930:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1668              		.loc 1 930 24 is_stmt 0 view .LVU508
 1669 00f6 2368     		ldr	r3, [r4]
 930:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1670              		.loc 1 930 4 view .LVU509
 1671 00f8 13F0040F 		tst	r3, #4
 1672 00fc 06D0     		beq	.L157
 932:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1673              		.loc 1 932 5 is_stmt 1 view .LVU510
 933:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccfQDJWv.s 			page 63


 1674              		.loc 1 933 5 view .LVU511
 1675 00fe 174A     		ldr	r2, .L172+4
 1676 0100 5368     		ldr	r3, [r2, #4]
 1677 0102 23F4E063 		bic	r3, r3, #1792
 1678 0106 E168     		ldr	r1, [r4, #12]
 1679 0108 0B43     		orrs	r3, r3, r1
 1680 010a 5360     		str	r3, [r2, #4]
 1681              	.L157:
 937:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1682              		.loc 1 937 3 view .LVU512
 937:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1683              		.loc 1 937 26 is_stmt 0 view .LVU513
 1684 010c 2368     		ldr	r3, [r4]
 937:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1685              		.loc 1 937 6 view .LVU514
 1686 010e 13F0080F 		tst	r3, #8
 1687 0112 07D0     		beq	.L158
 939:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 1688              		.loc 1 939 5 is_stmt 1 view .LVU515
 940:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1689              		.loc 1 940 5 view .LVU516
 1690 0114 114A     		ldr	r2, .L172+4
 1691 0116 5368     		ldr	r3, [r2, #4]
 1692 0118 23F46053 		bic	r3, r3, #14336
 1693 011c 2169     		ldr	r1, [r4, #16]
 1694 011e 43EAC103 		orr	r3, r3, r1, lsl #3
 1695 0122 5360     		str	r3, [r2, #4]
 1696              	.L158:
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1697              		.loc 1 944 3 view .LVU517
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1698              		.loc 1 944 21 is_stmt 0 view .LVU518
 1699 0124 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1700              	.LVL116:
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1701              		.loc 1 944 68 view .LVU519
 1702 0128 0C4B     		ldr	r3, .L172+4
 1703 012a 5B68     		ldr	r3, [r3, #4]
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1704              		.loc 1 944 92 view .LVU520
 1705 012c C3F30313 		ubfx	r3, r3, #4, #4
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1706              		.loc 1 944 63 view .LVU521
 1707 0130 0B4A     		ldr	r2, .L172+8
 1708 0132 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1709              		.loc 1 944 47 view .LVU522
 1710 0134 D840     		lsrs	r0, r0, r3
 944:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1711              		.loc 1 944 19 view .LVU523
 1712 0136 0B4B     		ldr	r3, .L172+12
 1713 0138 1860     		str	r0, [r3]
 947:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1714              		.loc 1 947 3 is_stmt 1 view .LVU524
 1715 013a 0B4B     		ldr	r3, .L172+16
 1716 013c 1868     		ldr	r0, [r3]
 1717 013e FFF7FEFF 		bl	HAL_InitTick
ARM GAS  /tmp/ccfQDJWv.s 			page 64


 1718              	.LVL117:
 949:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1719              		.loc 1 949 3 view .LVU525
 949:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1720              		.loc 1 949 10 is_stmt 0 view .LVU526
 1721 0142 0020     		movs	r0, #0
 1722              	.L145:
 950:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1723              		.loc 1 950 1 view .LVU527
 1724 0144 70BD     		pop	{r4, r5, r6, pc}
 1725              	.LVL118:
 1726              	.L159:
 1727              	.LCFI16:
 1728              		.cfi_def_cfa_offset 0
 1729              		.cfi_restore 4
 1730              		.cfi_restore 5
 1731              		.cfi_restore 6
 1732              		.cfi_restore 14
 820:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1733              		.loc 1 820 12 view .LVU528
 1734 0146 0120     		movs	r0, #1
 1735              	.LVL119:
 950:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1736              		.loc 1 950 1 view .LVU529
 1737 0148 7047     		bx	lr
 1738              	.LVL120:
 1739              	.L160:
 1740              	.LCFI17:
 1741              		.cfi_def_cfa_offset 16
 1742              		.cfi_offset 4, -16
 1743              		.cfi_offset 5, -12
 1744              		.cfi_offset 6, -8
 1745              		.cfi_offset 14, -4
 842:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1746              		.loc 1 842 12 view .LVU530
 1747 014a 0120     		movs	r0, #1
 1748              	.LVL121:
 842:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1749              		.loc 1 842 12 view .LVU531
 1750 014c FAE7     		b	.L145
 1751              	.LVL122:
 1752              	.L163:
 896:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1753              		.loc 1 896 16 view .LVU532
 1754 014e 0120     		movs	r0, #1
 1755              	.LVL123:
 896:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1756              		.loc 1 896 16 view .LVU533
 1757 0150 F8E7     		b	.L145
 1758              	.L165:
 924:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1759              		.loc 1 924 12 view .LVU534
 1760 0152 0120     		movs	r0, #1
 1761 0154 F6E7     		b	.L145
 1762              	.L173:
 1763 0156 00BF     		.align	2
 1764              	.L172:
ARM GAS  /tmp/ccfQDJWv.s 			page 65


 1765 0158 00200240 		.word	1073881088
 1766 015c 00100240 		.word	1073876992
 1767 0160 00000000 		.word	AHBPrescTable
 1768 0164 00000000 		.word	SystemCoreClock
 1769 0168 00000000 		.word	uwTickPrio
 1770              		.cfi_endproc
 1771              	.LFE67:
 1773              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1774              		.align	1
 1775              		.global	HAL_RCC_GetHCLKFreq
 1776              		.syntax unified
 1777              		.thumb
 1778              		.thumb_func
 1779              		.fpu softvfp
 1781              	HAL_RCC_GetHCLKFreq:
 1782              	.LFB72:
1177:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
 1783              		.loc 1 1177 1 is_stmt 1 view -0
 1784              		.cfi_startproc
 1785              		@ args = 0, pretend = 0, frame = 0
 1786              		@ frame_needed = 0, uses_anonymous_args = 0
 1787              		@ link register save eliminated.
1178:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1788              		.loc 1 1178 3 view .LVU536
1179:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1789              		.loc 1 1179 1 is_stmt 0 view .LVU537
 1790 0000 014B     		ldr	r3, .L175
 1791 0002 1868     		ldr	r0, [r3]
 1792 0004 7047     		bx	lr
 1793              	.L176:
 1794 0006 00BF     		.align	2
 1795              	.L175:
 1796 0008 00000000 		.word	SystemCoreClock
 1797              		.cfi_endproc
 1798              	.LFE72:
 1800              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1801              		.align	1
 1802              		.global	HAL_RCC_GetPCLK1Freq
 1803              		.syntax unified
 1804              		.thumb
 1805              		.thumb_func
 1806              		.fpu softvfp
 1808              	HAL_RCC_GetPCLK1Freq:
 1809              	.LFB73:
1188:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 1810              		.loc 1 1188 1 is_stmt 1 view -0
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 0
 1813              		@ frame_needed = 0, uses_anonymous_args = 0
 1814 0000 08B5     		push	{r3, lr}
 1815              	.LCFI18:
 1816              		.cfi_def_cfa_offset 8
 1817              		.cfi_offset 3, -8
 1818              		.cfi_offset 14, -4
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1819              		.loc 1 1190 3 view .LVU539
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
ARM GAS  /tmp/ccfQDJWv.s 			page 66


 1820              		.loc 1 1190 11 is_stmt 0 view .LVU540
 1821 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1822              	.LVL124:
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1823              		.loc 1 1190 54 view .LVU541
 1824 0006 044B     		ldr	r3, .L179
 1825 0008 5B68     		ldr	r3, [r3, #4]
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1826              		.loc 1 1190 79 view .LVU542
 1827 000a C3F30223 		ubfx	r3, r3, #8, #3
1190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1828              		.loc 1 1190 49 view .LVU543
 1829 000e 034A     		ldr	r2, .L179+4
 1830 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1191:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1831              		.loc 1 1191 1 view .LVU544
 1832 0012 D840     		lsrs	r0, r0, r3
 1833 0014 08BD     		pop	{r3, pc}
 1834              	.L180:
 1835 0016 00BF     		.align	2
 1836              	.L179:
 1837 0018 00100240 		.word	1073876992
 1838 001c 00000000 		.word	APBPrescTable
 1839              		.cfi_endproc
 1840              	.LFE73:
 1842              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1843              		.align	1
 1844              		.global	HAL_RCC_GetPCLK2Freq
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1848              		.fpu softvfp
 1850              	HAL_RCC_GetPCLK2Freq:
 1851              	.LFB74:
1200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 1852              		.loc 1 1200 1 is_stmt 1 view -0
 1853              		.cfi_startproc
 1854              		@ args = 0, pretend = 0, frame = 0
 1855              		@ frame_needed = 0, uses_anonymous_args = 0
 1856 0000 08B5     		push	{r3, lr}
 1857              	.LCFI19:
 1858              		.cfi_def_cfa_offset 8
 1859              		.cfi_offset 3, -8
 1860              		.cfi_offset 14, -4
1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1861              		.loc 1 1202 3 view .LVU546
1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1862              		.loc 1 1202 11 is_stmt 0 view .LVU547
 1863 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1864              	.LVL125:
1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1865              		.loc 1 1202 54 view .LVU548
 1866 0006 044B     		ldr	r3, .L183
 1867 0008 5B68     		ldr	r3, [r3, #4]
1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1868              		.loc 1 1202 79 view .LVU549
 1869 000a C3F3C223 		ubfx	r3, r3, #11, #3
ARM GAS  /tmp/ccfQDJWv.s 			page 67


1202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1870              		.loc 1 1202 49 view .LVU550
 1871 000e 034A     		ldr	r2, .L183+4
 1872 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1873              		.loc 1 1203 1 view .LVU551
 1874 0012 D840     		lsrs	r0, r0, r3
 1875 0014 08BD     		pop	{r3, pc}
 1876              	.L184:
 1877 0016 00BF     		.align	2
 1878              	.L183:
 1879 0018 00100240 		.word	1073876992
 1880 001c 00000000 		.word	APBPrescTable
 1881              		.cfi_endproc
 1882              	.LFE74:
 1884              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1885              		.align	1
 1886              		.global	HAL_RCC_GetOscConfig
 1887              		.syntax unified
 1888              		.thumb
 1889              		.thumb_func
 1890              		.fpu softvfp
 1892              	HAL_RCC_GetOscConfig:
 1893              	.LVL126:
 1894              	.LFB75:
1213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 1895              		.loc 1 1213 1 is_stmt 1 view -0
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 0
 1898              		@ frame_needed = 0, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
1215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1900              		.loc 1 1215 3 view .LVU553
1218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                                       | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 1901              		.loc 1 1218 3 view .LVU554
1218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                                       | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 1902              		.loc 1 1218 37 is_stmt 0 view .LVU555
 1903 0000 0F23     		movs	r3, #15
 1904 0002 0360     		str	r3, [r0]
1227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1905              		.loc 1 1227 3 is_stmt 1 view .LVU556
1227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1906              		.loc 1 1227 11 is_stmt 0 view .LVU557
 1907 0004 2A4B     		ldr	r3, .L198
 1908 0006 1B68     		ldr	r3, [r3]
1227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1909              		.loc 1 1227 6 view .LVU558
 1910 0008 13F4802F 		tst	r3, #262144
 1911 000c 30D0     		beq	.L186
1229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1912              		.loc 1 1229 5 is_stmt 1 view .LVU559
1229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1913              		.loc 1 1229 33 is_stmt 0 view .LVU560
 1914 000e 4FF4A023 		mov	r3, #327680
 1915 0012 4360     		str	r3, [r0, #4]
 1916              	.L187:
1239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 68


 1917              		.loc 1 1239 3 is_stmt 1 view .LVU561
1239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1918              		.loc 1 1239 39 is_stmt 0 view .LVU562
 1919 0014 264A     		ldr	r2, .L198
 1920 0016 5368     		ldr	r3, [r2, #4]
 1921 0018 03F40033 		and	r3, r3, #131072
1239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1922              		.loc 1 1239 37 view .LVU563
 1923 001c 8360     		str	r3, [r0, #8]
1242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1924              		.loc 1 1242 3 is_stmt 1 view .LVU564
1242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1925              		.loc 1 1242 11 is_stmt 0 view .LVU565
 1926 001e 1368     		ldr	r3, [r2]
1242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1927              		.loc 1 1242 6 view .LVU566
 1928 0020 13F0010F 		tst	r3, #1
 1929 0024 30D0     		beq	.L189
1244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1930              		.loc 1 1244 5 is_stmt 1 view .LVU567
1244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1931              		.loc 1 1244 33 is_stmt 0 view .LVU568
 1932 0026 0123     		movs	r3, #1
 1933 0028 0361     		str	r3, [r0, #16]
 1934              	.L190:
1251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1935              		.loc 1 1251 3 is_stmt 1 view .LVU569
1251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1936              		.loc 1 1251 59 is_stmt 0 view .LVU570
 1937 002a 214A     		ldr	r2, .L198
 1938 002c 1368     		ldr	r3, [r2]
1251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1939              		.loc 1 1251 44 view .LVU571
 1940 002e C3F3C403 		ubfx	r3, r3, #3, #5
1251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1941              		.loc 1 1251 42 view .LVU572
 1942 0032 4361     		str	r3, [r0, #20]
1254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1943              		.loc 1 1254 3 is_stmt 1 view .LVU573
1254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1944              		.loc 1 1254 11 is_stmt 0 view .LVU574
 1945 0034 136A     		ldr	r3, [r2, #32]
1254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1946              		.loc 1 1254 6 view .LVU575
 1947 0036 13F0040F 		tst	r3, #4
 1948 003a 28D0     		beq	.L191
1256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1949              		.loc 1 1256 5 is_stmt 1 view .LVU576
1256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1950              		.loc 1 1256 33 is_stmt 0 view .LVU577
 1951 003c 0523     		movs	r3, #5
 1952 003e C360     		str	r3, [r0, #12]
 1953              	.L192:
1268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1954              		.loc 1 1268 3 is_stmt 1 view .LVU578
1268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1955              		.loc 1 1268 11 is_stmt 0 view .LVU579
ARM GAS  /tmp/ccfQDJWv.s 			page 69


 1956 0040 1B4B     		ldr	r3, .L198
 1957 0042 5B6A     		ldr	r3, [r3, #36]
1268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1958              		.loc 1 1268 6 view .LVU580
 1959 0044 13F0010F 		tst	r3, #1
 1960 0048 2CD0     		beq	.L194
1270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1961              		.loc 1 1270 5 is_stmt 1 view .LVU581
1270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1962              		.loc 1 1270 33 is_stmt 0 view .LVU582
 1963 004a 0123     		movs	r3, #1
 1964 004c 8361     		str	r3, [r0, #24]
 1965              	.L195:
1279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1966              		.loc 1 1279 3 is_stmt 1 view .LVU583
1279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1967              		.loc 1 1279 11 is_stmt 0 view .LVU584
 1968 004e 184B     		ldr	r3, .L198
 1969 0050 1B68     		ldr	r3, [r3]
1279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1970              		.loc 1 1279 6 view .LVU585
 1971 0052 13F0807F 		tst	r3, #16777216
 1972 0056 28D0     		beq	.L196
1281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1973              		.loc 1 1281 5 is_stmt 1 view .LVU586
1281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1974              		.loc 1 1281 37 is_stmt 0 view .LVU587
 1975 0058 0223     		movs	r3, #2
 1976 005a C361     		str	r3, [r0, #28]
 1977              	.L197:
1287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1978              		.loc 1 1287 3 is_stmt 1 view .LVU588
1287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1979              		.loc 1 1287 52 is_stmt 0 view .LVU589
 1980 005c 144A     		ldr	r2, .L198
 1981 005e 5368     		ldr	r3, [r2, #4]
1287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1982              		.loc 1 1287 38 view .LVU590
 1983 0060 03F48033 		and	r3, r3, #65536
1287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1984              		.loc 1 1287 36 view .LVU591
 1985 0064 0362     		str	r3, [r0, #32]
1288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1986              		.loc 1 1288 3 is_stmt 1 view .LVU592
1288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1987              		.loc 1 1288 49 is_stmt 0 view .LVU593
 1988 0066 5368     		ldr	r3, [r2, #4]
1288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1989              		.loc 1 1288 35 view .LVU594
 1990 0068 03F47013 		and	r3, r3, #3932160
1288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1991              		.loc 1 1288 33 view .LVU595
 1992 006c 4362     		str	r3, [r0, #36]
1302:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1993              		.loc 1 1302 1 view .LVU596
 1994 006e 7047     		bx	lr
 1995              	.L186:
ARM GAS  /tmp/ccfQDJWv.s 			page 70


1231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1996              		.loc 1 1231 8 is_stmt 1 view .LVU597
1231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1997              		.loc 1 1231 16 is_stmt 0 view .LVU598
 1998 0070 0F4B     		ldr	r3, .L198
 1999 0072 1B68     		ldr	r3, [r3]
1231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2000              		.loc 1 1231 11 view .LVU599
 2001 0074 13F4803F 		tst	r3, #65536
 2002 0078 03D0     		beq	.L188
1233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2003              		.loc 1 1233 5 is_stmt 1 view .LVU600
1233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2004              		.loc 1 1233 33 is_stmt 0 view .LVU601
 2005 007a 4FF48033 		mov	r3, #65536
 2006 007e 4360     		str	r3, [r0, #4]
 2007 0080 C8E7     		b	.L187
 2008              	.L188:
1237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2009              		.loc 1 1237 5 is_stmt 1 view .LVU602
1237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2010              		.loc 1 1237 33 is_stmt 0 view .LVU603
 2011 0082 0023     		movs	r3, #0
 2012 0084 4360     		str	r3, [r0, #4]
 2013 0086 C5E7     		b	.L187
 2014              	.L189:
1248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2015              		.loc 1 1248 5 is_stmt 1 view .LVU604
1248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2016              		.loc 1 1248 33 is_stmt 0 view .LVU605
 2017 0088 0023     		movs	r3, #0
 2018 008a 0361     		str	r3, [r0, #16]
 2019 008c CDE7     		b	.L190
 2020              	.L191:
1258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2021              		.loc 1 1258 8 is_stmt 1 view .LVU606
1258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2022              		.loc 1 1258 16 is_stmt 0 view .LVU607
 2023 008e 084B     		ldr	r3, .L198
 2024 0090 1B6A     		ldr	r3, [r3, #32]
1258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2025              		.loc 1 1258 11 view .LVU608
 2026 0092 13F0010F 		tst	r3, #1
 2027 0096 02D0     		beq	.L193
1260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2028              		.loc 1 1260 5 is_stmt 1 view .LVU609
1260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2029              		.loc 1 1260 33 is_stmt 0 view .LVU610
 2030 0098 0123     		movs	r3, #1
 2031 009a C360     		str	r3, [r0, #12]
 2032 009c D0E7     		b	.L192
 2033              	.L193:
1264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2034              		.loc 1 1264 5 is_stmt 1 view .LVU611
1264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2035              		.loc 1 1264 33 is_stmt 0 view .LVU612
 2036 009e 0023     		movs	r3, #0
ARM GAS  /tmp/ccfQDJWv.s 			page 71


 2037 00a0 C360     		str	r3, [r0, #12]
 2038 00a2 CDE7     		b	.L192
 2039              	.L194:
1274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2040              		.loc 1 1274 5 is_stmt 1 view .LVU613
1274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2041              		.loc 1 1274 33 is_stmt 0 view .LVU614
 2042 00a4 0023     		movs	r3, #0
 2043 00a6 8361     		str	r3, [r0, #24]
 2044 00a8 D1E7     		b	.L195
 2045              	.L196:
1285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2046              		.loc 1 1285 5 is_stmt 1 view .LVU615
1285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2047              		.loc 1 1285 37 is_stmt 0 view .LVU616
 2048 00aa 0123     		movs	r3, #1
 2049 00ac C361     		str	r3, [r0, #28]
 2050 00ae D5E7     		b	.L197
 2051              	.L199:
 2052              		.align	2
 2053              	.L198:
 2054 00b0 00100240 		.word	1073876992
 2055              		.cfi_endproc
 2056              	.LFE75:
 2058              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2059              		.align	1
 2060              		.global	HAL_RCC_GetClockConfig
 2061              		.syntax unified
 2062              		.thumb
 2063              		.thumb_func
 2064              		.fpu softvfp
 2066              	HAL_RCC_GetClockConfig:
 2067              	.LVL127:
 2068              	.LFB76:
1313:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 2069              		.loc 1 1313 1 is_stmt 1 view -0
 2070              		.cfi_startproc
 2071              		@ args = 0, pretend = 0, frame = 0
 2072              		@ frame_needed = 0, uses_anonymous_args = 0
 2073              		@ link register save eliminated.
1315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 2074              		.loc 1 1315 3 view .LVU618
1316:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2075              		.loc 1 1316 3 view .LVU619
1319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2076              		.loc 1 1319 3 view .LVU620
1319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2077              		.loc 1 1319 32 is_stmt 0 view .LVU621
 2078 0000 0F23     		movs	r3, #15
 2079 0002 0360     		str	r3, [r0]
1322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2080              		.loc 1 1322 3 is_stmt 1 view .LVU622
1322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2081              		.loc 1 1322 51 is_stmt 0 view .LVU623
 2082 0004 0B4B     		ldr	r3, .L201
 2083 0006 5A68     		ldr	r2, [r3, #4]
1322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccfQDJWv.s 			page 72


 2084              		.loc 1 1322 37 view .LVU624
 2085 0008 02F00302 		and	r2, r2, #3
1322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2086              		.loc 1 1322 35 view .LVU625
 2087 000c 4260     		str	r2, [r0, #4]
1325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2088              		.loc 1 1325 3 is_stmt 1 view .LVU626
1325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2089              		.loc 1 1325 52 is_stmt 0 view .LVU627
 2090 000e 5A68     		ldr	r2, [r3, #4]
1325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2091              		.loc 1 1325 38 view .LVU628
 2092 0010 02F0F002 		and	r2, r2, #240
1325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2093              		.loc 1 1325 36 view .LVU629
 2094 0014 8260     		str	r2, [r0, #8]
1328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2095              		.loc 1 1328 3 is_stmt 1 view .LVU630
1328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2096              		.loc 1 1328 53 is_stmt 0 view .LVU631
 2097 0016 5A68     		ldr	r2, [r3, #4]
1328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2098              		.loc 1 1328 39 view .LVU632
 2099 0018 02F4E062 		and	r2, r2, #1792
1328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2100              		.loc 1 1328 37 view .LVU633
 2101 001c C260     		str	r2, [r0, #12]
1331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2102              		.loc 1 1331 3 is_stmt 1 view .LVU634
1331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2103              		.loc 1 1331 54 is_stmt 0 view .LVU635
 2104 001e 5B68     		ldr	r3, [r3, #4]
1331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2105              		.loc 1 1331 39 view .LVU636
 2106 0020 DB08     		lsrs	r3, r3, #3
 2107 0022 03F4E063 		and	r3, r3, #1792
1331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2108              		.loc 1 1331 37 view .LVU637
 2109 0026 0361     		str	r3, [r0, #16]
1335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 2110              		.loc 1 1335 3 is_stmt 1 view .LVU638
1335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 2111              		.loc 1 1335 32 is_stmt 0 view .LVU639
 2112 0028 034B     		ldr	r3, .L201+4
 2113 002a 1B68     		ldr	r3, [r3]
1335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 2114              		.loc 1 1335 16 view .LVU640
 2115 002c 03F00703 		and	r3, r3, #7
1335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 2116              		.loc 1 1335 14 view .LVU641
 2117 0030 0B60     		str	r3, [r1]
1340:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2118              		.loc 1 1340 1 view .LVU642
 2119 0032 7047     		bx	lr
 2120              	.L202:
 2121              		.align	2
 2122              	.L201:
ARM GAS  /tmp/ccfQDJWv.s 			page 73


 2123 0034 00100240 		.word	1073876992
 2124 0038 00200240 		.word	1073881088
 2125              		.cfi_endproc
 2126              	.LFE76:
 2128              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2129              		.align	1
 2130              		.weak	HAL_RCC_CSSCallback
 2131              		.syntax unified
 2132              		.thumb
 2133              		.thumb_func
 2134              		.fpu softvfp
 2136              	HAL_RCC_CSSCallback:
 2137              	.LFB79:
1374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1377:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval none
1378:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1380:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 2138              		.loc 1 1380 1 is_stmt 1 view -0
 2139              		.cfi_startproc
 2140              		@ args = 0, pretend = 0, frame = 0
 2141              		@ frame_needed = 0, uses_anonymous_args = 0
 2142              		@ link register save eliminated.
1381:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1382:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     */
1384:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 2143              		.loc 1 1384 1 view .LVU644
 2144 0000 7047     		bx	lr
 2145              		.cfi_endproc
 2146              	.LFE79:
 2148              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2149              		.align	1
 2150              		.global	HAL_RCC_NMI_IRQHandler
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2154              		.fpu softvfp
 2156              	HAL_RCC_NMI_IRQHandler:
 2157              	.LFB77:
1348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2158              		.loc 1 1348 1 view -0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162 0000 08B5     		push	{r3, lr}
 2163              	.LCFI20:
 2164              		.cfi_def_cfa_offset 8
 2165              		.cfi_offset 3, -8
 2166              		.cfi_offset 14, -4
1350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2167              		.loc 1 1350 3 view .LVU646
1350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2168              		.loc 1 1350 7 is_stmt 0 view .LVU647
 2169 0002 064B     		ldr	r3, .L208
ARM GAS  /tmp/ccfQDJWv.s 			page 74


 2170 0004 9B68     		ldr	r3, [r3, #8]
1350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 2171              		.loc 1 1350 6 view .LVU648
 2172 0006 13F0800F 		tst	r3, #128
 2173 000a 00D1     		bne	.L207
 2174              	.L204:
1358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2175              		.loc 1 1358 1 view .LVU649
 2176 000c 08BD     		pop	{r3, pc}
 2177              	.L207:
1353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2178              		.loc 1 1353 5 is_stmt 1 view .LVU650
 2179 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2180              	.LVL128:
1356:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 2181              		.loc 1 1356 5 view .LVU651
 2182 0012 024B     		ldr	r3, .L208
 2183 0014 8022     		movs	r2, #128
 2184 0016 9A72     		strb	r2, [r3, #10]
1358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 2185              		.loc 1 1358 1 is_stmt 0 view .LVU652
 2186 0018 F8E7     		b	.L204
 2187              	.L209:
 2188 001a 00BF     		.align	2
 2189              	.L208:
 2190 001c 00100240 		.word	1073876992
 2191              		.cfi_endproc
 2192              	.LFE77:
 2194              		.text
 2195              	.Letext0:
 2196              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2197              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2198              		.file 4 "base/chip/Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 2199              		.file 5 "base/chip/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 2200              		.file 6 "base/chip/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 2201              		.file 7 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 2202              		.file 8 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 2203              		.file 9 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 2204              		.file 10 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 2205              		.file 11 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccfQDJWv.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_rcc.c
     /tmp/ccfQDJWv.s:16     .text.RCC_Delay:0000000000000000 $t
     /tmp/ccfQDJWv.s:23     .text.RCC_Delay:0000000000000000 RCC_Delay
     /tmp/ccfQDJWv.s:73     .text.RCC_Delay:0000000000000024 $d
     /tmp/ccfQDJWv.s:79     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccfQDJWv.s:86     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccfQDJWv.s:290    .text.HAL_RCC_DeInit:00000000000000e4 $d
     /tmp/ccfQDJWv.s:298    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccfQDJWv.s:305    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccfQDJWv.s:817    .text.HAL_RCC_OscConfig:000000000000027c $d
     /tmp/ccfQDJWv.s:823    .text.HAL_RCC_OscConfig:0000000000000288 $t
     /tmp/ccfQDJWv.s:1181   .text.HAL_RCC_OscConfig:0000000000000408 $d
     /tmp/ccfQDJWv.s:1187   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccfQDJWv.s:1194   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccfQDJWv.s:1278   .text.HAL_RCC_MCOConfig:0000000000000048 $d
     /tmp/ccfQDJWv.s:1284   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccfQDJWv.s:1291   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccfQDJWv.s:1308   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccfQDJWv.s:1313   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccfQDJWv.s:1320   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccfQDJWv.s:1337   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccfQDJWv.s:1342   .rodata.HAL_RCC_GetSysClockFreq.str1.4:0000000000000000 $d
     /tmp/ccfQDJWv.s:1347   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccfQDJWv.s:1354   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccfQDJWv.s:1453   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccfQDJWv.s:1461   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccfQDJWv.s:1468   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccfQDJWv.s:1765   .text.HAL_RCC_ClockConfig:0000000000000158 $d
     /tmp/ccfQDJWv.s:1774   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccfQDJWv.s:1781   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccfQDJWv.s:1796   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccfQDJWv.s:1801   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccfQDJWv.s:1808   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccfQDJWv.s:1837   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccfQDJWv.s:1843   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccfQDJWv.s:1850   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccfQDJWv.s:1879   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccfQDJWv.s:1885   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccfQDJWv.s:1892   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccfQDJWv.s:2054   .text.HAL_RCC_GetOscConfig:00000000000000b0 $d
     /tmp/ccfQDJWv.s:2059   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccfQDJWv.s:2066   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccfQDJWv.s:2123   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccfQDJWv.s:2129   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccfQDJWv.s:2136   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccfQDJWv.s:2149   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccfQDJWv.s:2156   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccfQDJWv.s:2190   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
ARM GAS  /tmp/ccfQDJWv.s 			page 76


APBPrescTable
