`timescale 1ns / 1ps 
module Samples(
input [2:0]sel,
output reg [92:0] x
 );
   
  always @(sel)
    begin 
      case(sel)
      3'b000:x = 'b100010001011001011001010001001010011011001100001001011011011100011010011100001011010011100001;//001
      3'b001:x = 'b100100010001010100010100001100010011011100100010011001100001001011100011001001100100100001011;//011
      3'b010:x = 'b001010100010100010001100100010100100100001100100001100100010100100100100001100100100011100001;//100
      3'b011:x = 'b001001100100100010001001011010001001001100010100010100100011100010100001011001100011100100010;//000
      3'b100:x = 'b100100010001010100010100001100010011011100100010011001100001001011100011001001100100100001011;//011
      3'b101:x = 'b001001001100100100010100100011100010100001011001100011100100010100010100001011010100100100010;//000
      3'b110:x = 'b100010001011011011001010011001010011011001100001001011011011100011010011100001011010011100001;//001
      3'b111:x = 'b011001100100100100100001001011001001011001001001011001001001001001010001010001010001011011010;//010
      endcase
end  
endmodule