// Seed: 3785879667
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2,
    input  tri0 id_3,
    input  wor  id_4,
    output tri0 id_5
);
  assign id_2 = 1;
  reg id_7;
  string id_8;
  always_latch id_7 <= id_1 - id_1;
  wire id_9;
  assign id_8 = "";
  wire id_10;
  tri0 id_11, id_12, id_13;
  always id_5 = id_4 ? 1 : id_11;
  assign id_9 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  tri1  id_4,
    output tri   id_5,
    output tri0  id_6,
    output wire  id_7,
    output uwire id_8,
    input  wor   id_9,
    input  wor   id_10,
    output tri   id_11
);
  wire id_13;
  wire id_14;
  assign id_5 = id_0;
  module_0(
      id_3, id_10, id_6, id_9, id_9, id_8
  );
endmodule
