C:/123456789_20171217-1038/sim/fifo_write_tb.v {1 {vlog -work work C:/123456789_20171217-1038/sim/fifo_write_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module fifo_write_tb

Top level modules:
	fifo_write_tb

} {} {}} C:/123456789_20171217-1038/sim/altera_mf.v {1 {vlog -work work C:/123456789_20171217-1038/sim/altera_mf.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lcell
-- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
-- Compiling module ALTERA_MF_HINT_EVALUATION
-- Compiling module ALTERA_DEVICE_FAMILIES
-- Compiling module dffp
-- Compiling module pll_iobuf
-- Compiling module stx_m_cntr
-- Compiling module stx_n_cntr
-- Compiling module stx_scale_cntr
-- Compiling module MF_pll_reg
-- Compiling module MF_stratix_pll
-- Compiling module arm_m_cntr
-- Compiling module arm_n_cntr
-- Compiling module arm_scale_cntr
-- Compiling module MF_stratixii_pll
-- Compiling module ttn_m_cntr
-- Compiling module ttn_n_cntr
-- Compiling module ttn_scale_cntr
-- Compiling module MF_stratixiii_pll
-- Compiling module cda_m_cntr
-- Compiling module cda_n_cntr
-- Compiling module cda_scale_cntr
-- Compiling module MF_cycloneiii_pll
-- Compiling module MF_cycloneiiigl_m_cntr
-- Compiling module MF_cycloneiiigl_n_cntr
-- Compiling module MF_cycloneiiigl_scale_cntr
-- Compiling module cycloneiiigl_post_divider
-- Compiling module MF_cycloneiiigl_pll
-- Compiling module altpll
-- Compiling module altlvds_rx
-- Compiling module stratix_lvds_rx
-- Compiling module stratixgx_dpa_lvds_rx
-- Compiling module stratixii_lvds_rx
-- Compiling module flexible_lvds_rx
-- Compiling module stratixiii_lvds_rx
-- Compiling module stratixiii_lvds_rx_channel
-- Compiling module stratixiii_lvds_rx_dpa
-- Compiling module altlvds_tx
-- Compiling module stratixv_local_clk_divider
-- Compiling module stratix_tx_outclk
-- Compiling module stratixii_tx_outclk
-- Compiling module flexible_lvds_tx
-- Compiling module dcfifo_dffpipe
-- Compiling module dcfifo_fefifo
-- Compiling module dcfifo_async
-- Compiling module dcfifo_sync
-- Compiling module dcfifo_low_latency
-- Compiling module dcfifo_mixed_widths
-- Compiling module dcfifo
-- Compiling module altaccumulate
-- Compiling module altmult_accum
-- Compiling module altmult_add
-- Compiling module altfp_mult
-- Compiling module altsqrt
-- Compiling module altclklock
-- Compiling module altddio_in
-- Compiling module altddio_out
-- Compiling module altddio_bidir
-- Compiling module altdpram
-- Compiling module altsyncram
-- Compiling module alt3pram
-- Compiling module parallel_add
-- Compiling module scfifo
-- Compiling module altshift_taps
-- Compiling module a_graycounter
-- Compiling module altsquare
-- Compiling module altera_std_synchronizer
-- Compiling module altera_std_synchronizer_bundle
-- Compiling module alt_cal
-- Compiling module alt_cal_mm
-- Compiling module alt_cal_c3gxb
-- Compiling module alt_cal_sv
-- Compiling module alt_cal_av
-- Compiling module alt_aeq_s4
-- Compiling module alt_eyemon
-- Compiling module alt_dfe
-- Compiling module signal_gen
-- Compiling module jtag_tap_controller
-- Compiling module dummy_hub
-- Compiling module sld_virtual_jtag
-- Compiling module sld_signaltap
-- Compiling module altstratixii_oct
-- Compiling module altparallel_flash_loader
-- Compiling module altserial_flash_loader
-- Compiling module sld_virtual_jtag_basic
-- Compiling module altsource_probe

Top level modules:
	lcell
	altpll
	altlvds_rx
	altlvds_tx
	dcfifo
	altaccumulate
	altmult_accum
	altmult_add
	altfp_mult
	altsqrt
	altclklock
	altddio_bidir
	altdpram
	alt3pram
	parallel_add
	scfifo
	altshift_taps
	a_graycounter
	altsquare
	altera_std_synchronizer_bundle
	alt_cal
	alt_cal_mm
	alt_cal_c3gxb
	alt_cal_sv
	alt_cal_av
	alt_aeq_s4
	alt_eyemon
	alt_dfe
	sld_virtual_jtag
	sld_signaltap
	altstratixii_oct
	altparallel_flash_loader
	altserial_flash_loader
	sld_virtual_jtag_basic
	altsource_probe

} {} {}} C:/123456789_20171217-1038/sim/cycloneiv_atoms.v {1 {vlog -work work C:/123456789_20171217-1038/sim/cycloneiv_atoms.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling UDP CYCLONEIV_PRIM_DFFE
-- Compiling UDP CYCLONEIV_PRIM_DFFEAS
-- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
-- Compiling module cycloneiv_dffe
-- Compiling module cycloneiv_mux21
-- Compiling module cycloneiv_mux41
-- Compiling module cycloneiv_and1
-- Compiling module cycloneiv_and16
-- Compiling module cycloneiv_bmux21
-- Compiling module cycloneiv_b17mux21
-- Compiling module cycloneiv_nmux21
-- Compiling module cycloneiv_b5mux21
-- Compiling module cycloneiv_latch
-- Compiling module cycloneiv_routing_wire
-- Compiling module cycloneiv_lcell_comb
-- Compiling module cycloneiv_io_ibuf
-- Compiling module cycloneiv_io_obuf
-- Compiling module cycloneiv_ddio_out
-- Compiling module cycloneiv_ddio_oe
-- Compiling module cycloneiv_ff
-- Compiling module cycloneiv_ram_pulse_generator
-- Compiling module cycloneiv_ram_register
-- Compiling module cycloneiv_ram_block
-- Compiling module cycloneiv_mac_data_reg
-- Compiling module cycloneiv_mac_sign_reg
-- Compiling module cycloneiv_mac_mult_internal
-- Compiling module cycloneiv_mac_mult
-- Compiling module cycloneiv_mac_out
-- Compiling module cycloneiv_io_pad
-- Compiling module cycloneiv_ena_reg
-- Compiling module cycloneiv_clkctrl
-- Compiling module cycloneiv_pseudo_diff_out
-- Compiling module cycloneiv_rublock
-- Compiling module cycloneiv_termination_ctrl
-- Compiling module cycloneiv_termination_rupdn
-- Compiling module cycloneiv_termination
-- Compiling module cycloneiv_jtag
-- Compiling module cycloneiv_crcblock
-- Compiling module cycloneiv_oscillator
-- Compiling module cycloneiv_controller
-- Compiling module cycloneiv_m_cntr
-- Compiling module cycloneiv_n_cntr
-- Compiling module cycloneiv_scale_cntr
-- Compiling module cycloneiv_post_divider
-- Compiling module cycloneiv_pll_reg
-- Compiling module cycloneiv_pll

Top level modules:
	cycloneiv_dffe
	cycloneiv_and1
	cycloneiv_and16
	cycloneiv_bmux21
	cycloneiv_b17mux21
	cycloneiv_nmux21
	cycloneiv_b5mux21
	cycloneiv_lcell_comb
	cycloneiv_io_ibuf
	cycloneiv_io_obuf
	cycloneiv_ddio_out
	cycloneiv_ddio_oe
	cycloneiv_ff
	cycloneiv_ram_block
	cycloneiv_mac_mult
	cycloneiv_mac_out
	cycloneiv_io_pad
	cycloneiv_clkctrl
	cycloneiv_pseudo_diff_out
	cycloneiv_rublock
	cycloneiv_termination
	cycloneiv_jtag
	cycloneiv_crcblock
	cycloneiv_oscillator
	cycloneiv_controller
	cycloneiv_pll_reg
	cycloneiv_pll

} {} {}} C:/123456789_20171217-1038/ad9238.v {1 {vlog -work work C:/123456789_20171217-1038/ad9238.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DEAL_FPGA_TO_MCU_INTERRUPT
-- Compiling module div5
-- Compiling module CREAT_20MHZ_AD9238_CLK
-- Compiling module READ_AD9231_DAT_FOR_BREAKOUT_V_MOD
-- Compiling module SAVE_AD9238_CHAx_DAT_TO_FIFO

Top level modules:
	DEAL_FPGA_TO_MCU_INTERRUPT
	CREAT_20MHZ_AD9238_CLK
	READ_AD9231_DAT_FOR_BREAKOUT_V_MOD
	SAVE_AD9238_CHAx_DAT_TO_FIFO

} {} {}} C:/123456789_20171217-1038/l2h2l.v {1 {vlog -work work C:/123456789_20171217-1038/l2h2l.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DETECT_L2H_SIG2
-- Compiling module DETECT_L2H_SIG
-- Compiling module DETECT_H2L_SIG

Top level modules:
	DETECT_L2H_SIG2
	DETECT_L2H_SIG
	DETECT_H2L_SIG

} {} {}} C:/123456789_20171217-1038/sc_fifo_12w_4096d.v {1 {vlog -work work C:/123456789_20171217-1038/sc_fifo_12w_4096d.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_fifo_12w_4096d

Top level modules:
	sc_fifo_12w_4096d

} {} {}} C:/123456789_20171217-1038/stm32_spi.v {1 {vlog -work work C:/123456789_20171217-1038/stm32_spi.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module READ_CHA_DAT_FROM_SDRAM
-- Compiling module spi_slave_for_stm32

Top level modules:
	READ_CHA_DAT_FROM_SDRAM
	spi_slave_for_stm32

} {} {}} C:/123456789_20171217-1038/sim/220model.v {1 {vlog -work work C:/123456789_20171217-1038/sim/220model.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module LPM_MEMORY_INITIALIZATION
-- Compiling module LPM_HINT_EVALUATION
-- Compiling module LPM_DEVICE_FAMILIES
-- Compiling module lpm_constant
-- Compiling module lpm_inv
-- Compiling module lpm_and
-- Compiling module lpm_or
-- Compiling module lpm_xor
-- Compiling module lpm_bustri
-- Compiling module lpm_mux
-- Compiling module lpm_decode
-- Compiling module lpm_clshift
-- Compiling module lpm_add_sub
-- Compiling module lpm_compare
-- Compiling module lpm_mult
-- Compiling module lpm_divide
-- Compiling module lpm_abs
-- Compiling module lpm_counter
-- Compiling module lpm_latch
-- Compiling module lpm_ff
-- Compiling module lpm_shiftreg
-- Compiling module lpm_ram_dq
-- Compiling module lpm_ram_dp
-- Compiling module lpm_ram_io
-- Compiling module lpm_rom
-- Compiling module lpm_fifo
-- Compiling module lpm_fifo_dc_dffpipe
-- Compiling module lpm_fifo_dc_fefifo
-- Compiling module lpm_fifo_dc_async
-- Compiling module lpm_fifo_dc
-- Compiling module lpm_inpad
-- Compiling module lpm_outpad
-- Compiling module lpm_bipad

Top level modules:
	lpm_constant
	lpm_inv
	lpm_and
	lpm_or
	lpm_xor
	lpm_bustri
	lpm_mux
	lpm_decode
	lpm_clshift
	lpm_add_sub
	lpm_compare
	lpm_mult
	lpm_divide
	lpm_abs
	lpm_counter
	lpm_latch
	lpm_ff
	lpm_shiftreg
	lpm_ram_dq
	lpm_ram_dp
	lpm_ram_io
	lpm_rom
	lpm_fifo
	lpm_fifo_dc
	lpm_inpad
	lpm_outpad
	lpm_bipad

} {} {}}
