Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 28 08:28:14 2021
| Host         : DESKTOP-NNAMP1G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_rx_control_sets_placed.rpt
| Design       : uart_rx
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              42 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | data_o[0]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[1]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[2]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[3]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[4]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[5]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | data_o[6]_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | rx_done_o_i_1_n_0  | state[4]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | state[4]_i_1_n_0   | state[4]_i_3_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | rx_bits[7]_i_1_n_0 | state[4]_i_3_n_0 |                3 |             16 |
|  clk_IBUF_BUFG |                    | state[4]_i_3_n_0 |                6 |             42 |
+----------------+--------------------+------------------+------------------+----------------+


