{"Source Block": ["oh/common/hdl/clock_divider.v@89:100@HdlStmProcess", "   \n    \n   always @ (posedge clkin)\n     clkout90_div4 <= clkout90_div4_in;\n\n   always @ (negedge clkin)\n     clkout90_div2 <= clkout90_div2_in;\n     \n   assign clkout90  = div2_sel ? clkout90_div2 : clkout90_div4;\n      \nendmodule // clock_divider\n    \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[95, "     clkout90_div2 <= clkout90_div2_in;\n"]], "Add": [[95, "     clkout90_div2 <= negedge_match ? 1'b1 :\n"], [95, "                      posedge_match ? 1'b0 :\n"], [95, "\t\t                     clkout90_div2;\n"]]}}