Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1913
design__instance__area,24605.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003713177648023702
power__switching__total,0.00001045362569129793
power__leakage__total,4.975684646524314E-7
power__total,0.000048082973080454394
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26598143884686015
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26717653845551764
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09054435235637627
timing__setup__ws__corner:nom_fast_1p32V_m40C,158.24020230928616
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.090544
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,196.574402
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2876177433184278
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2881034103942857
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5879811248757799
timing__setup__ws__corner:nom_slow_1p08V_125C,156.12788659382346
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.587981
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,192.019958
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2736553561212537
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2752215477863873
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2740656668071839
timing__setup__ws__corner:nom_typ_1p20V_25C,157.45040561444242
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.274066
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,194.874664
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26598143884686015
clock__skew__worst_setup,0.26717653845551764
timing__hold__ws,0.09054435235637627
timing__setup__ws,156.12788659382346
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.090544
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,192.019958
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1913
design__instance__area__stdcell,24605.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.850166
design__instance__utilization__stdcell,0.850166
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,91
design__instance__area__class:inverter,524.362
design__instance__count__class:sequential_cell,116
design__instance__area__class:sequential_cell,5472.23
design__instance__count__class:multi_input_combinational_cell,1344
design__instance__area__class:multi_input_combinational_cell,13983.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,301
design__instance__area__class:timing_repair_buffer,4115.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46366.7
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,65.3184
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,161
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2036
route__net__special,2
route__drc_errors__iter:0,1396
route__wirelength__iter:0,52105
route__drc_errors__iter:1,820
route__wirelength__iter:1,51813
route__drc_errors__iter:2,724
route__wirelength__iter:2,51708
route__drc_errors__iter:3,141
route__wirelength__iter:3,51164
route__drc_errors__iter:4,21
route__wirelength__iter:4,51151
route__drc_errors__iter:5,3
route__wirelength__iter:5,51150
route__drc_errors__iter:6,0
route__wirelength__iter:6,51152
route__drc_errors,0
route__wirelength,51152
route__vias,12781
route__vias__singlecut,12781
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,427.975
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,82
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,82
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,82
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,82
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000124498
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000149535
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,5.96251E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000149535
design_powergrid__voltage__worst,0.00000149535
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000149535
design_powergrid__drop__worst__net:VPWR,0.00000124498
design_powergrid__voltage__worst__net:VGND,0.00000149535
design_powergrid__drop__worst__net:VGND,0.00000149535
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,6.01000000000000047977789276176796562367599108256399631500244140625E-7
ir__drop__worst,0.000001239999999999999986239306026813977723577409051358699798583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
