// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sat Jun 22 19:18:03 2019
// Host        : MinuxBox running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top ControllerBD_PWM_Reader_8CH_0_0 -prefix
//               ControllerBD_PWM_Reader_8CH_0_0_ ControllerBD_PWM_Reader_8CH_0_0_sim_netlist.v
// Design      : ControllerBD_PWM_Reader_8CH_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ControllerBD_PWM_Reader_8CH_0_0,PWM_Reader_8CH_v2_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "PWM_Reader_8CH_v2_0,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module ControllerBD_PWM_Reader_8CH_0_0
   (clock,
    channel_1_i,
    channel_2_i,
    channel_3_i,
    channel_4_i,
    channel_5_i,
    channel_6_i,
    channel_7_i,
    channel_8_i,
    pwm_reader_axi_awaddr,
    pwm_reader_axi_awprot,
    pwm_reader_axi_awvalid,
    pwm_reader_axi_awready,
    pwm_reader_axi_wdata,
    pwm_reader_axi_wstrb,
    pwm_reader_axi_wvalid,
    pwm_reader_axi_wready,
    pwm_reader_axi_bresp,
    pwm_reader_axi_bvalid,
    pwm_reader_axi_bready,
    pwm_reader_axi_araddr,
    pwm_reader_axi_arprot,
    pwm_reader_axi_arvalid,
    pwm_reader_axi_arready,
    pwm_reader_axi_rdata,
    pwm_reader_axi_rresp,
    pwm_reader_axi_rvalid,
    pwm_reader_axi_rready,
    pwm_reader_axi_aclk,
    pwm_reader_axi_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clock CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clock, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clock;
  input channel_1_i;
  input channel_2_i;
  input channel_3_i;
  input channel_4_i;
  input channel_5_i;
  input channel_6_i;
  input channel_7_i;
  input channel_8_i;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME PWM_Reader_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]pwm_reader_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWPROT" *) input [2:0]pwm_reader_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWVALID" *) input pwm_reader_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWREADY" *) output pwm_reader_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WDATA" *) input [31:0]pwm_reader_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WSTRB" *) input [3:0]pwm_reader_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WVALID" *) input pwm_reader_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WREADY" *) output pwm_reader_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BRESP" *) output [1:0]pwm_reader_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BVALID" *) output pwm_reader_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BREADY" *) input pwm_reader_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARADDR" *) input [3:0]pwm_reader_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARPROT" *) input [2:0]pwm_reader_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARVALID" *) input pwm_reader_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARREADY" *) output pwm_reader_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RDATA" *) output [31:0]pwm_reader_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RRESP" *) output [1:0]pwm_reader_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RVALID" *) output pwm_reader_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RREADY" *) input pwm_reader_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 PWM_Reader_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME PWM_Reader_AXI_CLK, ASSOCIATED_BUSIF PWM_Reader_AXI, ASSOCIATED_RESET pwm_reader_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input pwm_reader_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 PWM_Reader_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME PWM_Reader_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input pwm_reader_axi_aresetn;

  wire \<const0> ;
  wire U0_n_0;
  wire U0_n_1;
  wire U0_n_10;
  wire U0_n_100;
  wire U0_n_101;
  wire U0_n_102;
  wire U0_n_103;
  wire U0_n_104;
  wire U0_n_105;
  wire U0_n_106;
  wire U0_n_107;
  wire U0_n_108;
  wire U0_n_109;
  wire U0_n_11;
  wire U0_n_110;
  wire U0_n_111;
  wire U0_n_112;
  wire U0_n_113;
  wire U0_n_114;
  wire U0_n_115;
  wire U0_n_116;
  wire U0_n_117;
  wire U0_n_118;
  wire U0_n_119;
  wire U0_n_12;
  wire U0_n_120;
  wire U0_n_121;
  wire U0_n_122;
  wire U0_n_123;
  wire U0_n_124;
  wire U0_n_125;
  wire U0_n_126;
  wire U0_n_127;
  wire U0_n_128;
  wire U0_n_129;
  wire U0_n_13;
  wire U0_n_130;
  wire U0_n_131;
  wire U0_n_132;
  wire U0_n_133;
  wire U0_n_134;
  wire U0_n_135;
  wire U0_n_136;
  wire U0_n_137;
  wire U0_n_138;
  wire U0_n_139;
  wire U0_n_14;
  wire U0_n_140;
  wire U0_n_141;
  wire U0_n_142;
  wire U0_n_143;
  wire U0_n_144;
  wire U0_n_145;
  wire U0_n_146;
  wire U0_n_147;
  wire U0_n_148;
  wire U0_n_149;
  wire U0_n_15;
  wire U0_n_150;
  wire U0_n_151;
  wire U0_n_152;
  wire U0_n_153;
  wire U0_n_154;
  wire U0_n_155;
  wire U0_n_156;
  wire U0_n_157;
  wire U0_n_158;
  wire U0_n_159;
  wire U0_n_16;
  wire U0_n_160;
  wire U0_n_161;
  wire U0_n_162;
  wire U0_n_163;
  wire U0_n_164;
  wire U0_n_165;
  wire U0_n_166;
  wire U0_n_167;
  wire U0_n_168;
  wire U0_n_169;
  wire U0_n_17;
  wire U0_n_170;
  wire U0_n_171;
  wire U0_n_172;
  wire U0_n_173;
  wire U0_n_174;
  wire U0_n_175;
  wire U0_n_176;
  wire U0_n_177;
  wire U0_n_178;
  wire U0_n_179;
  wire U0_n_18;
  wire U0_n_180;
  wire U0_n_181;
  wire U0_n_182;
  wire U0_n_183;
  wire U0_n_184;
  wire U0_n_185;
  wire U0_n_186;
  wire U0_n_187;
  wire U0_n_188;
  wire U0_n_189;
  wire U0_n_19;
  wire U0_n_190;
  wire U0_n_191;
  wire U0_n_192;
  wire U0_n_193;
  wire U0_n_194;
  wire U0_n_195;
  wire U0_n_196;
  wire U0_n_197;
  wire U0_n_198;
  wire U0_n_199;
  wire U0_n_2;
  wire U0_n_20;
  wire U0_n_200;
  wire U0_n_201;
  wire U0_n_202;
  wire U0_n_203;
  wire U0_n_204;
  wire U0_n_205;
  wire U0_n_206;
  wire U0_n_207;
  wire U0_n_21;
  wire U0_n_22;
  wire U0_n_23;
  wire U0_n_24;
  wire U0_n_25;
  wire U0_n_26;
  wire U0_n_27;
  wire U0_n_28;
  wire U0_n_29;
  wire U0_n_3;
  wire U0_n_30;
  wire U0_n_31;
  wire U0_n_32;
  wire U0_n_33;
  wire U0_n_34;
  wire U0_n_35;
  wire U0_n_36;
  wire U0_n_37;
  wire U0_n_38;
  wire U0_n_39;
  wire U0_n_4;
  wire U0_n_40;
  wire U0_n_41;
  wire U0_n_42;
  wire U0_n_43;
  wire U0_n_44;
  wire U0_n_45;
  wire U0_n_46;
  wire U0_n_47;
  wire U0_n_48;
  wire U0_n_49;
  wire U0_n_5;
  wire U0_n_50;
  wire U0_n_51;
  wire U0_n_52;
  wire U0_n_53;
  wire U0_n_54;
  wire U0_n_55;
  wire U0_n_56;
  wire U0_n_57;
  wire U0_n_58;
  wire U0_n_59;
  wire U0_n_6;
  wire U0_n_60;
  wire U0_n_61;
  wire U0_n_62;
  wire U0_n_63;
  wire U0_n_64;
  wire U0_n_65;
  wire U0_n_66;
  wire U0_n_67;
  wire U0_n_68;
  wire U0_n_69;
  wire U0_n_7;
  wire U0_n_70;
  wire U0_n_71;
  wire U0_n_72;
  wire U0_n_73;
  wire U0_n_74;
  wire U0_n_75;
  wire U0_n_76;
  wire U0_n_77;
  wire U0_n_78;
  wire U0_n_79;
  wire U0_n_8;
  wire U0_n_80;
  wire U0_n_81;
  wire U0_n_82;
  wire U0_n_83;
  wire U0_n_84;
  wire U0_n_85;
  wire U0_n_86;
  wire U0_n_87;
  wire U0_n_88;
  wire U0_n_89;
  wire U0_n_9;
  wire U0_n_90;
  wire U0_n_91;
  wire U0_n_92;
  wire U0_n_93;
  wire U0_n_94;
  wire U0_n_95;
  wire U0_n_96;
  wire U0_n_97;
  wire U0_n_98;
  wire U0_n_99;
  wire \channel_1_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_1_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_1_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_1_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_1_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_1_i;
  wire \channel_2_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_2_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_2_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_2_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_2_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_2_i;
  wire \channel_3_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_3_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_3_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_3_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_3_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_3_i;
  wire \channel_4_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_4_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_4_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_4_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_4_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_4_i;
  wire \channel_5_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_5_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_5_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_5_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_5_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_5_i;
  wire \channel_6_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_6_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_6_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_6_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_6_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_6_i;
  wire \channel_7_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_7_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_7_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_7_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_7_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_7_i;
  wire \channel_8_dutycycle_o[11]_i_102_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_103_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_104_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_105_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_106_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_107_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_108_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_29_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_48_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_49_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_50_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_51_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_52_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_53_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_54_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_55_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_79_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_80_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_81_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_82_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_83_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_84_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_85_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_86_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_27_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_28_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_29_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_48_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_49_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_50_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_51_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_4 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_5 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_6 ;
  wire \channel_8_dutycycle_o_reg[11]_i_28_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_4 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_5 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_6 ;
  wire \channel_8_dutycycle_o_reg[11]_i_47_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_4 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_5 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_6 ;
  wire \channel_8_dutycycle_o_reg[11]_i_78_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_7_n_7 ;
  wire \channel_8_dutycycle_o_reg[1]_i_23_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_23_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_23_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_23_n_3 ;
  wire channel_8_i;
  wire clock;
  wire pwm_reader_axi_aclk;
  wire [3:0]pwm_reader_axi_araddr;
  wire pwm_reader_axi_aresetn;
  wire pwm_reader_axi_arready;
  wire pwm_reader_axi_arvalid;
  wire pwm_reader_axi_awready;
  wire pwm_reader_axi_awvalid;
  wire pwm_reader_axi_bready;
  wire pwm_reader_axi_bvalid;
  wire [27:0]\^pwm_reader_axi_rdata ;
  wire pwm_reader_axi_rready;
  wire pwm_reader_axi_rvalid;
  wire pwm_reader_axi_wready;
  wire pwm_reader_axi_wvalid;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_1_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_2_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_3_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_4_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_5_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_6_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_7_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_8_dutycycle_o_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[1]_i_23_O_UNCONNECTED ;

  assign pwm_reader_axi_bresp[1] = \<const0> ;
  assign pwm_reader_axi_bresp[0] = \<const0> ;
  assign pwm_reader_axi_rdata[31] = \<const0> ;
  assign pwm_reader_axi_rdata[30] = \<const0> ;
  assign pwm_reader_axi_rdata[29] = \<const0> ;
  assign pwm_reader_axi_rdata[28] = \<const0> ;
  assign pwm_reader_axi_rdata[27:16] = \^pwm_reader_axi_rdata [27:16];
  assign pwm_reader_axi_rdata[15] = \<const0> ;
  assign pwm_reader_axi_rdata[14] = \<const0> ;
  assign pwm_reader_axi_rdata[13] = \<const0> ;
  assign pwm_reader_axi_rdata[12] = \<const0> ;
  assign pwm_reader_axi_rdata[11:0] = \^pwm_reader_axi_rdata [11:0];
  assign pwm_reader_axi_rresp[1] = \<const0> ;
  assign pwm_reader_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0 U0
       (.CO(\channel_1_dutycycle_o_reg[1]_i_23_n_0 ),
        .DI({U0_n_0,U0_n_1,U0_n_2,U0_n_3}),
        .O({U0_n_7,U0_n_8,U0_n_9,U0_n_10}),
        .S({\channel_1_dutycycle_o[1]_i_27_n_0 ,\channel_1_dutycycle_o[1]_i_28_n_0 ,\channel_1_dutycycle_o[1]_i_29_n_0 }),
        .S_AXI_ARREADY(pwm_reader_axi_arready),
        .S_AXI_AWREADY(pwm_reader_axi_awready),
        .\channel_1_dutycycle_counter_reg[10] ({U0_n_4,U0_n_5,U0_n_6}),
        .\channel_1_dutycycle_counter_reg[11] ({U0_n_16,U0_n_17,U0_n_18,U0_n_19}),
        .\channel_1_dutycycle_counter_reg[15] ({U0_n_20,U0_n_21,U0_n_22,U0_n_23}),
        .\channel_1_dutycycle_counter_reg[16] ({U0_n_24,U0_n_25}),
        .\channel_1_dutycycle_counter_reg[3] ({U0_n_11,U0_n_12,U0_n_13}),
        .\channel_1_dutycycle_counter_reg[7] ({U0_n_14,U0_n_15}),
        .\channel_1_dutycycle_o_reg[0] (\channel_1_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_1_dutycycle_o_reg[11]_i_19 ({\channel_1_dutycycle_o_reg[11]_i_47_n_4 ,\channel_1_dutycycle_o_reg[11]_i_47_n_5 ,\channel_1_dutycycle_o_reg[11]_i_47_n_6 ,\channel_1_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_1_dutycycle_o_reg[11]_i_38 ({\channel_1_dutycycle_o_reg[11]_i_78_n_4 ,\channel_1_dutycycle_o_reg[11]_i_78_n_5 ,\channel_1_dutycycle_o_reg[11]_i_78_n_6 ,\channel_1_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_1_dutycycle_o_reg[11]_i_6 ({\channel_1_dutycycle_o_reg[11]_i_28_n_4 ,\channel_1_dutycycle_o_reg[11]_i_28_n_5 ,\channel_1_dutycycle_o_reg[11]_i_28_n_6 ,\channel_1_dutycycle_o_reg[11]_i_28_n_7 }),
        .channel_1_i(channel_1_i),
        .\channel_2_dutycycle_counter_reg[10] ({U0_n_30,U0_n_31,U0_n_32}),
        .\channel_2_dutycycle_counter_reg[11] ({U0_n_42,U0_n_43,U0_n_44,U0_n_45}),
        .\channel_2_dutycycle_counter_reg[15] ({U0_n_46,U0_n_47,U0_n_48,U0_n_49}),
        .\channel_2_dutycycle_counter_reg[16] ({U0_n_50,U0_n_51}),
        .\channel_2_dutycycle_counter_reg[1] ({U0_n_33,U0_n_34,U0_n_35,U0_n_36}),
        .\channel_2_dutycycle_counter_reg[3] ({U0_n_37,U0_n_38,U0_n_39}),
        .\channel_2_dutycycle_counter_reg[6] ({U0_n_26,U0_n_27,U0_n_28,U0_n_29}),
        .\channel_2_dutycycle_counter_reg[7] ({U0_n_40,U0_n_41}),
        .\channel_2_dutycycle_o_reg[0] (\channel_2_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_2_dutycycle_o_reg[11]_i_19 ({\channel_2_dutycycle_o_reg[11]_i_47_n_4 ,\channel_2_dutycycle_o_reg[11]_i_47_n_5 ,\channel_2_dutycycle_o_reg[11]_i_47_n_6 ,\channel_2_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_2_dutycycle_o_reg[11]_i_38 ({\channel_2_dutycycle_o_reg[11]_i_78_n_4 ,\channel_2_dutycycle_o_reg[11]_i_78_n_5 ,\channel_2_dutycycle_o_reg[11]_i_78_n_6 ,\channel_2_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_2_dutycycle_o_reg[11]_i_6 ({\channel_2_dutycycle_o_reg[11]_i_28_n_4 ,\channel_2_dutycycle_o_reg[11]_i_28_n_5 ,\channel_2_dutycycle_o_reg[11]_i_28_n_6 ,\channel_2_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_2_dutycycle_o_reg[1]_i_3 (\channel_2_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_2_dutycycle_o_reg[1]_i_3_0 ({\channel_2_dutycycle_o[1]_i_27_n_0 ,\channel_2_dutycycle_o[1]_i_28_n_0 ,\channel_2_dutycycle_o[1]_i_29_n_0 }),
        .channel_2_i(channel_2_i),
        .\channel_3_dutycycle_counter_reg[10] ({U0_n_56,U0_n_57,U0_n_58}),
        .\channel_3_dutycycle_counter_reg[11] ({U0_n_68,U0_n_69,U0_n_70,U0_n_71}),
        .\channel_3_dutycycle_counter_reg[15] ({U0_n_72,U0_n_73,U0_n_74,U0_n_75}),
        .\channel_3_dutycycle_counter_reg[16] ({U0_n_76,U0_n_77}),
        .\channel_3_dutycycle_counter_reg[1] ({U0_n_59,U0_n_60,U0_n_61,U0_n_62}),
        .\channel_3_dutycycle_counter_reg[3] ({U0_n_63,U0_n_64,U0_n_65}),
        .\channel_3_dutycycle_counter_reg[6] ({U0_n_52,U0_n_53,U0_n_54,U0_n_55}),
        .\channel_3_dutycycle_counter_reg[7] ({U0_n_66,U0_n_67}),
        .\channel_3_dutycycle_o_reg[0] (\channel_3_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_3_dutycycle_o_reg[11]_i_19 ({\channel_3_dutycycle_o_reg[11]_i_47_n_4 ,\channel_3_dutycycle_o_reg[11]_i_47_n_5 ,\channel_3_dutycycle_o_reg[11]_i_47_n_6 ,\channel_3_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_3_dutycycle_o_reg[11]_i_38 ({\channel_3_dutycycle_o_reg[11]_i_78_n_4 ,\channel_3_dutycycle_o_reg[11]_i_78_n_5 ,\channel_3_dutycycle_o_reg[11]_i_78_n_6 ,\channel_3_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_3_dutycycle_o_reg[11]_i_6 ({\channel_3_dutycycle_o_reg[11]_i_28_n_4 ,\channel_3_dutycycle_o_reg[11]_i_28_n_5 ,\channel_3_dutycycle_o_reg[11]_i_28_n_6 ,\channel_3_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_3_dutycycle_o_reg[1]_i_3 (\channel_3_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_3_dutycycle_o_reg[1]_i_3_0 ({\channel_3_dutycycle_o[1]_i_27_n_0 ,\channel_3_dutycycle_o[1]_i_28_n_0 ,\channel_3_dutycycle_o[1]_i_29_n_0 }),
        .channel_3_i(channel_3_i),
        .\channel_4_dutycycle_counter_reg[10] ({U0_n_82,U0_n_83,U0_n_84}),
        .\channel_4_dutycycle_counter_reg[11] ({U0_n_94,U0_n_95,U0_n_96,U0_n_97}),
        .\channel_4_dutycycle_counter_reg[15] ({U0_n_98,U0_n_99,U0_n_100,U0_n_101}),
        .\channel_4_dutycycle_counter_reg[16] ({U0_n_102,U0_n_103}),
        .\channel_4_dutycycle_counter_reg[1] ({U0_n_85,U0_n_86,U0_n_87,U0_n_88}),
        .\channel_4_dutycycle_counter_reg[3] ({U0_n_89,U0_n_90,U0_n_91}),
        .\channel_4_dutycycle_counter_reg[6] ({U0_n_78,U0_n_79,U0_n_80,U0_n_81}),
        .\channel_4_dutycycle_counter_reg[7] ({U0_n_92,U0_n_93}),
        .\channel_4_dutycycle_o_reg[0] (\channel_4_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_4_dutycycle_o_reg[11]_i_19 ({\channel_4_dutycycle_o_reg[11]_i_47_n_4 ,\channel_4_dutycycle_o_reg[11]_i_47_n_5 ,\channel_4_dutycycle_o_reg[11]_i_47_n_6 ,\channel_4_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_4_dutycycle_o_reg[11]_i_38 ({\channel_4_dutycycle_o_reg[11]_i_78_n_4 ,\channel_4_dutycycle_o_reg[11]_i_78_n_5 ,\channel_4_dutycycle_o_reg[11]_i_78_n_6 ,\channel_4_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_4_dutycycle_o_reg[11]_i_6 ({\channel_4_dutycycle_o_reg[11]_i_28_n_4 ,\channel_4_dutycycle_o_reg[11]_i_28_n_5 ,\channel_4_dutycycle_o_reg[11]_i_28_n_6 ,\channel_4_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_4_dutycycle_o_reg[1]_i_3 (\channel_4_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_4_dutycycle_o_reg[1]_i_3_0 ({\channel_4_dutycycle_o[1]_i_27_n_0 ,\channel_4_dutycycle_o[1]_i_28_n_0 ,\channel_4_dutycycle_o[1]_i_29_n_0 }),
        .channel_4_i(channel_4_i),
        .\channel_5_dutycycle_counter_reg[10] ({U0_n_108,U0_n_109,U0_n_110}),
        .\channel_5_dutycycle_counter_reg[11] ({U0_n_120,U0_n_121,U0_n_122,U0_n_123}),
        .\channel_5_dutycycle_counter_reg[15] ({U0_n_124,U0_n_125,U0_n_126,U0_n_127}),
        .\channel_5_dutycycle_counter_reg[16] ({U0_n_128,U0_n_129}),
        .\channel_5_dutycycle_counter_reg[1] ({U0_n_111,U0_n_112,U0_n_113,U0_n_114}),
        .\channel_5_dutycycle_counter_reg[3] ({U0_n_115,U0_n_116,U0_n_117}),
        .\channel_5_dutycycle_counter_reg[6] ({U0_n_104,U0_n_105,U0_n_106,U0_n_107}),
        .\channel_5_dutycycle_counter_reg[7] ({U0_n_118,U0_n_119}),
        .\channel_5_dutycycle_o_reg[0] (\channel_5_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_5_dutycycle_o_reg[11]_i_19 ({\channel_5_dutycycle_o_reg[11]_i_47_n_4 ,\channel_5_dutycycle_o_reg[11]_i_47_n_5 ,\channel_5_dutycycle_o_reg[11]_i_47_n_6 ,\channel_5_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_5_dutycycle_o_reg[11]_i_38 ({\channel_5_dutycycle_o_reg[11]_i_78_n_4 ,\channel_5_dutycycle_o_reg[11]_i_78_n_5 ,\channel_5_dutycycle_o_reg[11]_i_78_n_6 ,\channel_5_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_5_dutycycle_o_reg[11]_i_6 ({\channel_5_dutycycle_o_reg[11]_i_28_n_4 ,\channel_5_dutycycle_o_reg[11]_i_28_n_5 ,\channel_5_dutycycle_o_reg[11]_i_28_n_6 ,\channel_5_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_5_dutycycle_o_reg[1]_i_3 (\channel_5_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_5_dutycycle_o_reg[1]_i_3_0 ({\channel_5_dutycycle_o[1]_i_27_n_0 ,\channel_5_dutycycle_o[1]_i_28_n_0 ,\channel_5_dutycycle_o[1]_i_29_n_0 }),
        .channel_5_i(channel_5_i),
        .\channel_6_dutycycle_counter_reg[10] ({U0_n_134,U0_n_135,U0_n_136}),
        .\channel_6_dutycycle_counter_reg[11] ({U0_n_146,U0_n_147,U0_n_148,U0_n_149}),
        .\channel_6_dutycycle_counter_reg[15] ({U0_n_150,U0_n_151,U0_n_152,U0_n_153}),
        .\channel_6_dutycycle_counter_reg[16] ({U0_n_154,U0_n_155}),
        .\channel_6_dutycycle_counter_reg[1] ({U0_n_137,U0_n_138,U0_n_139,U0_n_140}),
        .\channel_6_dutycycle_counter_reg[3] ({U0_n_141,U0_n_142,U0_n_143}),
        .\channel_6_dutycycle_counter_reg[6] ({U0_n_130,U0_n_131,U0_n_132,U0_n_133}),
        .\channel_6_dutycycle_counter_reg[7] ({U0_n_144,U0_n_145}),
        .\channel_6_dutycycle_o_reg[0] (\channel_6_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_6_dutycycle_o_reg[11]_i_19 ({\channel_6_dutycycle_o_reg[11]_i_47_n_4 ,\channel_6_dutycycle_o_reg[11]_i_47_n_5 ,\channel_6_dutycycle_o_reg[11]_i_47_n_6 ,\channel_6_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_6_dutycycle_o_reg[11]_i_38 ({\channel_6_dutycycle_o_reg[11]_i_78_n_4 ,\channel_6_dutycycle_o_reg[11]_i_78_n_5 ,\channel_6_dutycycle_o_reg[11]_i_78_n_6 ,\channel_6_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_6_dutycycle_o_reg[11]_i_6 ({\channel_6_dutycycle_o_reg[11]_i_28_n_4 ,\channel_6_dutycycle_o_reg[11]_i_28_n_5 ,\channel_6_dutycycle_o_reg[11]_i_28_n_6 ,\channel_6_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_6_dutycycle_o_reg[1]_i_3 (\channel_6_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_6_dutycycle_o_reg[1]_i_3_0 ({\channel_6_dutycycle_o[1]_i_27_n_0 ,\channel_6_dutycycle_o[1]_i_28_n_0 ,\channel_6_dutycycle_o[1]_i_29_n_0 }),
        .channel_6_i(channel_6_i),
        .\channel_7_dutycycle_counter_reg[10] ({U0_n_160,U0_n_161,U0_n_162}),
        .\channel_7_dutycycle_counter_reg[11] ({U0_n_172,U0_n_173,U0_n_174,U0_n_175}),
        .\channel_7_dutycycle_counter_reg[15] ({U0_n_176,U0_n_177,U0_n_178,U0_n_179}),
        .\channel_7_dutycycle_counter_reg[16] ({U0_n_180,U0_n_181}),
        .\channel_7_dutycycle_counter_reg[1] ({U0_n_163,U0_n_164,U0_n_165,U0_n_166}),
        .\channel_7_dutycycle_counter_reg[3] ({U0_n_167,U0_n_168,U0_n_169}),
        .\channel_7_dutycycle_counter_reg[6] ({U0_n_156,U0_n_157,U0_n_158,U0_n_159}),
        .\channel_7_dutycycle_counter_reg[7] ({U0_n_170,U0_n_171}),
        .\channel_7_dutycycle_o_reg[0] (\channel_7_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_7_dutycycle_o_reg[11]_i_19 ({\channel_7_dutycycle_o_reg[11]_i_47_n_4 ,\channel_7_dutycycle_o_reg[11]_i_47_n_5 ,\channel_7_dutycycle_o_reg[11]_i_47_n_6 ,\channel_7_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_7_dutycycle_o_reg[11]_i_38 ({\channel_7_dutycycle_o_reg[11]_i_78_n_4 ,\channel_7_dutycycle_o_reg[11]_i_78_n_5 ,\channel_7_dutycycle_o_reg[11]_i_78_n_6 ,\channel_7_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_7_dutycycle_o_reg[11]_i_6 ({\channel_7_dutycycle_o_reg[11]_i_28_n_4 ,\channel_7_dutycycle_o_reg[11]_i_28_n_5 ,\channel_7_dutycycle_o_reg[11]_i_28_n_6 ,\channel_7_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_7_dutycycle_o_reg[1]_i_3 (\channel_7_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_7_dutycycle_o_reg[1]_i_3_0 ({\channel_7_dutycycle_o[1]_i_27_n_0 ,\channel_7_dutycycle_o[1]_i_28_n_0 ,\channel_7_dutycycle_o[1]_i_29_n_0 }),
        .channel_7_i(channel_7_i),
        .\channel_8_dutycycle_counter_reg[10] ({U0_n_186,U0_n_187,U0_n_188}),
        .\channel_8_dutycycle_counter_reg[11] ({U0_n_198,U0_n_199,U0_n_200,U0_n_201}),
        .\channel_8_dutycycle_counter_reg[15] ({U0_n_202,U0_n_203,U0_n_204,U0_n_205}),
        .\channel_8_dutycycle_counter_reg[16] ({U0_n_206,U0_n_207}),
        .\channel_8_dutycycle_counter_reg[1] ({U0_n_189,U0_n_190,U0_n_191,U0_n_192}),
        .\channel_8_dutycycle_counter_reg[3] ({U0_n_193,U0_n_194,U0_n_195}),
        .\channel_8_dutycycle_counter_reg[6] ({U0_n_182,U0_n_183,U0_n_184,U0_n_185}),
        .\channel_8_dutycycle_counter_reg[7] ({U0_n_196,U0_n_197}),
        .\channel_8_dutycycle_o_reg[0] (\channel_8_dutycycle_o_reg[11]_i_7_n_7 ),
        .\channel_8_dutycycle_o_reg[11]_i_19 ({\channel_8_dutycycle_o_reg[11]_i_47_n_4 ,\channel_8_dutycycle_o_reg[11]_i_47_n_5 ,\channel_8_dutycycle_o_reg[11]_i_47_n_6 ,\channel_8_dutycycle_o_reg[11]_i_47_n_7 }),
        .\channel_8_dutycycle_o_reg[11]_i_38 ({\channel_8_dutycycle_o_reg[11]_i_78_n_4 ,\channel_8_dutycycle_o_reg[11]_i_78_n_5 ,\channel_8_dutycycle_o_reg[11]_i_78_n_6 ,\channel_8_dutycycle_o_reg[11]_i_78_n_7 }),
        .\channel_8_dutycycle_o_reg[11]_i_6 ({\channel_8_dutycycle_o_reg[11]_i_28_n_4 ,\channel_8_dutycycle_o_reg[11]_i_28_n_5 ,\channel_8_dutycycle_o_reg[11]_i_28_n_6 ,\channel_8_dutycycle_o_reg[11]_i_28_n_7 }),
        .\channel_8_dutycycle_o_reg[1]_i_3 (\channel_8_dutycycle_o_reg[1]_i_23_n_0 ),
        .\channel_8_dutycycle_o_reg[1]_i_3_0 ({\channel_8_dutycycle_o[1]_i_27_n_0 ,\channel_8_dutycycle_o[1]_i_28_n_0 ,\channel_8_dutycycle_o[1]_i_29_n_0 }),
        .channel_8_i(channel_8_i),
        .clock(clock),
        .pwm_reader_axi_aclk(pwm_reader_axi_aclk),
        .pwm_reader_axi_araddr(pwm_reader_axi_araddr[3:2]),
        .pwm_reader_axi_aresetn(pwm_reader_axi_aresetn),
        .pwm_reader_axi_arvalid(pwm_reader_axi_arvalid),
        .pwm_reader_axi_awvalid(pwm_reader_axi_awvalid),
        .pwm_reader_axi_bready(pwm_reader_axi_bready),
        .pwm_reader_axi_bvalid(pwm_reader_axi_bvalid),
        .pwm_reader_axi_rdata({\^pwm_reader_axi_rdata [27:16],\^pwm_reader_axi_rdata [11:0]}),
        .pwm_reader_axi_rready(pwm_reader_axi_rready),
        .pwm_reader_axi_rvalid(pwm_reader_axi_rvalid),
        .pwm_reader_axi_wready(pwm_reader_axi_wready),
        .pwm_reader_axi_wvalid(pwm_reader_axi_wvalid));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_102 
       (.I0(U0_n_19),
        .I1(U0_n_15),
        .I2(U0_n_16),
        .O(\channel_1_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_1_dutycycle_o[11]_i_103 
       (.I0(U0_n_15),
        .I1(U0_n_19),
        .I2(U0_n_16),
        .O(\channel_1_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_1_dutycycle_o[11]_i_104 
       (.I0(U0_n_18),
        .I1(U0_n_15),
        .O(\channel_1_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_105 
       (.I0(U0_n_16),
        .I1(U0_n_15),
        .I2(U0_n_19),
        .I3(U0_n_14),
        .I4(U0_n_18),
        .I5(U0_n_23),
        .O(\channel_1_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_1_dutycycle_o[11]_i_106 
       (.I0(U0_n_15),
        .I1(U0_n_19),
        .I2(U0_n_16),
        .I3(U0_n_14),
        .I4(U0_n_17),
        .O(\channel_1_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_1_dutycycle_o[11]_i_107 
       (.I0(U0_n_15),
        .I1(U0_n_18),
        .I2(U0_n_14),
        .I3(U0_n_17),
        .O(\channel_1_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[11]_i_108 
       (.I0(U0_n_18),
        .I1(U0_n_15),
        .O(\channel_1_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_1_dutycycle_o[11]_i_29 
       (.I0(U0_n_24),
        .I1(U0_n_20),
        .I2(U0_n_25),
        .O(\channel_1_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_48 
       (.I0(U0_n_21),
        .I1(U0_n_25),
        .O(\channel_1_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_49 
       (.I0(U0_n_22),
        .I1(U0_n_20),
        .O(\channel_1_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_50 
       (.I0(U0_n_21),
        .I1(U0_n_23),
        .I2(U0_n_24),
        .O(\channel_1_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_51 
       (.I0(U0_n_22),
        .I1(U0_n_16),
        .I2(U0_n_25),
        .O(\channel_1_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_52 
       (.I0(U0_n_25),
        .I1(U0_n_21),
        .I2(U0_n_24),
        .I3(U0_n_20),
        .O(\channel_1_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_53 
       (.I0(U0_n_20),
        .I1(U0_n_22),
        .I2(U0_n_25),
        .I3(U0_n_21),
        .O(\channel_1_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_1_dutycycle_o[11]_i_54 
       (.I0(U0_n_24),
        .I1(U0_n_23),
        .I2(U0_n_21),
        .I3(U0_n_20),
        .I4(U0_n_22),
        .O(\channel_1_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_55 
       (.I0(U0_n_25),
        .I1(U0_n_16),
        .I2(U0_n_22),
        .I3(U0_n_23),
        .I4(U0_n_21),
        .I5(U0_n_24),
        .O(\channel_1_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_79 
       (.I0(U0_n_23),
        .I1(U0_n_17),
        .I2(U0_n_20),
        .O(\channel_1_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_80 
       (.I0(U0_n_16),
        .I1(U0_n_18),
        .I2(U0_n_21),
        .O(\channel_1_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_81 
       (.I0(U0_n_17),
        .I1(U0_n_19),
        .I2(U0_n_22),
        .O(\channel_1_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_82 
       (.I0(U0_n_18),
        .I1(U0_n_14),
        .I2(U0_n_23),
        .O(\channel_1_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_83 
       (.I0(U0_n_20),
        .I1(U0_n_17),
        .I2(U0_n_23),
        .I3(U0_n_16),
        .I4(U0_n_22),
        .I5(U0_n_25),
        .O(\channel_1_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_84 
       (.I0(U0_n_21),
        .I1(U0_n_18),
        .I2(U0_n_16),
        .I3(U0_n_17),
        .I4(U0_n_23),
        .I5(U0_n_20),
        .O(\channel_1_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_85 
       (.I0(U0_n_22),
        .I1(U0_n_19),
        .I2(U0_n_17),
        .I3(U0_n_18),
        .I4(U0_n_16),
        .I5(U0_n_21),
        .O(\channel_1_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[11]_i_86 
       (.I0(U0_n_23),
        .I1(U0_n_14),
        .I2(U0_n_18),
        .I3(U0_n_19),
        .I4(U0_n_17),
        .I5(U0_n_22),
        .O(\channel_1_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_27 
       (.I0(U0_n_4),
        .I1(U0_n_11),
        .O(\channel_1_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_28 
       (.I0(U0_n_5),
        .I1(U0_n_12),
        .O(\channel_1_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_29 
       (.I0(U0_n_6),
        .I1(U0_n_13),
        .O(\channel_1_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_48 
       (.I0(U0_n_0),
        .I1(U0_n_7),
        .O(\channel_1_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_49 
       (.I0(U0_n_1),
        .I1(U0_n_8),
        .O(\channel_1_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_50 
       (.I0(U0_n_2),
        .I1(U0_n_9),
        .O(\channel_1_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_51 
       (.I0(U0_n_3),
        .I1(U0_n_10),
        .O(\channel_1_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_28_n_0 ,\channel_1_dutycycle_o_reg[11]_i_28_n_1 ,\channel_1_dutycycle_o_reg[11]_i_28_n_2 ,\channel_1_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_48_n_0 ,\channel_1_dutycycle_o[11]_i_49_n_0 ,\channel_1_dutycycle_o[11]_i_50_n_0 ,\channel_1_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_1_dutycycle_o_reg[11]_i_28_n_4 ,\channel_1_dutycycle_o_reg[11]_i_28_n_5 ,\channel_1_dutycycle_o_reg[11]_i_28_n_6 ,\channel_1_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_1_dutycycle_o[11]_i_52_n_0 ,\channel_1_dutycycle_o[11]_i_53_n_0 ,\channel_1_dutycycle_o[11]_i_54_n_0 ,\channel_1_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_47_n_0 ,\channel_1_dutycycle_o_reg[11]_i_47_n_1 ,\channel_1_dutycycle_o_reg[11]_i_47_n_2 ,\channel_1_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_79_n_0 ,\channel_1_dutycycle_o[11]_i_80_n_0 ,\channel_1_dutycycle_o[11]_i_81_n_0 ,\channel_1_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_1_dutycycle_o_reg[11]_i_47_n_4 ,\channel_1_dutycycle_o_reg[11]_i_47_n_5 ,\channel_1_dutycycle_o_reg[11]_i_47_n_6 ,\channel_1_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_1_dutycycle_o[11]_i_83_n_0 ,\channel_1_dutycycle_o[11]_i_84_n_0 ,\channel_1_dutycycle_o[11]_i_85_n_0 ,\channel_1_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_1_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_1_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_1_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_1_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[11]_i_78_n_0 ,\channel_1_dutycycle_o_reg[11]_i_78_n_1 ,\channel_1_dutycycle_o_reg[11]_i_78_n_2 ,\channel_1_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_102_n_0 ,\channel_1_dutycycle_o[11]_i_103_n_0 ,\channel_1_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_1_dutycycle_o_reg[11]_i_78_n_4 ,\channel_1_dutycycle_o_reg[11]_i_78_n_5 ,\channel_1_dutycycle_o_reg[11]_i_78_n_6 ,\channel_1_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_1_dutycycle_o[11]_i_105_n_0 ,\channel_1_dutycycle_o[11]_i_106_n_0 ,\channel_1_dutycycle_o[11]_i_107_n_0 ,\channel_1_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[1]_i_23_n_0 ,\channel_1_dutycycle_o_reg[1]_i_23_n_1 ,\channel_1_dutycycle_o_reg[1]_i_23_n_2 ,\channel_1_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_0,U0_n_1,U0_n_2,U0_n_3}),
        .O(\NLW_channel_1_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[1]_i_48_n_0 ,\channel_1_dutycycle_o[1]_i_49_n_0 ,\channel_1_dutycycle_o[1]_i_50_n_0 ,\channel_1_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_102 
       (.I0(U0_n_45),
        .I1(U0_n_41),
        .I2(U0_n_42),
        .O(\channel_2_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_2_dutycycle_o[11]_i_103 
       (.I0(U0_n_41),
        .I1(U0_n_45),
        .I2(U0_n_42),
        .O(\channel_2_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_2_dutycycle_o[11]_i_104 
       (.I0(U0_n_44),
        .I1(U0_n_41),
        .O(\channel_2_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_105 
       (.I0(U0_n_42),
        .I1(U0_n_41),
        .I2(U0_n_45),
        .I3(U0_n_40),
        .I4(U0_n_44),
        .I5(U0_n_49),
        .O(\channel_2_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_2_dutycycle_o[11]_i_106 
       (.I0(U0_n_41),
        .I1(U0_n_45),
        .I2(U0_n_42),
        .I3(U0_n_40),
        .I4(U0_n_43),
        .O(\channel_2_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_2_dutycycle_o[11]_i_107 
       (.I0(U0_n_41),
        .I1(U0_n_44),
        .I2(U0_n_40),
        .I3(U0_n_43),
        .O(\channel_2_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[11]_i_108 
       (.I0(U0_n_44),
        .I1(U0_n_41),
        .O(\channel_2_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_2_dutycycle_o[11]_i_29 
       (.I0(U0_n_50),
        .I1(U0_n_46),
        .I2(U0_n_51),
        .O(\channel_2_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_48 
       (.I0(U0_n_47),
        .I1(U0_n_51),
        .O(\channel_2_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_49 
       (.I0(U0_n_48),
        .I1(U0_n_46),
        .O(\channel_2_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_50 
       (.I0(U0_n_47),
        .I1(U0_n_49),
        .I2(U0_n_50),
        .O(\channel_2_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_51 
       (.I0(U0_n_48),
        .I1(U0_n_42),
        .I2(U0_n_51),
        .O(\channel_2_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_52 
       (.I0(U0_n_51),
        .I1(U0_n_47),
        .I2(U0_n_50),
        .I3(U0_n_46),
        .O(\channel_2_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_53 
       (.I0(U0_n_46),
        .I1(U0_n_48),
        .I2(U0_n_51),
        .I3(U0_n_47),
        .O(\channel_2_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_2_dutycycle_o[11]_i_54 
       (.I0(U0_n_50),
        .I1(U0_n_49),
        .I2(U0_n_47),
        .I3(U0_n_46),
        .I4(U0_n_48),
        .O(\channel_2_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_55 
       (.I0(U0_n_51),
        .I1(U0_n_42),
        .I2(U0_n_48),
        .I3(U0_n_49),
        .I4(U0_n_47),
        .I5(U0_n_50),
        .O(\channel_2_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_79 
       (.I0(U0_n_49),
        .I1(U0_n_43),
        .I2(U0_n_46),
        .O(\channel_2_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_80 
       (.I0(U0_n_42),
        .I1(U0_n_44),
        .I2(U0_n_47),
        .O(\channel_2_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_81 
       (.I0(U0_n_43),
        .I1(U0_n_45),
        .I2(U0_n_48),
        .O(\channel_2_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_82 
       (.I0(U0_n_44),
        .I1(U0_n_40),
        .I2(U0_n_49),
        .O(\channel_2_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_83 
       (.I0(U0_n_46),
        .I1(U0_n_43),
        .I2(U0_n_49),
        .I3(U0_n_42),
        .I4(U0_n_48),
        .I5(U0_n_51),
        .O(\channel_2_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_84 
       (.I0(U0_n_47),
        .I1(U0_n_44),
        .I2(U0_n_42),
        .I3(U0_n_43),
        .I4(U0_n_49),
        .I5(U0_n_46),
        .O(\channel_2_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_85 
       (.I0(U0_n_48),
        .I1(U0_n_45),
        .I2(U0_n_43),
        .I3(U0_n_44),
        .I4(U0_n_42),
        .I5(U0_n_47),
        .O(\channel_2_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[11]_i_86 
       (.I0(U0_n_49),
        .I1(U0_n_40),
        .I2(U0_n_44),
        .I3(U0_n_45),
        .I4(U0_n_43),
        .I5(U0_n_48),
        .O(\channel_2_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_27 
       (.I0(U0_n_30),
        .I1(U0_n_37),
        .O(\channel_2_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_28 
       (.I0(U0_n_31),
        .I1(U0_n_38),
        .O(\channel_2_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_29 
       (.I0(U0_n_32),
        .I1(U0_n_39),
        .O(\channel_2_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_48 
       (.I0(U0_n_26),
        .I1(U0_n_33),
        .O(\channel_2_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_49 
       (.I0(U0_n_27),
        .I1(U0_n_34),
        .O(\channel_2_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_50 
       (.I0(U0_n_28),
        .I1(U0_n_35),
        .O(\channel_2_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_51 
       (.I0(U0_n_29),
        .I1(U0_n_36),
        .O(\channel_2_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_28_n_0 ,\channel_2_dutycycle_o_reg[11]_i_28_n_1 ,\channel_2_dutycycle_o_reg[11]_i_28_n_2 ,\channel_2_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_48_n_0 ,\channel_2_dutycycle_o[11]_i_49_n_0 ,\channel_2_dutycycle_o[11]_i_50_n_0 ,\channel_2_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_2_dutycycle_o_reg[11]_i_28_n_4 ,\channel_2_dutycycle_o_reg[11]_i_28_n_5 ,\channel_2_dutycycle_o_reg[11]_i_28_n_6 ,\channel_2_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_2_dutycycle_o[11]_i_52_n_0 ,\channel_2_dutycycle_o[11]_i_53_n_0 ,\channel_2_dutycycle_o[11]_i_54_n_0 ,\channel_2_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_47_n_0 ,\channel_2_dutycycle_o_reg[11]_i_47_n_1 ,\channel_2_dutycycle_o_reg[11]_i_47_n_2 ,\channel_2_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_79_n_0 ,\channel_2_dutycycle_o[11]_i_80_n_0 ,\channel_2_dutycycle_o[11]_i_81_n_0 ,\channel_2_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_2_dutycycle_o_reg[11]_i_47_n_4 ,\channel_2_dutycycle_o_reg[11]_i_47_n_5 ,\channel_2_dutycycle_o_reg[11]_i_47_n_6 ,\channel_2_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_2_dutycycle_o[11]_i_83_n_0 ,\channel_2_dutycycle_o[11]_i_84_n_0 ,\channel_2_dutycycle_o[11]_i_85_n_0 ,\channel_2_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_2_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_2_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_2_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_2_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[11]_i_78_n_0 ,\channel_2_dutycycle_o_reg[11]_i_78_n_1 ,\channel_2_dutycycle_o_reg[11]_i_78_n_2 ,\channel_2_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_102_n_0 ,\channel_2_dutycycle_o[11]_i_103_n_0 ,\channel_2_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_2_dutycycle_o_reg[11]_i_78_n_4 ,\channel_2_dutycycle_o_reg[11]_i_78_n_5 ,\channel_2_dutycycle_o_reg[11]_i_78_n_6 ,\channel_2_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_2_dutycycle_o[11]_i_105_n_0 ,\channel_2_dutycycle_o[11]_i_106_n_0 ,\channel_2_dutycycle_o[11]_i_107_n_0 ,\channel_2_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[1]_i_23_n_0 ,\channel_2_dutycycle_o_reg[1]_i_23_n_1 ,\channel_2_dutycycle_o_reg[1]_i_23_n_2 ,\channel_2_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_26,U0_n_27,U0_n_28,U0_n_29}),
        .O(\NLW_channel_2_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[1]_i_48_n_0 ,\channel_2_dutycycle_o[1]_i_49_n_0 ,\channel_2_dutycycle_o[1]_i_50_n_0 ,\channel_2_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_102 
       (.I0(U0_n_71),
        .I1(U0_n_67),
        .I2(U0_n_68),
        .O(\channel_3_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_3_dutycycle_o[11]_i_103 
       (.I0(U0_n_67),
        .I1(U0_n_71),
        .I2(U0_n_68),
        .O(\channel_3_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_3_dutycycle_o[11]_i_104 
       (.I0(U0_n_70),
        .I1(U0_n_67),
        .O(\channel_3_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_105 
       (.I0(U0_n_68),
        .I1(U0_n_67),
        .I2(U0_n_71),
        .I3(U0_n_66),
        .I4(U0_n_70),
        .I5(U0_n_75),
        .O(\channel_3_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_3_dutycycle_o[11]_i_106 
       (.I0(U0_n_67),
        .I1(U0_n_71),
        .I2(U0_n_68),
        .I3(U0_n_66),
        .I4(U0_n_69),
        .O(\channel_3_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_3_dutycycle_o[11]_i_107 
       (.I0(U0_n_67),
        .I1(U0_n_70),
        .I2(U0_n_66),
        .I3(U0_n_69),
        .O(\channel_3_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[11]_i_108 
       (.I0(U0_n_70),
        .I1(U0_n_67),
        .O(\channel_3_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_3_dutycycle_o[11]_i_29 
       (.I0(U0_n_76),
        .I1(U0_n_72),
        .I2(U0_n_77),
        .O(\channel_3_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_48 
       (.I0(U0_n_73),
        .I1(U0_n_77),
        .O(\channel_3_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_49 
       (.I0(U0_n_74),
        .I1(U0_n_72),
        .O(\channel_3_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_50 
       (.I0(U0_n_73),
        .I1(U0_n_75),
        .I2(U0_n_76),
        .O(\channel_3_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_51 
       (.I0(U0_n_74),
        .I1(U0_n_68),
        .I2(U0_n_77),
        .O(\channel_3_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_52 
       (.I0(U0_n_77),
        .I1(U0_n_73),
        .I2(U0_n_76),
        .I3(U0_n_72),
        .O(\channel_3_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_53 
       (.I0(U0_n_72),
        .I1(U0_n_74),
        .I2(U0_n_77),
        .I3(U0_n_73),
        .O(\channel_3_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_3_dutycycle_o[11]_i_54 
       (.I0(U0_n_76),
        .I1(U0_n_75),
        .I2(U0_n_73),
        .I3(U0_n_72),
        .I4(U0_n_74),
        .O(\channel_3_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_55 
       (.I0(U0_n_77),
        .I1(U0_n_68),
        .I2(U0_n_74),
        .I3(U0_n_75),
        .I4(U0_n_73),
        .I5(U0_n_76),
        .O(\channel_3_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_79 
       (.I0(U0_n_75),
        .I1(U0_n_69),
        .I2(U0_n_72),
        .O(\channel_3_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_80 
       (.I0(U0_n_68),
        .I1(U0_n_70),
        .I2(U0_n_73),
        .O(\channel_3_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_81 
       (.I0(U0_n_69),
        .I1(U0_n_71),
        .I2(U0_n_74),
        .O(\channel_3_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_82 
       (.I0(U0_n_70),
        .I1(U0_n_66),
        .I2(U0_n_75),
        .O(\channel_3_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_83 
       (.I0(U0_n_72),
        .I1(U0_n_69),
        .I2(U0_n_75),
        .I3(U0_n_68),
        .I4(U0_n_74),
        .I5(U0_n_77),
        .O(\channel_3_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_84 
       (.I0(U0_n_73),
        .I1(U0_n_70),
        .I2(U0_n_68),
        .I3(U0_n_69),
        .I4(U0_n_75),
        .I5(U0_n_72),
        .O(\channel_3_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_85 
       (.I0(U0_n_74),
        .I1(U0_n_71),
        .I2(U0_n_69),
        .I3(U0_n_70),
        .I4(U0_n_68),
        .I5(U0_n_73),
        .O(\channel_3_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[11]_i_86 
       (.I0(U0_n_75),
        .I1(U0_n_66),
        .I2(U0_n_70),
        .I3(U0_n_71),
        .I4(U0_n_69),
        .I5(U0_n_74),
        .O(\channel_3_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_27 
       (.I0(U0_n_56),
        .I1(U0_n_63),
        .O(\channel_3_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_28 
       (.I0(U0_n_57),
        .I1(U0_n_64),
        .O(\channel_3_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_29 
       (.I0(U0_n_58),
        .I1(U0_n_65),
        .O(\channel_3_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_48 
       (.I0(U0_n_52),
        .I1(U0_n_59),
        .O(\channel_3_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_49 
       (.I0(U0_n_53),
        .I1(U0_n_60),
        .O(\channel_3_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_50 
       (.I0(U0_n_54),
        .I1(U0_n_61),
        .O(\channel_3_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_51 
       (.I0(U0_n_55),
        .I1(U0_n_62),
        .O(\channel_3_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_28_n_0 ,\channel_3_dutycycle_o_reg[11]_i_28_n_1 ,\channel_3_dutycycle_o_reg[11]_i_28_n_2 ,\channel_3_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_48_n_0 ,\channel_3_dutycycle_o[11]_i_49_n_0 ,\channel_3_dutycycle_o[11]_i_50_n_0 ,\channel_3_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_3_dutycycle_o_reg[11]_i_28_n_4 ,\channel_3_dutycycle_o_reg[11]_i_28_n_5 ,\channel_3_dutycycle_o_reg[11]_i_28_n_6 ,\channel_3_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_3_dutycycle_o[11]_i_52_n_0 ,\channel_3_dutycycle_o[11]_i_53_n_0 ,\channel_3_dutycycle_o[11]_i_54_n_0 ,\channel_3_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_47_n_0 ,\channel_3_dutycycle_o_reg[11]_i_47_n_1 ,\channel_3_dutycycle_o_reg[11]_i_47_n_2 ,\channel_3_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_79_n_0 ,\channel_3_dutycycle_o[11]_i_80_n_0 ,\channel_3_dutycycle_o[11]_i_81_n_0 ,\channel_3_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_3_dutycycle_o_reg[11]_i_47_n_4 ,\channel_3_dutycycle_o_reg[11]_i_47_n_5 ,\channel_3_dutycycle_o_reg[11]_i_47_n_6 ,\channel_3_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_3_dutycycle_o[11]_i_83_n_0 ,\channel_3_dutycycle_o[11]_i_84_n_0 ,\channel_3_dutycycle_o[11]_i_85_n_0 ,\channel_3_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_3_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_3_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_3_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_3_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[11]_i_78_n_0 ,\channel_3_dutycycle_o_reg[11]_i_78_n_1 ,\channel_3_dutycycle_o_reg[11]_i_78_n_2 ,\channel_3_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_102_n_0 ,\channel_3_dutycycle_o[11]_i_103_n_0 ,\channel_3_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_3_dutycycle_o_reg[11]_i_78_n_4 ,\channel_3_dutycycle_o_reg[11]_i_78_n_5 ,\channel_3_dutycycle_o_reg[11]_i_78_n_6 ,\channel_3_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_3_dutycycle_o[11]_i_105_n_0 ,\channel_3_dutycycle_o[11]_i_106_n_0 ,\channel_3_dutycycle_o[11]_i_107_n_0 ,\channel_3_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[1]_i_23_n_0 ,\channel_3_dutycycle_o_reg[1]_i_23_n_1 ,\channel_3_dutycycle_o_reg[1]_i_23_n_2 ,\channel_3_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_52,U0_n_53,U0_n_54,U0_n_55}),
        .O(\NLW_channel_3_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[1]_i_48_n_0 ,\channel_3_dutycycle_o[1]_i_49_n_0 ,\channel_3_dutycycle_o[1]_i_50_n_0 ,\channel_3_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_102 
       (.I0(U0_n_97),
        .I1(U0_n_93),
        .I2(U0_n_94),
        .O(\channel_4_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_4_dutycycle_o[11]_i_103 
       (.I0(U0_n_93),
        .I1(U0_n_97),
        .I2(U0_n_94),
        .O(\channel_4_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_4_dutycycle_o[11]_i_104 
       (.I0(U0_n_96),
        .I1(U0_n_93),
        .O(\channel_4_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_105 
       (.I0(U0_n_94),
        .I1(U0_n_93),
        .I2(U0_n_97),
        .I3(U0_n_92),
        .I4(U0_n_96),
        .I5(U0_n_101),
        .O(\channel_4_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_4_dutycycle_o[11]_i_106 
       (.I0(U0_n_93),
        .I1(U0_n_97),
        .I2(U0_n_94),
        .I3(U0_n_92),
        .I4(U0_n_95),
        .O(\channel_4_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_4_dutycycle_o[11]_i_107 
       (.I0(U0_n_93),
        .I1(U0_n_96),
        .I2(U0_n_92),
        .I3(U0_n_95),
        .O(\channel_4_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[11]_i_108 
       (.I0(U0_n_96),
        .I1(U0_n_93),
        .O(\channel_4_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_4_dutycycle_o[11]_i_29 
       (.I0(U0_n_102),
        .I1(U0_n_98),
        .I2(U0_n_103),
        .O(\channel_4_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_48 
       (.I0(U0_n_99),
        .I1(U0_n_103),
        .O(\channel_4_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_49 
       (.I0(U0_n_100),
        .I1(U0_n_98),
        .O(\channel_4_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_50 
       (.I0(U0_n_99),
        .I1(U0_n_101),
        .I2(U0_n_102),
        .O(\channel_4_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_51 
       (.I0(U0_n_100),
        .I1(U0_n_94),
        .I2(U0_n_103),
        .O(\channel_4_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_52 
       (.I0(U0_n_103),
        .I1(U0_n_99),
        .I2(U0_n_102),
        .I3(U0_n_98),
        .O(\channel_4_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_53 
       (.I0(U0_n_98),
        .I1(U0_n_100),
        .I2(U0_n_103),
        .I3(U0_n_99),
        .O(\channel_4_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_4_dutycycle_o[11]_i_54 
       (.I0(U0_n_102),
        .I1(U0_n_101),
        .I2(U0_n_99),
        .I3(U0_n_98),
        .I4(U0_n_100),
        .O(\channel_4_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_55 
       (.I0(U0_n_103),
        .I1(U0_n_94),
        .I2(U0_n_100),
        .I3(U0_n_101),
        .I4(U0_n_99),
        .I5(U0_n_102),
        .O(\channel_4_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_79 
       (.I0(U0_n_101),
        .I1(U0_n_95),
        .I2(U0_n_98),
        .O(\channel_4_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_80 
       (.I0(U0_n_94),
        .I1(U0_n_96),
        .I2(U0_n_99),
        .O(\channel_4_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_81 
       (.I0(U0_n_95),
        .I1(U0_n_97),
        .I2(U0_n_100),
        .O(\channel_4_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_82 
       (.I0(U0_n_96),
        .I1(U0_n_92),
        .I2(U0_n_101),
        .O(\channel_4_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_83 
       (.I0(U0_n_98),
        .I1(U0_n_95),
        .I2(U0_n_101),
        .I3(U0_n_94),
        .I4(U0_n_100),
        .I5(U0_n_103),
        .O(\channel_4_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_84 
       (.I0(U0_n_99),
        .I1(U0_n_96),
        .I2(U0_n_94),
        .I3(U0_n_95),
        .I4(U0_n_101),
        .I5(U0_n_98),
        .O(\channel_4_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_85 
       (.I0(U0_n_100),
        .I1(U0_n_97),
        .I2(U0_n_95),
        .I3(U0_n_96),
        .I4(U0_n_94),
        .I5(U0_n_99),
        .O(\channel_4_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[11]_i_86 
       (.I0(U0_n_101),
        .I1(U0_n_92),
        .I2(U0_n_96),
        .I3(U0_n_97),
        .I4(U0_n_95),
        .I5(U0_n_100),
        .O(\channel_4_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_27 
       (.I0(U0_n_82),
        .I1(U0_n_89),
        .O(\channel_4_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_28 
       (.I0(U0_n_83),
        .I1(U0_n_90),
        .O(\channel_4_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_29 
       (.I0(U0_n_84),
        .I1(U0_n_91),
        .O(\channel_4_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_48 
       (.I0(U0_n_78),
        .I1(U0_n_85),
        .O(\channel_4_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_49 
       (.I0(U0_n_79),
        .I1(U0_n_86),
        .O(\channel_4_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_50 
       (.I0(U0_n_80),
        .I1(U0_n_87),
        .O(\channel_4_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_51 
       (.I0(U0_n_81),
        .I1(U0_n_88),
        .O(\channel_4_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_28_n_0 ,\channel_4_dutycycle_o_reg[11]_i_28_n_1 ,\channel_4_dutycycle_o_reg[11]_i_28_n_2 ,\channel_4_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_48_n_0 ,\channel_4_dutycycle_o[11]_i_49_n_0 ,\channel_4_dutycycle_o[11]_i_50_n_0 ,\channel_4_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_4_dutycycle_o_reg[11]_i_28_n_4 ,\channel_4_dutycycle_o_reg[11]_i_28_n_5 ,\channel_4_dutycycle_o_reg[11]_i_28_n_6 ,\channel_4_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_4_dutycycle_o[11]_i_52_n_0 ,\channel_4_dutycycle_o[11]_i_53_n_0 ,\channel_4_dutycycle_o[11]_i_54_n_0 ,\channel_4_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_47_n_0 ,\channel_4_dutycycle_o_reg[11]_i_47_n_1 ,\channel_4_dutycycle_o_reg[11]_i_47_n_2 ,\channel_4_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_79_n_0 ,\channel_4_dutycycle_o[11]_i_80_n_0 ,\channel_4_dutycycle_o[11]_i_81_n_0 ,\channel_4_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_4_dutycycle_o_reg[11]_i_47_n_4 ,\channel_4_dutycycle_o_reg[11]_i_47_n_5 ,\channel_4_dutycycle_o_reg[11]_i_47_n_6 ,\channel_4_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_4_dutycycle_o[11]_i_83_n_0 ,\channel_4_dutycycle_o[11]_i_84_n_0 ,\channel_4_dutycycle_o[11]_i_85_n_0 ,\channel_4_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_4_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_4_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_4_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_4_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[11]_i_78_n_0 ,\channel_4_dutycycle_o_reg[11]_i_78_n_1 ,\channel_4_dutycycle_o_reg[11]_i_78_n_2 ,\channel_4_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_102_n_0 ,\channel_4_dutycycle_o[11]_i_103_n_0 ,\channel_4_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_4_dutycycle_o_reg[11]_i_78_n_4 ,\channel_4_dutycycle_o_reg[11]_i_78_n_5 ,\channel_4_dutycycle_o_reg[11]_i_78_n_6 ,\channel_4_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_4_dutycycle_o[11]_i_105_n_0 ,\channel_4_dutycycle_o[11]_i_106_n_0 ,\channel_4_dutycycle_o[11]_i_107_n_0 ,\channel_4_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[1]_i_23_n_0 ,\channel_4_dutycycle_o_reg[1]_i_23_n_1 ,\channel_4_dutycycle_o_reg[1]_i_23_n_2 ,\channel_4_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_78,U0_n_79,U0_n_80,U0_n_81}),
        .O(\NLW_channel_4_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[1]_i_48_n_0 ,\channel_4_dutycycle_o[1]_i_49_n_0 ,\channel_4_dutycycle_o[1]_i_50_n_0 ,\channel_4_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_102 
       (.I0(U0_n_123),
        .I1(U0_n_119),
        .I2(U0_n_120),
        .O(\channel_5_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_5_dutycycle_o[11]_i_103 
       (.I0(U0_n_119),
        .I1(U0_n_123),
        .I2(U0_n_120),
        .O(\channel_5_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_5_dutycycle_o[11]_i_104 
       (.I0(U0_n_122),
        .I1(U0_n_119),
        .O(\channel_5_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_105 
       (.I0(U0_n_120),
        .I1(U0_n_119),
        .I2(U0_n_123),
        .I3(U0_n_118),
        .I4(U0_n_122),
        .I5(U0_n_127),
        .O(\channel_5_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_5_dutycycle_o[11]_i_106 
       (.I0(U0_n_119),
        .I1(U0_n_123),
        .I2(U0_n_120),
        .I3(U0_n_118),
        .I4(U0_n_121),
        .O(\channel_5_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_5_dutycycle_o[11]_i_107 
       (.I0(U0_n_119),
        .I1(U0_n_122),
        .I2(U0_n_118),
        .I3(U0_n_121),
        .O(\channel_5_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[11]_i_108 
       (.I0(U0_n_122),
        .I1(U0_n_119),
        .O(\channel_5_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_5_dutycycle_o[11]_i_29 
       (.I0(U0_n_128),
        .I1(U0_n_124),
        .I2(U0_n_129),
        .O(\channel_5_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_48 
       (.I0(U0_n_125),
        .I1(U0_n_129),
        .O(\channel_5_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_49 
       (.I0(U0_n_126),
        .I1(U0_n_124),
        .O(\channel_5_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_50 
       (.I0(U0_n_125),
        .I1(U0_n_127),
        .I2(U0_n_128),
        .O(\channel_5_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_51 
       (.I0(U0_n_126),
        .I1(U0_n_120),
        .I2(U0_n_129),
        .O(\channel_5_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_52 
       (.I0(U0_n_129),
        .I1(U0_n_125),
        .I2(U0_n_128),
        .I3(U0_n_124),
        .O(\channel_5_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_53 
       (.I0(U0_n_124),
        .I1(U0_n_126),
        .I2(U0_n_129),
        .I3(U0_n_125),
        .O(\channel_5_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_5_dutycycle_o[11]_i_54 
       (.I0(U0_n_128),
        .I1(U0_n_127),
        .I2(U0_n_125),
        .I3(U0_n_124),
        .I4(U0_n_126),
        .O(\channel_5_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_55 
       (.I0(U0_n_129),
        .I1(U0_n_120),
        .I2(U0_n_126),
        .I3(U0_n_127),
        .I4(U0_n_125),
        .I5(U0_n_128),
        .O(\channel_5_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_79 
       (.I0(U0_n_127),
        .I1(U0_n_121),
        .I2(U0_n_124),
        .O(\channel_5_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_80 
       (.I0(U0_n_120),
        .I1(U0_n_122),
        .I2(U0_n_125),
        .O(\channel_5_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_81 
       (.I0(U0_n_121),
        .I1(U0_n_123),
        .I2(U0_n_126),
        .O(\channel_5_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_82 
       (.I0(U0_n_122),
        .I1(U0_n_118),
        .I2(U0_n_127),
        .O(\channel_5_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_83 
       (.I0(U0_n_124),
        .I1(U0_n_121),
        .I2(U0_n_127),
        .I3(U0_n_120),
        .I4(U0_n_126),
        .I5(U0_n_129),
        .O(\channel_5_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_84 
       (.I0(U0_n_125),
        .I1(U0_n_122),
        .I2(U0_n_120),
        .I3(U0_n_121),
        .I4(U0_n_127),
        .I5(U0_n_124),
        .O(\channel_5_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_85 
       (.I0(U0_n_126),
        .I1(U0_n_123),
        .I2(U0_n_121),
        .I3(U0_n_122),
        .I4(U0_n_120),
        .I5(U0_n_125),
        .O(\channel_5_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[11]_i_86 
       (.I0(U0_n_127),
        .I1(U0_n_118),
        .I2(U0_n_122),
        .I3(U0_n_123),
        .I4(U0_n_121),
        .I5(U0_n_126),
        .O(\channel_5_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_27 
       (.I0(U0_n_108),
        .I1(U0_n_115),
        .O(\channel_5_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_28 
       (.I0(U0_n_109),
        .I1(U0_n_116),
        .O(\channel_5_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_29 
       (.I0(U0_n_110),
        .I1(U0_n_117),
        .O(\channel_5_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_48 
       (.I0(U0_n_104),
        .I1(U0_n_111),
        .O(\channel_5_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_49 
       (.I0(U0_n_105),
        .I1(U0_n_112),
        .O(\channel_5_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_50 
       (.I0(U0_n_106),
        .I1(U0_n_113),
        .O(\channel_5_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_51 
       (.I0(U0_n_107),
        .I1(U0_n_114),
        .O(\channel_5_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_28_n_0 ,\channel_5_dutycycle_o_reg[11]_i_28_n_1 ,\channel_5_dutycycle_o_reg[11]_i_28_n_2 ,\channel_5_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_48_n_0 ,\channel_5_dutycycle_o[11]_i_49_n_0 ,\channel_5_dutycycle_o[11]_i_50_n_0 ,\channel_5_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_5_dutycycle_o_reg[11]_i_28_n_4 ,\channel_5_dutycycle_o_reg[11]_i_28_n_5 ,\channel_5_dutycycle_o_reg[11]_i_28_n_6 ,\channel_5_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_5_dutycycle_o[11]_i_52_n_0 ,\channel_5_dutycycle_o[11]_i_53_n_0 ,\channel_5_dutycycle_o[11]_i_54_n_0 ,\channel_5_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_47_n_0 ,\channel_5_dutycycle_o_reg[11]_i_47_n_1 ,\channel_5_dutycycle_o_reg[11]_i_47_n_2 ,\channel_5_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_79_n_0 ,\channel_5_dutycycle_o[11]_i_80_n_0 ,\channel_5_dutycycle_o[11]_i_81_n_0 ,\channel_5_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_5_dutycycle_o_reg[11]_i_47_n_4 ,\channel_5_dutycycle_o_reg[11]_i_47_n_5 ,\channel_5_dutycycle_o_reg[11]_i_47_n_6 ,\channel_5_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_5_dutycycle_o[11]_i_83_n_0 ,\channel_5_dutycycle_o[11]_i_84_n_0 ,\channel_5_dutycycle_o[11]_i_85_n_0 ,\channel_5_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_5_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_5_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_5_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_5_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[11]_i_78_n_0 ,\channel_5_dutycycle_o_reg[11]_i_78_n_1 ,\channel_5_dutycycle_o_reg[11]_i_78_n_2 ,\channel_5_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_102_n_0 ,\channel_5_dutycycle_o[11]_i_103_n_0 ,\channel_5_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_5_dutycycle_o_reg[11]_i_78_n_4 ,\channel_5_dutycycle_o_reg[11]_i_78_n_5 ,\channel_5_dutycycle_o_reg[11]_i_78_n_6 ,\channel_5_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_5_dutycycle_o[11]_i_105_n_0 ,\channel_5_dutycycle_o[11]_i_106_n_0 ,\channel_5_dutycycle_o[11]_i_107_n_0 ,\channel_5_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[1]_i_23_n_0 ,\channel_5_dutycycle_o_reg[1]_i_23_n_1 ,\channel_5_dutycycle_o_reg[1]_i_23_n_2 ,\channel_5_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_104,U0_n_105,U0_n_106,U0_n_107}),
        .O(\NLW_channel_5_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[1]_i_48_n_0 ,\channel_5_dutycycle_o[1]_i_49_n_0 ,\channel_5_dutycycle_o[1]_i_50_n_0 ,\channel_5_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_102 
       (.I0(U0_n_149),
        .I1(U0_n_145),
        .I2(U0_n_146),
        .O(\channel_6_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_6_dutycycle_o[11]_i_103 
       (.I0(U0_n_145),
        .I1(U0_n_149),
        .I2(U0_n_146),
        .O(\channel_6_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_6_dutycycle_o[11]_i_104 
       (.I0(U0_n_148),
        .I1(U0_n_145),
        .O(\channel_6_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_105 
       (.I0(U0_n_146),
        .I1(U0_n_145),
        .I2(U0_n_149),
        .I3(U0_n_144),
        .I4(U0_n_148),
        .I5(U0_n_153),
        .O(\channel_6_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_6_dutycycle_o[11]_i_106 
       (.I0(U0_n_145),
        .I1(U0_n_149),
        .I2(U0_n_146),
        .I3(U0_n_144),
        .I4(U0_n_147),
        .O(\channel_6_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_6_dutycycle_o[11]_i_107 
       (.I0(U0_n_145),
        .I1(U0_n_148),
        .I2(U0_n_144),
        .I3(U0_n_147),
        .O(\channel_6_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[11]_i_108 
       (.I0(U0_n_148),
        .I1(U0_n_145),
        .O(\channel_6_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_6_dutycycle_o[11]_i_29 
       (.I0(U0_n_154),
        .I1(U0_n_150),
        .I2(U0_n_155),
        .O(\channel_6_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_48 
       (.I0(U0_n_151),
        .I1(U0_n_155),
        .O(\channel_6_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_49 
       (.I0(U0_n_152),
        .I1(U0_n_150),
        .O(\channel_6_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_50 
       (.I0(U0_n_151),
        .I1(U0_n_153),
        .I2(U0_n_154),
        .O(\channel_6_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_51 
       (.I0(U0_n_152),
        .I1(U0_n_146),
        .I2(U0_n_155),
        .O(\channel_6_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_52 
       (.I0(U0_n_155),
        .I1(U0_n_151),
        .I2(U0_n_154),
        .I3(U0_n_150),
        .O(\channel_6_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_53 
       (.I0(U0_n_150),
        .I1(U0_n_152),
        .I2(U0_n_155),
        .I3(U0_n_151),
        .O(\channel_6_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_6_dutycycle_o[11]_i_54 
       (.I0(U0_n_154),
        .I1(U0_n_153),
        .I2(U0_n_151),
        .I3(U0_n_150),
        .I4(U0_n_152),
        .O(\channel_6_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_55 
       (.I0(U0_n_155),
        .I1(U0_n_146),
        .I2(U0_n_152),
        .I3(U0_n_153),
        .I4(U0_n_151),
        .I5(U0_n_154),
        .O(\channel_6_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_79 
       (.I0(U0_n_153),
        .I1(U0_n_147),
        .I2(U0_n_150),
        .O(\channel_6_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_80 
       (.I0(U0_n_146),
        .I1(U0_n_148),
        .I2(U0_n_151),
        .O(\channel_6_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_81 
       (.I0(U0_n_147),
        .I1(U0_n_149),
        .I2(U0_n_152),
        .O(\channel_6_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_82 
       (.I0(U0_n_148),
        .I1(U0_n_144),
        .I2(U0_n_153),
        .O(\channel_6_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_83 
       (.I0(U0_n_150),
        .I1(U0_n_147),
        .I2(U0_n_153),
        .I3(U0_n_146),
        .I4(U0_n_152),
        .I5(U0_n_155),
        .O(\channel_6_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_84 
       (.I0(U0_n_151),
        .I1(U0_n_148),
        .I2(U0_n_146),
        .I3(U0_n_147),
        .I4(U0_n_153),
        .I5(U0_n_150),
        .O(\channel_6_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_85 
       (.I0(U0_n_152),
        .I1(U0_n_149),
        .I2(U0_n_147),
        .I3(U0_n_148),
        .I4(U0_n_146),
        .I5(U0_n_151),
        .O(\channel_6_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[11]_i_86 
       (.I0(U0_n_153),
        .I1(U0_n_144),
        .I2(U0_n_148),
        .I3(U0_n_149),
        .I4(U0_n_147),
        .I5(U0_n_152),
        .O(\channel_6_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_27 
       (.I0(U0_n_134),
        .I1(U0_n_141),
        .O(\channel_6_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_28 
       (.I0(U0_n_135),
        .I1(U0_n_142),
        .O(\channel_6_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_29 
       (.I0(U0_n_136),
        .I1(U0_n_143),
        .O(\channel_6_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_48 
       (.I0(U0_n_130),
        .I1(U0_n_137),
        .O(\channel_6_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_49 
       (.I0(U0_n_131),
        .I1(U0_n_138),
        .O(\channel_6_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_50 
       (.I0(U0_n_132),
        .I1(U0_n_139),
        .O(\channel_6_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_51 
       (.I0(U0_n_133),
        .I1(U0_n_140),
        .O(\channel_6_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_28_n_0 ,\channel_6_dutycycle_o_reg[11]_i_28_n_1 ,\channel_6_dutycycle_o_reg[11]_i_28_n_2 ,\channel_6_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_48_n_0 ,\channel_6_dutycycle_o[11]_i_49_n_0 ,\channel_6_dutycycle_o[11]_i_50_n_0 ,\channel_6_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_6_dutycycle_o_reg[11]_i_28_n_4 ,\channel_6_dutycycle_o_reg[11]_i_28_n_5 ,\channel_6_dutycycle_o_reg[11]_i_28_n_6 ,\channel_6_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_6_dutycycle_o[11]_i_52_n_0 ,\channel_6_dutycycle_o[11]_i_53_n_0 ,\channel_6_dutycycle_o[11]_i_54_n_0 ,\channel_6_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_47_n_0 ,\channel_6_dutycycle_o_reg[11]_i_47_n_1 ,\channel_6_dutycycle_o_reg[11]_i_47_n_2 ,\channel_6_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_79_n_0 ,\channel_6_dutycycle_o[11]_i_80_n_0 ,\channel_6_dutycycle_o[11]_i_81_n_0 ,\channel_6_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_6_dutycycle_o_reg[11]_i_47_n_4 ,\channel_6_dutycycle_o_reg[11]_i_47_n_5 ,\channel_6_dutycycle_o_reg[11]_i_47_n_6 ,\channel_6_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_6_dutycycle_o[11]_i_83_n_0 ,\channel_6_dutycycle_o[11]_i_84_n_0 ,\channel_6_dutycycle_o[11]_i_85_n_0 ,\channel_6_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_6_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_6_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_6_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_6_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[11]_i_78_n_0 ,\channel_6_dutycycle_o_reg[11]_i_78_n_1 ,\channel_6_dutycycle_o_reg[11]_i_78_n_2 ,\channel_6_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_102_n_0 ,\channel_6_dutycycle_o[11]_i_103_n_0 ,\channel_6_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_6_dutycycle_o_reg[11]_i_78_n_4 ,\channel_6_dutycycle_o_reg[11]_i_78_n_5 ,\channel_6_dutycycle_o_reg[11]_i_78_n_6 ,\channel_6_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_6_dutycycle_o[11]_i_105_n_0 ,\channel_6_dutycycle_o[11]_i_106_n_0 ,\channel_6_dutycycle_o[11]_i_107_n_0 ,\channel_6_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[1]_i_23_n_0 ,\channel_6_dutycycle_o_reg[1]_i_23_n_1 ,\channel_6_dutycycle_o_reg[1]_i_23_n_2 ,\channel_6_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_130,U0_n_131,U0_n_132,U0_n_133}),
        .O(\NLW_channel_6_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[1]_i_48_n_0 ,\channel_6_dutycycle_o[1]_i_49_n_0 ,\channel_6_dutycycle_o[1]_i_50_n_0 ,\channel_6_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_102 
       (.I0(U0_n_175),
        .I1(U0_n_171),
        .I2(U0_n_172),
        .O(\channel_7_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_7_dutycycle_o[11]_i_103 
       (.I0(U0_n_171),
        .I1(U0_n_175),
        .I2(U0_n_172),
        .O(\channel_7_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_7_dutycycle_o[11]_i_104 
       (.I0(U0_n_174),
        .I1(U0_n_171),
        .O(\channel_7_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_105 
       (.I0(U0_n_172),
        .I1(U0_n_171),
        .I2(U0_n_175),
        .I3(U0_n_170),
        .I4(U0_n_174),
        .I5(U0_n_179),
        .O(\channel_7_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_7_dutycycle_o[11]_i_106 
       (.I0(U0_n_171),
        .I1(U0_n_175),
        .I2(U0_n_172),
        .I3(U0_n_170),
        .I4(U0_n_173),
        .O(\channel_7_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_7_dutycycle_o[11]_i_107 
       (.I0(U0_n_171),
        .I1(U0_n_174),
        .I2(U0_n_170),
        .I3(U0_n_173),
        .O(\channel_7_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[11]_i_108 
       (.I0(U0_n_174),
        .I1(U0_n_171),
        .O(\channel_7_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_7_dutycycle_o[11]_i_29 
       (.I0(U0_n_180),
        .I1(U0_n_176),
        .I2(U0_n_181),
        .O(\channel_7_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_48 
       (.I0(U0_n_177),
        .I1(U0_n_181),
        .O(\channel_7_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_49 
       (.I0(U0_n_178),
        .I1(U0_n_176),
        .O(\channel_7_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_50 
       (.I0(U0_n_177),
        .I1(U0_n_179),
        .I2(U0_n_180),
        .O(\channel_7_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_51 
       (.I0(U0_n_178),
        .I1(U0_n_172),
        .I2(U0_n_181),
        .O(\channel_7_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_52 
       (.I0(U0_n_181),
        .I1(U0_n_177),
        .I2(U0_n_180),
        .I3(U0_n_176),
        .O(\channel_7_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_53 
       (.I0(U0_n_176),
        .I1(U0_n_178),
        .I2(U0_n_181),
        .I3(U0_n_177),
        .O(\channel_7_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_7_dutycycle_o[11]_i_54 
       (.I0(U0_n_180),
        .I1(U0_n_179),
        .I2(U0_n_177),
        .I3(U0_n_176),
        .I4(U0_n_178),
        .O(\channel_7_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_55 
       (.I0(U0_n_181),
        .I1(U0_n_172),
        .I2(U0_n_178),
        .I3(U0_n_179),
        .I4(U0_n_177),
        .I5(U0_n_180),
        .O(\channel_7_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_79 
       (.I0(U0_n_179),
        .I1(U0_n_173),
        .I2(U0_n_176),
        .O(\channel_7_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_80 
       (.I0(U0_n_172),
        .I1(U0_n_174),
        .I2(U0_n_177),
        .O(\channel_7_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_81 
       (.I0(U0_n_173),
        .I1(U0_n_175),
        .I2(U0_n_178),
        .O(\channel_7_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_82 
       (.I0(U0_n_174),
        .I1(U0_n_170),
        .I2(U0_n_179),
        .O(\channel_7_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_83 
       (.I0(U0_n_176),
        .I1(U0_n_173),
        .I2(U0_n_179),
        .I3(U0_n_172),
        .I4(U0_n_178),
        .I5(U0_n_181),
        .O(\channel_7_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_84 
       (.I0(U0_n_177),
        .I1(U0_n_174),
        .I2(U0_n_172),
        .I3(U0_n_173),
        .I4(U0_n_179),
        .I5(U0_n_176),
        .O(\channel_7_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_85 
       (.I0(U0_n_178),
        .I1(U0_n_175),
        .I2(U0_n_173),
        .I3(U0_n_174),
        .I4(U0_n_172),
        .I5(U0_n_177),
        .O(\channel_7_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[11]_i_86 
       (.I0(U0_n_179),
        .I1(U0_n_170),
        .I2(U0_n_174),
        .I3(U0_n_175),
        .I4(U0_n_173),
        .I5(U0_n_178),
        .O(\channel_7_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_27 
       (.I0(U0_n_160),
        .I1(U0_n_167),
        .O(\channel_7_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_28 
       (.I0(U0_n_161),
        .I1(U0_n_168),
        .O(\channel_7_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_29 
       (.I0(U0_n_162),
        .I1(U0_n_169),
        .O(\channel_7_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_48 
       (.I0(U0_n_156),
        .I1(U0_n_163),
        .O(\channel_7_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_49 
       (.I0(U0_n_157),
        .I1(U0_n_164),
        .O(\channel_7_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_50 
       (.I0(U0_n_158),
        .I1(U0_n_165),
        .O(\channel_7_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_51 
       (.I0(U0_n_159),
        .I1(U0_n_166),
        .O(\channel_7_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_28_n_0 ,\channel_7_dutycycle_o_reg[11]_i_28_n_1 ,\channel_7_dutycycle_o_reg[11]_i_28_n_2 ,\channel_7_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_48_n_0 ,\channel_7_dutycycle_o[11]_i_49_n_0 ,\channel_7_dutycycle_o[11]_i_50_n_0 ,\channel_7_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_7_dutycycle_o_reg[11]_i_28_n_4 ,\channel_7_dutycycle_o_reg[11]_i_28_n_5 ,\channel_7_dutycycle_o_reg[11]_i_28_n_6 ,\channel_7_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_7_dutycycle_o[11]_i_52_n_0 ,\channel_7_dutycycle_o[11]_i_53_n_0 ,\channel_7_dutycycle_o[11]_i_54_n_0 ,\channel_7_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_47_n_0 ,\channel_7_dutycycle_o_reg[11]_i_47_n_1 ,\channel_7_dutycycle_o_reg[11]_i_47_n_2 ,\channel_7_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_79_n_0 ,\channel_7_dutycycle_o[11]_i_80_n_0 ,\channel_7_dutycycle_o[11]_i_81_n_0 ,\channel_7_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_7_dutycycle_o_reg[11]_i_47_n_4 ,\channel_7_dutycycle_o_reg[11]_i_47_n_5 ,\channel_7_dutycycle_o_reg[11]_i_47_n_6 ,\channel_7_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_7_dutycycle_o[11]_i_83_n_0 ,\channel_7_dutycycle_o[11]_i_84_n_0 ,\channel_7_dutycycle_o[11]_i_85_n_0 ,\channel_7_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_7_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_7_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_7_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_7_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[11]_i_78_n_0 ,\channel_7_dutycycle_o_reg[11]_i_78_n_1 ,\channel_7_dutycycle_o_reg[11]_i_78_n_2 ,\channel_7_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_102_n_0 ,\channel_7_dutycycle_o[11]_i_103_n_0 ,\channel_7_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_7_dutycycle_o_reg[11]_i_78_n_4 ,\channel_7_dutycycle_o_reg[11]_i_78_n_5 ,\channel_7_dutycycle_o_reg[11]_i_78_n_6 ,\channel_7_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_7_dutycycle_o[11]_i_105_n_0 ,\channel_7_dutycycle_o[11]_i_106_n_0 ,\channel_7_dutycycle_o[11]_i_107_n_0 ,\channel_7_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[1]_i_23_n_0 ,\channel_7_dutycycle_o_reg[1]_i_23_n_1 ,\channel_7_dutycycle_o_reg[1]_i_23_n_2 ,\channel_7_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_156,U0_n_157,U0_n_158,U0_n_159}),
        .O(\NLW_channel_7_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[1]_i_48_n_0 ,\channel_7_dutycycle_o[1]_i_49_n_0 ,\channel_7_dutycycle_o[1]_i_50_n_0 ,\channel_7_dutycycle_o[1]_i_51_n_0 }));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_102 
       (.I0(U0_n_201),
        .I1(U0_n_197),
        .I2(U0_n_198),
        .O(\channel_8_dutycycle_o[11]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_8_dutycycle_o[11]_i_103 
       (.I0(U0_n_197),
        .I1(U0_n_201),
        .I2(U0_n_198),
        .O(\channel_8_dutycycle_o[11]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_8_dutycycle_o[11]_i_104 
       (.I0(U0_n_200),
        .I1(U0_n_197),
        .O(\channel_8_dutycycle_o[11]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_105 
       (.I0(U0_n_198),
        .I1(U0_n_197),
        .I2(U0_n_201),
        .I3(U0_n_196),
        .I4(U0_n_200),
        .I5(U0_n_205),
        .O(\channel_8_dutycycle_o[11]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_8_dutycycle_o[11]_i_106 
       (.I0(U0_n_197),
        .I1(U0_n_201),
        .I2(U0_n_198),
        .I3(U0_n_196),
        .I4(U0_n_199),
        .O(\channel_8_dutycycle_o[11]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_8_dutycycle_o[11]_i_107 
       (.I0(U0_n_197),
        .I1(U0_n_200),
        .I2(U0_n_196),
        .I3(U0_n_199),
        .O(\channel_8_dutycycle_o[11]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[11]_i_108 
       (.I0(U0_n_200),
        .I1(U0_n_197),
        .O(\channel_8_dutycycle_o[11]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_8_dutycycle_o[11]_i_29 
       (.I0(U0_n_206),
        .I1(U0_n_202),
        .I2(U0_n_207),
        .O(\channel_8_dutycycle_o[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_48 
       (.I0(U0_n_203),
        .I1(U0_n_207),
        .O(\channel_8_dutycycle_o[11]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_49 
       (.I0(U0_n_204),
        .I1(U0_n_202),
        .O(\channel_8_dutycycle_o[11]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_50 
       (.I0(U0_n_203),
        .I1(U0_n_205),
        .I2(U0_n_206),
        .O(\channel_8_dutycycle_o[11]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_51 
       (.I0(U0_n_204),
        .I1(U0_n_198),
        .I2(U0_n_207),
        .O(\channel_8_dutycycle_o[11]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_52 
       (.I0(U0_n_207),
        .I1(U0_n_203),
        .I2(U0_n_206),
        .I3(U0_n_202),
        .O(\channel_8_dutycycle_o[11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_53 
       (.I0(U0_n_202),
        .I1(U0_n_204),
        .I2(U0_n_207),
        .I3(U0_n_203),
        .O(\channel_8_dutycycle_o[11]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_8_dutycycle_o[11]_i_54 
       (.I0(U0_n_206),
        .I1(U0_n_205),
        .I2(U0_n_203),
        .I3(U0_n_202),
        .I4(U0_n_204),
        .O(\channel_8_dutycycle_o[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_55 
       (.I0(U0_n_207),
        .I1(U0_n_198),
        .I2(U0_n_204),
        .I3(U0_n_205),
        .I4(U0_n_203),
        .I5(U0_n_206),
        .O(\channel_8_dutycycle_o[11]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_79 
       (.I0(U0_n_205),
        .I1(U0_n_199),
        .I2(U0_n_202),
        .O(\channel_8_dutycycle_o[11]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_80 
       (.I0(U0_n_198),
        .I1(U0_n_200),
        .I2(U0_n_203),
        .O(\channel_8_dutycycle_o[11]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_81 
       (.I0(U0_n_199),
        .I1(U0_n_201),
        .I2(U0_n_204),
        .O(\channel_8_dutycycle_o[11]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_82 
       (.I0(U0_n_200),
        .I1(U0_n_196),
        .I2(U0_n_205),
        .O(\channel_8_dutycycle_o[11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_83 
       (.I0(U0_n_202),
        .I1(U0_n_199),
        .I2(U0_n_205),
        .I3(U0_n_198),
        .I4(U0_n_204),
        .I5(U0_n_207),
        .O(\channel_8_dutycycle_o[11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_84 
       (.I0(U0_n_203),
        .I1(U0_n_200),
        .I2(U0_n_198),
        .I3(U0_n_199),
        .I4(U0_n_205),
        .I5(U0_n_202),
        .O(\channel_8_dutycycle_o[11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_85 
       (.I0(U0_n_204),
        .I1(U0_n_201),
        .I2(U0_n_199),
        .I3(U0_n_200),
        .I4(U0_n_198),
        .I5(U0_n_203),
        .O(\channel_8_dutycycle_o[11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[11]_i_86 
       (.I0(U0_n_205),
        .I1(U0_n_196),
        .I2(U0_n_200),
        .I3(U0_n_201),
        .I4(U0_n_199),
        .I5(U0_n_204),
        .O(\channel_8_dutycycle_o[11]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_27 
       (.I0(U0_n_186),
        .I1(U0_n_193),
        .O(\channel_8_dutycycle_o[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_28 
       (.I0(U0_n_187),
        .I1(U0_n_194),
        .O(\channel_8_dutycycle_o[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_29 
       (.I0(U0_n_188),
        .I1(U0_n_195),
        .O(\channel_8_dutycycle_o[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_48 
       (.I0(U0_n_182),
        .I1(U0_n_189),
        .O(\channel_8_dutycycle_o[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_49 
       (.I0(U0_n_183),
        .I1(U0_n_190),
        .O(\channel_8_dutycycle_o[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_50 
       (.I0(U0_n_184),
        .I1(U0_n_191),
        .O(\channel_8_dutycycle_o[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_51 
       (.I0(U0_n_185),
        .I1(U0_n_192),
        .O(\channel_8_dutycycle_o[1]_i_51_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_28 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_47_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_28_n_0 ,\channel_8_dutycycle_o_reg[11]_i_28_n_1 ,\channel_8_dutycycle_o_reg[11]_i_28_n_2 ,\channel_8_dutycycle_o_reg[11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_48_n_0 ,\channel_8_dutycycle_o[11]_i_49_n_0 ,\channel_8_dutycycle_o[11]_i_50_n_0 ,\channel_8_dutycycle_o[11]_i_51_n_0 }),
        .O({\channel_8_dutycycle_o_reg[11]_i_28_n_4 ,\channel_8_dutycycle_o_reg[11]_i_28_n_5 ,\channel_8_dutycycle_o_reg[11]_i_28_n_6 ,\channel_8_dutycycle_o_reg[11]_i_28_n_7 }),
        .S({\channel_8_dutycycle_o[11]_i_52_n_0 ,\channel_8_dutycycle_o[11]_i_53_n_0 ,\channel_8_dutycycle_o[11]_i_54_n_0 ,\channel_8_dutycycle_o[11]_i_55_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_47 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_78_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_47_n_0 ,\channel_8_dutycycle_o_reg[11]_i_47_n_1 ,\channel_8_dutycycle_o_reg[11]_i_47_n_2 ,\channel_8_dutycycle_o_reg[11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_79_n_0 ,\channel_8_dutycycle_o[11]_i_80_n_0 ,\channel_8_dutycycle_o[11]_i_81_n_0 ,\channel_8_dutycycle_o[11]_i_82_n_0 }),
        .O({\channel_8_dutycycle_o_reg[11]_i_47_n_4 ,\channel_8_dutycycle_o_reg[11]_i_47_n_5 ,\channel_8_dutycycle_o_reg[11]_i_47_n_6 ,\channel_8_dutycycle_o_reg[11]_i_47_n_7 }),
        .S({\channel_8_dutycycle_o[11]_i_83_n_0 ,\channel_8_dutycycle_o[11]_i_84_n_0 ,\channel_8_dutycycle_o[11]_i_85_n_0 ,\channel_8_dutycycle_o[11]_i_86_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_7 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_28_n_0 ),
        .CO(\NLW_channel_8_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_8_dutycycle_o_reg[11]_i_7_O_UNCONNECTED [3:1],\channel_8_dutycycle_o_reg[11]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,\channel_8_dutycycle_o[11]_i_29_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_78 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[11]_i_78_n_0 ,\channel_8_dutycycle_o_reg[11]_i_78_n_1 ,\channel_8_dutycycle_o_reg[11]_i_78_n_2 ,\channel_8_dutycycle_o_reg[11]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_102_n_0 ,\channel_8_dutycycle_o[11]_i_103_n_0 ,\channel_8_dutycycle_o[11]_i_104_n_0 ,1'b0}),
        .O({\channel_8_dutycycle_o_reg[11]_i_78_n_4 ,\channel_8_dutycycle_o_reg[11]_i_78_n_5 ,\channel_8_dutycycle_o_reg[11]_i_78_n_6 ,\channel_8_dutycycle_o_reg[11]_i_78_n_7 }),
        .S({\channel_8_dutycycle_o[11]_i_105_n_0 ,\channel_8_dutycycle_o[11]_i_106_n_0 ,\channel_8_dutycycle_o[11]_i_107_n_0 ,\channel_8_dutycycle_o[11]_i_108_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[1]_i_23_n_0 ,\channel_8_dutycycle_o_reg[1]_i_23_n_1 ,\channel_8_dutycycle_o_reg[1]_i_23_n_2 ,\channel_8_dutycycle_o_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({U0_n_182,U0_n_183,U0_n_184,U0_n_185}),
        .O(\NLW_channel_8_dutycycle_o_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[1]_i_48_n_0 ,\channel_8_dutycycle_o[1]_i_49_n_0 ,\channel_8_dutycycle_o[1]_i_50_n_0 ,\channel_8_dutycycle_o[1]_i_51_n_0 }));
endmodule

module ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH
   (DI,
    \channel_1_dutycycle_counter_reg[10]_0 ,
    O,
    \channel_1_dutycycle_counter_reg[3]_0 ,
    \channel_1_dutycycle_counter_reg[11]_0 ,
    \channel_1_dutycycle_counter_reg[7]_0 ,
    \channel_1_dutycycle_counter_reg[15]_0 ,
    \channel_1_dutycycle_counter_reg[16]_0 ,
    \channel_2_dutycycle_counter_reg[6]_0 ,
    \channel_2_dutycycle_counter_reg[10]_0 ,
    \channel_2_dutycycle_counter_reg[1]_0 ,
    \channel_2_dutycycle_counter_reg[3]_0 ,
    \channel_2_dutycycle_counter_reg[11]_0 ,
    \channel_2_dutycycle_counter_reg[7]_0 ,
    \channel_2_dutycycle_counter_reg[15]_0 ,
    \channel_2_dutycycle_counter_reg[16]_0 ,
    \channel_3_dutycycle_counter_reg[6]_0 ,
    \channel_3_dutycycle_counter_reg[10]_0 ,
    \channel_3_dutycycle_counter_reg[1]_0 ,
    \channel_3_dutycycle_counter_reg[3]_0 ,
    \channel_3_dutycycle_counter_reg[11]_0 ,
    \channel_3_dutycycle_counter_reg[7]_0 ,
    \channel_3_dutycycle_counter_reg[15]_0 ,
    \channel_3_dutycycle_counter_reg[16]_0 ,
    \channel_4_dutycycle_counter_reg[6]_0 ,
    \channel_4_dutycycle_counter_reg[10]_0 ,
    \channel_4_dutycycle_counter_reg[1]_0 ,
    \channel_4_dutycycle_counter_reg[3]_0 ,
    \channel_4_dutycycle_counter_reg[11]_0 ,
    \channel_4_dutycycle_counter_reg[7]_0 ,
    \channel_4_dutycycle_counter_reg[15]_0 ,
    \channel_4_dutycycle_counter_reg[16]_0 ,
    \channel_5_dutycycle_counter_reg[6]_0 ,
    \channel_5_dutycycle_counter_reg[10]_0 ,
    \channel_5_dutycycle_counter_reg[1]_0 ,
    \channel_5_dutycycle_counter_reg[3]_0 ,
    \channel_5_dutycycle_counter_reg[11]_0 ,
    \channel_5_dutycycle_counter_reg[7]_0 ,
    \channel_5_dutycycle_counter_reg[15]_0 ,
    \channel_5_dutycycle_counter_reg[16]_0 ,
    \channel_6_dutycycle_counter_reg[6]_0 ,
    \channel_6_dutycycle_counter_reg[10]_0 ,
    \channel_6_dutycycle_counter_reg[1]_0 ,
    \channel_6_dutycycle_counter_reg[3]_0 ,
    \channel_6_dutycycle_counter_reg[11]_0 ,
    \channel_6_dutycycle_counter_reg[7]_0 ,
    \channel_6_dutycycle_counter_reg[15]_0 ,
    \channel_6_dutycycle_counter_reg[16]_0 ,
    \channel_7_dutycycle_counter_reg[6]_0 ,
    \channel_7_dutycycle_counter_reg[10]_0 ,
    \channel_7_dutycycle_counter_reg[1]_0 ,
    \channel_7_dutycycle_counter_reg[3]_0 ,
    \channel_7_dutycycle_counter_reg[11]_0 ,
    \channel_7_dutycycle_counter_reg[7]_0 ,
    \channel_7_dutycycle_counter_reg[15]_0 ,
    \channel_7_dutycycle_counter_reg[16]_0 ,
    \channel_8_dutycycle_counter_reg[6]_0 ,
    \channel_8_dutycycle_counter_reg[10]_0 ,
    \channel_8_dutycycle_counter_reg[1]_0 ,
    \channel_8_dutycycle_counter_reg[3]_0 ,
    \channel_8_dutycycle_counter_reg[11]_0 ,
    \channel_8_dutycycle_counter_reg[7]_0 ,
    \channel_8_dutycycle_counter_reg[15]_0 ,
    \channel_8_dutycycle_counter_reg[16]_0 ,
    Q,
    \channel_2_dutycycle_o_reg[11]_0 ,
    \channel_3_dutycycle_o_reg[11]_0 ,
    \channel_4_dutycycle_o_reg[11]_0 ,
    \channel_5_dutycycle_o_reg[11]_0 ,
    \channel_6_dutycycle_o_reg[11]_0 ,
    \channel_7_dutycycle_o_reg[11]_0 ,
    \channel_8_dutycycle_o_reg[11]_0 ,
    channel_1_i,
    clock,
    channel_2_i,
    channel_3_i,
    channel_4_i,
    channel_5_i,
    channel_6_i,
    channel_7_i,
    channel_8_i,
    CO,
    S,
    \channel_2_dutycycle_o_reg[1]_i_3_0 ,
    \channel_2_dutycycle_o_reg[1]_i_3_1 ,
    \channel_3_dutycycle_o_reg[1]_i_3_0 ,
    \channel_3_dutycycle_o_reg[1]_i_3_1 ,
    \channel_4_dutycycle_o_reg[1]_i_3_0 ,
    \channel_4_dutycycle_o_reg[1]_i_3_1 ,
    \channel_5_dutycycle_o_reg[1]_i_3_0 ,
    \channel_5_dutycycle_o_reg[1]_i_3_1 ,
    \channel_6_dutycycle_o_reg[1]_i_3_0 ,
    \channel_6_dutycycle_o_reg[1]_i_3_1 ,
    \channel_7_dutycycle_o_reg[1]_i_3_0 ,
    \channel_7_dutycycle_o_reg[1]_i_3_1 ,
    \channel_8_dutycycle_o_reg[1]_i_3_0 ,
    \channel_8_dutycycle_o_reg[1]_i_3_1 ,
    \channel_1_dutycycle_o_reg[11]_i_38_0 ,
    \channel_2_dutycycle_o_reg[11]_i_38_0 ,
    \channel_3_dutycycle_o_reg[11]_i_38_0 ,
    \channel_4_dutycycle_o_reg[11]_i_38_0 ,
    \channel_5_dutycycle_o_reg[11]_i_38_0 ,
    \channel_6_dutycycle_o_reg[11]_i_38_0 ,
    \channel_7_dutycycle_o_reg[11]_i_38_0 ,
    \channel_8_dutycycle_o_reg[11]_i_38_0 ,
    \channel_1_dutycycle_o_reg[0]_0 ,
    \channel_2_dutycycle_o_reg[0]_0 ,
    \channel_3_dutycycle_o_reg[0]_0 ,
    \channel_4_dutycycle_o_reg[0]_0 ,
    \channel_5_dutycycle_o_reg[0]_0 ,
    \channel_6_dutycycle_o_reg[0]_0 ,
    \channel_7_dutycycle_o_reg[0]_0 ,
    \channel_8_dutycycle_o_reg[0]_0 ,
    \channel_1_dutycycle_o_reg[11]_i_19_0 ,
    \channel_1_dutycycle_o_reg[11]_i_6_0 ,
    \channel_2_dutycycle_o_reg[11]_i_19_0 ,
    \channel_2_dutycycle_o_reg[11]_i_6_0 ,
    \channel_3_dutycycle_o_reg[11]_i_19_0 ,
    \channel_3_dutycycle_o_reg[11]_i_6_0 ,
    \channel_4_dutycycle_o_reg[11]_i_19_0 ,
    \channel_4_dutycycle_o_reg[11]_i_6_0 ,
    \channel_5_dutycycle_o_reg[11]_i_19_0 ,
    \channel_5_dutycycle_o_reg[11]_i_6_0 ,
    \channel_6_dutycycle_o_reg[11]_i_19_0 ,
    \channel_6_dutycycle_o_reg[11]_i_6_0 ,
    \channel_7_dutycycle_o_reg[11]_i_19_0 ,
    \channel_7_dutycycle_o_reg[11]_i_6_0 ,
    \channel_8_dutycycle_o_reg[11]_i_19_0 ,
    \channel_8_dutycycle_o_reg[11]_i_6_0 );
  output [3:0]DI;
  output [2:0]\channel_1_dutycycle_counter_reg[10]_0 ;
  output [3:0]O;
  output [2:0]\channel_1_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_1_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_1_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_1_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_1_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_2_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_2_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_2_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_2_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_2_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_2_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_2_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_2_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_3_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_3_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_3_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_3_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_3_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_3_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_3_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_3_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_4_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_4_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_4_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_4_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_4_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_4_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_4_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_4_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_5_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_5_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_5_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_5_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_5_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_5_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_5_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_5_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_6_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_6_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_6_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_6_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_6_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_6_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_6_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_6_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_7_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_7_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_7_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_7_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_7_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_7_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_7_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_7_dutycycle_counter_reg[16]_0 ;
  output [3:0]\channel_8_dutycycle_counter_reg[6]_0 ;
  output [2:0]\channel_8_dutycycle_counter_reg[10]_0 ;
  output [3:0]\channel_8_dutycycle_counter_reg[1]_0 ;
  output [2:0]\channel_8_dutycycle_counter_reg[3]_0 ;
  output [2:0]\channel_8_dutycycle_counter_reg[11]_0 ;
  output [0:0]\channel_8_dutycycle_counter_reg[7]_0 ;
  output [3:0]\channel_8_dutycycle_counter_reg[15]_0 ;
  output [3:0]\channel_8_dutycycle_counter_reg[16]_0 ;
  output [11:0]Q;
  output [11:0]\channel_2_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_3_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_4_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_5_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_6_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_7_dutycycle_o_reg[11]_0 ;
  output [11:0]\channel_8_dutycycle_o_reg[11]_0 ;
  input channel_1_i;
  input clock;
  input channel_2_i;
  input channel_3_i;
  input channel_4_i;
  input channel_5_i;
  input channel_6_i;
  input channel_7_i;
  input channel_8_i;
  input [0:0]CO;
  input [2:0]S;
  input [0:0]\channel_2_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_2_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_3_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_3_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_4_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_4_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_5_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_5_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_6_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_6_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_7_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_7_dutycycle_o_reg[1]_i_3_1 ;
  input [0:0]\channel_8_dutycycle_o_reg[1]_i_3_0 ;
  input [2:0]\channel_8_dutycycle_o_reg[1]_i_3_1 ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_38_0 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_38_0 ;
  input [0:0]\channel_1_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_2_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_3_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_4_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_5_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_6_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_7_dutycycle_o_reg[0]_0 ;
  input [0:0]\channel_8_dutycycle_o_reg[0]_0 ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_6_0 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_19_0 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_6_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [11:0]Q;
  wire [2:0]S;
  wire channel_1_dutycycle_counter0;
  wire \channel_1_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_1_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_1_dutycycle_counter_reg;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_1_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_1_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_1_dutycycle_counter_reg[11]_0 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_1_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_1_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_1_dutycycle_counter_reg[16]_0 ;
  wire \channel_1_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_1_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_1_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [2:0]\channel_1_dutycycle_counter_reg[3]_0 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_1_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [0:0]\channel_1_dutycycle_counter_reg[7]_0 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_1_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_1_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_1_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_1_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_1_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_1_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_1_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_1_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_1_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_1_dutycycle_o_reg[0]_0 ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_1_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_1_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_1_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_1_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_1_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_1_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_1_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_1_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_1_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_1_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_30_n_4 ;
  wire \channel_1_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_1_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_1_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_1_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_1_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_1_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_1_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_1_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_1_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_1_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_1_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_1_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_1_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_1_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_1_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_1_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_1_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_1_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_1_i;
  wire channel_1_stage_1;
  wire channel_1_stage_2;
  wire \channel_1_timeout_counter[0]_i_2_n_0 ;
  wire \channel_1_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_1_timeout_counter_reg;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_1_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_1_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_2_dutycycle_counter0;
  wire \channel_2_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_2_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_2_dutycycle_counter_reg;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_2_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_2_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_2_dutycycle_counter_reg[11]_0 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_2_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_2_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_2_dutycycle_counter_reg[16]_0 ;
  wire \channel_2_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_2_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_2_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_2_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_2_dutycycle_counter_reg[3]_0 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_2_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_2_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_2_dutycycle_counter_reg[7]_0 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_2_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_2_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_2_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_2_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_2_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_2_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_2_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_2_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_2_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_2_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_2_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_2_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_2_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_2_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_2_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_2_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_2_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_2_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_2_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_2_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_2_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_2_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_2_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_2_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_2_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_2_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_2_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_2_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_2_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_2_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_2_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_2_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_2_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_2_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_2_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_2_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_2_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_2_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_2_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_2_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_2_i;
  wire channel_2_stage_1;
  wire channel_2_stage_2;
  wire \channel_2_timeout_counter[0]_i_2_n_0 ;
  wire \channel_2_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_2_timeout_counter_reg;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_2_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_2_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_3_dutycycle_counter0;
  wire \channel_3_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_3_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_3_dutycycle_counter_reg;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_3_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_3_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_3_dutycycle_counter_reg[11]_0 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_3_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_3_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_3_dutycycle_counter_reg[16]_0 ;
  wire \channel_3_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_3_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_3_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_3_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_3_dutycycle_counter_reg[3]_0 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_3_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_3_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_3_dutycycle_counter_reg[7]_0 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_3_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_3_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_3_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_3_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_3_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_3_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_3_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_3_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_3_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_3_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_3_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_3_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_3_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_3_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_3_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_3_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_3_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_3_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_3_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_3_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_3_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_3_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_3_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_3_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_3_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_3_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_3_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_3_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_3_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_3_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_3_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_3_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_3_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_3_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_3_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_3_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_3_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_3_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_3_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_3_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_3_i;
  wire channel_3_stage_1;
  wire channel_3_stage_2;
  wire \channel_3_timeout_counter[0]_i_2_n_0 ;
  wire \channel_3_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_3_timeout_counter_reg;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_3_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_3_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_4_dutycycle_counter0;
  wire \channel_4_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_4_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_4_dutycycle_counter_reg;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_4_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_4_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_4_dutycycle_counter_reg[11]_0 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_4_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_4_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_4_dutycycle_counter_reg[16]_0 ;
  wire \channel_4_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_4_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_4_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_4_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_4_dutycycle_counter_reg[3]_0 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_4_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_4_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_4_dutycycle_counter_reg[7]_0 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_4_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_4_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_4_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_4_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_4_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_4_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_4_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_4_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_4_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_4_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_4_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_4_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_4_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_4_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_4_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_4_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_4_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_4_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_4_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_4_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_4_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_4_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_4_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_4_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_4_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_4_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_4_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_4_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_4_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_4_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_4_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_4_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_4_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_4_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_4_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_4_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_4_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_4_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_4_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_4_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_4_i;
  wire channel_4_stage_1;
  wire channel_4_stage_2;
  wire \channel_4_timeout_counter[0]_i_2_n_0 ;
  wire \channel_4_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_4_timeout_counter_reg;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_4_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_4_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_5_dutycycle_counter0;
  wire \channel_5_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_5_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_5_dutycycle_counter_reg;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_5_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_5_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_5_dutycycle_counter_reg[11]_0 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_5_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_5_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_5_dutycycle_counter_reg[16]_0 ;
  wire \channel_5_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_5_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_5_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_5_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_5_dutycycle_counter_reg[3]_0 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_5_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_5_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_5_dutycycle_counter_reg[7]_0 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_5_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_5_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_5_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_5_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_5_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_5_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_5_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_5_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_5_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_5_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_5_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_5_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_5_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_5_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_5_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_5_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_5_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_5_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_5_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_5_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_5_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_5_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_5_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_5_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_5_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_5_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_5_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_5_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_5_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_5_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_5_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_5_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_5_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_5_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_5_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_5_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_5_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_5_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_5_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_5_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_5_i;
  wire channel_5_stage_1;
  wire channel_5_stage_2;
  wire \channel_5_timeout_counter[0]_i_2_n_0 ;
  wire \channel_5_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_5_timeout_counter_reg;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_5_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_5_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_6_dutycycle_counter0;
  wire \channel_6_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_6_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_6_dutycycle_counter_reg;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_6_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_6_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_6_dutycycle_counter_reg[11]_0 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_6_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_6_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_6_dutycycle_counter_reg[16]_0 ;
  wire \channel_6_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_6_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_6_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_6_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_6_dutycycle_counter_reg[3]_0 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_6_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_6_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_6_dutycycle_counter_reg[7]_0 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_6_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_6_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_6_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_6_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_6_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_6_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_6_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_6_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_6_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_6_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_6_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_6_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_6_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_6_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_6_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_6_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_6_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_6_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_6_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_6_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_6_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_6_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_6_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_6_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_6_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_6_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_6_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_6_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_6_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_6_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_6_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_6_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_6_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_6_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_6_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_6_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_6_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_6_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_6_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_6_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_6_i;
  wire channel_6_stage_1;
  wire channel_6_stage_2;
  wire \channel_6_timeout_counter[0]_i_2_n_0 ;
  wire \channel_6_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_6_timeout_counter_reg;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_6_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_6_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_7_dutycycle_counter0;
  wire \channel_7_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_7_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_7_dutycycle_counter_reg;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_7_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_7_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_7_dutycycle_counter_reg[11]_0 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_7_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_7_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_7_dutycycle_counter_reg[16]_0 ;
  wire \channel_7_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_7_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_7_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_7_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_7_dutycycle_counter_reg[3]_0 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_7_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_7_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_7_dutycycle_counter_reg[7]_0 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_7_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_7_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_7_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_7_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_7_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_7_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_7_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_7_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_7_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_7_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_7_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_7_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_7_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_7_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_7_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_7_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_7_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_7_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_7_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_7_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_7_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_7_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_7_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_7_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_7_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_7_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_7_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_7_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_7_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_7_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_7_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_7_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_7_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_7_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_7_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_7_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_7_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_7_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_7_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_7_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_7_i;
  wire channel_7_stage_1;
  wire channel_7_stage_2;
  wire \channel_7_timeout_counter[0]_i_2_n_0 ;
  wire \channel_7_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_7_timeout_counter_reg;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_7_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_7_timeout_counter_reg[8]_i_1_n_7 ;
  wire channel_8_dutycycle_counter0;
  wire \channel_8_dutycycle_counter[0]_i_1_n_0 ;
  wire \channel_8_dutycycle_counter[0]_i_3_n_0 ;
  wire [17:0]channel_8_dutycycle_counter_reg;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_0 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_1 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_2 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_3 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_4 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_5 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_6 ;
  wire \channel_8_dutycycle_counter_reg[0]_i_2_n_7 ;
  wire [2:0]\channel_8_dutycycle_counter_reg[10]_0 ;
  wire [2:0]\channel_8_dutycycle_counter_reg[11]_0 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_0 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_1 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_2 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_3 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_4 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_5 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_6 ;
  wire \channel_8_dutycycle_counter_reg[12]_i_1_n_7 ;
  wire [3:0]\channel_8_dutycycle_counter_reg[15]_0 ;
  wire [3:0]\channel_8_dutycycle_counter_reg[16]_0 ;
  wire \channel_8_dutycycle_counter_reg[16]_i_1_n_3 ;
  wire \channel_8_dutycycle_counter_reg[16]_i_1_n_6 ;
  wire \channel_8_dutycycle_counter_reg[16]_i_1_n_7 ;
  wire [3:0]\channel_8_dutycycle_counter_reg[1]_0 ;
  wire [2:0]\channel_8_dutycycle_counter_reg[3]_0 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_0 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_1 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_2 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_3 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_4 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_5 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_6 ;
  wire \channel_8_dutycycle_counter_reg[4]_i_1_n_7 ;
  wire [3:0]\channel_8_dutycycle_counter_reg[6]_0 ;
  wire [0:0]\channel_8_dutycycle_counter_reg[7]_0 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_0 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_1 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_2 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_3 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_4 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_5 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_6 ;
  wire \channel_8_dutycycle_counter_reg[8]_i_1_n_7 ;
  wire \channel_8_dutycycle_o[0]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[10]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_100_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_101_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_10_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_11_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_12_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_13_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_14_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_15_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_16_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_17_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_18_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_20_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_21_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_22_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_23_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_24_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_25_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_26_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_27_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_2_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_31_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_32_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_33_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_34_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_39_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_3_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_40_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_41_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_42_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_43_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_44_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_45_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_46_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_57_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_58_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_59_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_60_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_61_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_62_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_63_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_64_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_65_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_66_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_67_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_68_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_70_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_71_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_72_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_73_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_74_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_75_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_76_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_77_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_87_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_88_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_89_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_90_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_91_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_92_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_93_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_94_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_95_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_96_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_97_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_98_n_0 ;
  wire \channel_8_dutycycle_o[11]_i_99_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_10_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_11_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_13_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_14_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_15_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_16_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_17_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_18_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_19_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_20_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_26_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_31_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_32_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_33_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_34_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_35_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_36_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_37_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_38_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_39_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_40_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_41_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_42_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_43_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_44_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_45_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_46_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_4_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_52_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_53_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_54_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_55_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_56_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_57_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_58_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_59_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_5_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_60_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_61_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_62_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_63_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_64_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_65_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_66_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_67_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_69_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_6_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_70_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_71_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_72_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_73_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_74_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_75_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_76_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_77_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_78_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_79_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_7_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_80_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_81_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_82_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_83_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_84_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_8_n_0 ;
  wire \channel_8_dutycycle_o[1]_i_9_n_0 ;
  wire \channel_8_dutycycle_o[2]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[3]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[3]_i_3_n_0 ;
  wire \channel_8_dutycycle_o[4]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_10_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_13_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_14_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_15_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_16_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_17_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_18_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_19_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_20_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_21_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_22_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_23_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_24_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_25_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_26_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_27_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_3_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_4_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_5_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_6_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_7_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_8_n_0 ;
  wire \channel_8_dutycycle_o[5]_i_9_n_0 ;
  wire \channel_8_dutycycle_o[6]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[7]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[8]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_10_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_12_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_13_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_14_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_15_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_16_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_17_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_18_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_19_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_1_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_3_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_4_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_5_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_6_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_7_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_8_n_0 ;
  wire \channel_8_dutycycle_o[9]_i_9_n_0 ;
  wire [0:0]\channel_8_dutycycle_o_reg[0]_0 ;
  wire [11:0]\channel_8_dutycycle_o_reg[11]_0 ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_19_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_19_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_19_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_19_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_19_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_30_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_30_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_30_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_30_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_35_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_35_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_4 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_5 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_6 ;
  wire \channel_8_dutycycle_o_reg[11]_i_36_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_37_n_3 ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_38_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_38_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_38_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_38_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_38_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_4_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_4_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_4_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_4_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_56_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_56_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_56_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_56_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_5_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_69_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_69_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_69_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_69_n_3 ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_6_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_6_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_6_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_6_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_6_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_3 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_4 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_5 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_6 ;
  wire \channel_8_dutycycle_o_reg[11]_i_8_n_7 ;
  wire \channel_8_dutycycle_o_reg[11]_i_9_n_0 ;
  wire \channel_8_dutycycle_o_reg[11]_i_9_n_1 ;
  wire \channel_8_dutycycle_o_reg[11]_i_9_n_2 ;
  wire \channel_8_dutycycle_o_reg[11]_i_9_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_12_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_12_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_12_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_12_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_4 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_5 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_6 ;
  wire \channel_8_dutycycle_o_reg[1]_i_21_n_7 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_4 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_5 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_6 ;
  wire \channel_8_dutycycle_o_reg[1]_i_22_n_7 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_4 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_5 ;
  wire \channel_8_dutycycle_o_reg[1]_i_24_n_6 ;
  wire \channel_8_dutycycle_o_reg[1]_i_25_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_25_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_25_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_25_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_2_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_2_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_2_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_2_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_30_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_30_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_30_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_30_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_30_n_4 ;
  wire [0:0]\channel_8_dutycycle_o_reg[1]_i_3_0 ;
  wire [2:0]\channel_8_dutycycle_o_reg[1]_i_3_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_3_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_3_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_3_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_3_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_47_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_47_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_47_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_47_n_3 ;
  wire \channel_8_dutycycle_o_reg[1]_i_68_n_0 ;
  wire \channel_8_dutycycle_o_reg[1]_i_68_n_1 ;
  wire \channel_8_dutycycle_o_reg[1]_i_68_n_2 ;
  wire \channel_8_dutycycle_o_reg[1]_i_68_n_3 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_0 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_1 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_2 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_3 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_4 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_5 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_6 ;
  wire \channel_8_dutycycle_o_reg[3]_i_2_n_7 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_0 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_1 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_2 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_3 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_4 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_5 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_6 ;
  wire \channel_8_dutycycle_o_reg[5]_i_11_n_7 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_0 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_1 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_2 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_3 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_4 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_5 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_6 ;
  wire \channel_8_dutycycle_o_reg[5]_i_12_n_7 ;
  wire \channel_8_dutycycle_o_reg[5]_i_2_n_0 ;
  wire \channel_8_dutycycle_o_reg[5]_i_2_n_1 ;
  wire \channel_8_dutycycle_o_reg[5]_i_2_n_2 ;
  wire \channel_8_dutycycle_o_reg[5]_i_2_n_3 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_0 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_1 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_2 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_3 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_4 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_5 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_6 ;
  wire \channel_8_dutycycle_o_reg[7]_i_2_n_7 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_0 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_1 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_2 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_3 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_4 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_5 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_6 ;
  wire \channel_8_dutycycle_o_reg[9]_i_11_n_7 ;
  wire \channel_8_dutycycle_o_reg[9]_i_2_n_0 ;
  wire \channel_8_dutycycle_o_reg[9]_i_2_n_1 ;
  wire \channel_8_dutycycle_o_reg[9]_i_2_n_2 ;
  wire \channel_8_dutycycle_o_reg[9]_i_2_n_3 ;
  wire channel_8_i;
  wire channel_8_stage_1;
  wire channel_8_stage_2;
  wire \channel_8_timeout_counter[0]_i_2_n_0 ;
  wire \channel_8_timeout_counter[0]_i_4_n_0 ;
  wire [31:0]channel_8_timeout_counter_reg;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_0 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_1 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_2 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_3 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_4 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_5 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_6 ;
  wire \channel_8_timeout_counter_reg[0]_i_3_n_7 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[12]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[16]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[20]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[24]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[28]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[4]_i_1_n_7 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_0 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_1 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_2 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_3 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_4 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_5 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_6 ;
  wire \channel_8_timeout_counter_reg[8]_i_1_n_7 ;
  wire clock;
  wire [12:12]p_0_in;
  wire p_1_in;
  wire [3:1]\NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_1_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_1_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_1_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_1_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_1_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_1_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_1_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_1_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_1_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_2_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_2_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_2_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_2_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_2_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_2_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_2_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_2_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_2_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_3_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_3_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_3_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_3_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_3_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_3_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_3_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_3_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_3_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_4_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_4_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_4_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_4_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_4_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_4_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_4_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_4_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_4_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_5_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_5_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_5_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_5_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_5_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_5_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_5_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_5_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_5_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_6_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_6_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_6_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_6_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_6_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_6_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_6_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_6_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_6_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_7_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_7_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_7_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_7_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_7_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_7_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_7_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_7_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_7_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_channel_8_dutycycle_o_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_8_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_channel_8_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_channel_8_dutycycle_o_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_8_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[1]_i_12_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_8_dutycycle_o_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_channel_8_dutycycle_o_reg[1]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_channel_8_dutycycle_o_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:3]\NLW_channel_8_timeout_counter_reg[28]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4044)) 
    \channel_1_dutycycle_counter[0]_i_1 
       (.I0(p_1_in),
        .I1(channel_1_i),
        .I2(channel_1_stage_1),
        .I3(channel_1_stage_2),
        .O(\channel_1_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_dutycycle_counter[0]_i_3 
       (.I0(channel_1_dutycycle_counter_reg[0]),
        .O(\channel_1_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_1_dutycycle_counter_reg[0]),
        .S(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_1_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_1_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_1_dutycycle_counter_reg[3:1],\channel_1_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_1_dutycycle_counter_reg[10]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_1_dutycycle_counter_reg[11]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_1_dutycycle_counter_reg[12]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_1_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_1_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_1_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_1_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_1_dutycycle_counter_reg[13]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_1_dutycycle_counter_reg[14]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_1_dutycycle_counter_reg[15]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_1_dutycycle_counter_reg[16]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_1_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_1_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_1_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_1_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_1_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_1_dutycycle_counter_reg[17]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_1_dutycycle_counter_reg[1]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_1_dutycycle_counter_reg[2]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_1_dutycycle_counter_reg[3]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_1_dutycycle_counter_reg[4]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_1_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_1_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_1_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_1_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_1_dutycycle_counter_reg[5]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_1_dutycycle_counter_reg[6]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_1_dutycycle_counter_reg[7]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_1_dutycycle_counter_reg[8]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_1_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_1_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_1_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_1_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_1_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_1_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_1_dutycycle_counter_reg[9]),
        .R(channel_1_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[0]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_1_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[10]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_1_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_1_dutycycle_o[11]_i_1 
       (.I0(p_1_in),
        .I1(channel_1_stage_2),
        .I2(channel_1_stage_1),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_10 
       (.I0(channel_1_timeout_counter_reg[30]),
        .I1(channel_1_timeout_counter_reg[31]),
        .O(\channel_1_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_1_dutycycle_o[11]_i_100 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(\channel_1_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_1_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[11]_i_101 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(\channel_1_dutycycle_counter_reg[7]_0 ),
        .O(\channel_1_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_11 
       (.I0(channel_1_timeout_counter_reg[28]),
        .I1(channel_1_timeout_counter_reg[29]),
        .O(\channel_1_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_12 
       (.I0(channel_1_timeout_counter_reg[30]),
        .I1(channel_1_timeout_counter_reg[31]),
        .O(\channel_1_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_13 
       (.I0(channel_1_timeout_counter_reg[28]),
        .I1(channel_1_timeout_counter_reg[29]),
        .O(\channel_1_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_14 
       (.I0(channel_1_timeout_counter_reg[26]),
        .I1(channel_1_timeout_counter_reg[27]),
        .O(\channel_1_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_15 
       (.I0(channel_1_timeout_counter_reg[24]),
        .I1(channel_1_timeout_counter_reg[25]),
        .O(\channel_1_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[11]_i_16 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_1_dutycycle_o[11]_i_17 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_1_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[11]_i_18 
       (.I0(\channel_1_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_1_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_2 
       (.I0(channel_1_stage_2),
        .I1(channel_1_stage_1),
        .O(\channel_1_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_20 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_21 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_22 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_23 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_24 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_1_dutycycle_o_reg[0]_0 ),
        .I3(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_25 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_26 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_27 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[11]_i_3 
       (.I0(\channel_1_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_1_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_1_dutycycle_o[11]_i_31 
       (.I0(channel_1_timeout_counter_reg[22]),
        .I1(channel_1_timeout_counter_reg[23]),
        .O(\channel_1_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_1_dutycycle_o[11]_i_32 
       (.I0(channel_1_timeout_counter_reg[20]),
        .I1(channel_1_timeout_counter_reg[21]),
        .O(\channel_1_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_33 
       (.I0(channel_1_timeout_counter_reg[18]),
        .I1(channel_1_timeout_counter_reg[19]),
        .O(\channel_1_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_34 
       (.I0(channel_1_timeout_counter_reg[16]),
        .I1(channel_1_timeout_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_39 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_40 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_41 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_42 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_43 
       (.I0(channel_1_dutycycle_counter_reg[12]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_44 
       (.I0(channel_1_dutycycle_counter_reg[11]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_45 
       (.I0(channel_1_dutycycle_counter_reg[10]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_46 
       (.I0(channel_1_dutycycle_counter_reg[9]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_1_dutycycle_o[11]_i_57 
       (.I0(channel_1_timeout_counter_reg[12]),
        .I1(channel_1_timeout_counter_reg[13]),
        .O(\channel_1_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_58 
       (.I0(channel_1_timeout_counter_reg[10]),
        .I1(channel_1_timeout_counter_reg[11]),
        .O(\channel_1_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_1_dutycycle_o[11]_i_59 
       (.I0(channel_1_timeout_counter_reg[14]),
        .I1(channel_1_timeout_counter_reg[15]),
        .O(\channel_1_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_60 
       (.I0(channel_1_timeout_counter_reg[13]),
        .I1(channel_1_timeout_counter_reg[12]),
        .O(\channel_1_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_61 
       (.I0(channel_1_timeout_counter_reg[10]),
        .I1(channel_1_timeout_counter_reg[11]),
        .O(\channel_1_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_62 
       (.I0(channel_1_timeout_counter_reg[8]),
        .I1(channel_1_timeout_counter_reg[9]),
        .O(\channel_1_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_dutycycle_o[11]_i_63 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_64 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .I1(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_dutycycle_o[11]_i_65 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[11]_i_66 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[11]_i_67 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_1_dutycycle_o[11]_i_68 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[17]),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_70 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_71 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_1_dutycycle_o[11]_i_72 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_1_dutycycle_o[11]_i_73 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_74 
       (.I0(channel_1_dutycycle_counter_reg[8]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_75 
       (.I0(channel_1_dutycycle_counter_reg[7]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_1_dutycycle_o[11]_i_76 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_1_dutycycle_o[11]_i_77 
       (.I0(channel_1_dutycycle_counter_reg[5]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_87 
       (.I0(channel_1_timeout_counter_reg[6]),
        .I1(channel_1_timeout_counter_reg[7]),
        .O(\channel_1_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_88 
       (.I0(channel_1_timeout_counter_reg[4]),
        .I1(channel_1_timeout_counter_reg[5]),
        .O(\channel_1_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_89 
       (.I0(channel_1_timeout_counter_reg[2]),
        .I1(channel_1_timeout_counter_reg[3]),
        .O(\channel_1_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[11]_i_90 
       (.I0(channel_1_timeout_counter_reg[0]),
        .I1(channel_1_timeout_counter_reg[1]),
        .O(\channel_1_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_91 
       (.I0(channel_1_timeout_counter_reg[6]),
        .I1(channel_1_timeout_counter_reg[7]),
        .O(\channel_1_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_92 
       (.I0(channel_1_timeout_counter_reg[4]),
        .I1(channel_1_timeout_counter_reg[5]),
        .O(\channel_1_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_93 
       (.I0(channel_1_timeout_counter_reg[2]),
        .I1(channel_1_timeout_counter_reg[3]),
        .O(\channel_1_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_1_dutycycle_o[11]_i_94 
       (.I0(channel_1_timeout_counter_reg[0]),
        .I1(channel_1_timeout_counter_reg[1]),
        .O(\channel_1_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_95 
       (.I0(\channel_1_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[11]_i_96 
       (.I0(\channel_1_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_1_dutycycle_o[11]_i_97 
       (.I0(\channel_1_dutycycle_counter_reg[7]_0 ),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .O(\channel_1_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_1_dutycycle_o[11]_i_98 
       (.I0(channel_1_dutycycle_counter_reg[4]),
        .I1(\channel_1_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_1_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[11]_i_99 
       (.I0(channel_1_dutycycle_counter_reg[3]),
        .I1(\channel_1_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_1_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[1]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_1_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_10 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .I3(\channel_1_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_11 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[5]),
        .I3(\channel_1_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_13 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_14 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[2]),
        .O(\channel_1_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_15 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[1]),
        .O(\channel_1_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_1_dutycycle_o[1]_i_16 
       (.I0(channel_1_dutycycle_counter_reg[1]),
        .I1(\channel_1_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_1_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_1_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_17 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .I3(\channel_1_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_18 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[3]),
        .I3(\channel_1_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_19 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[2]),
        .I3(\channel_1_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_1_dutycycle_o[1]_i_20 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[1]),
        .I3(\channel_1_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_1_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_1_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_1_dutycycle_o[1]_i_26 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[0]),
        .O(\channel_1_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_31 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[12]),
        .I2(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_32 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(channel_1_dutycycle_counter_reg[11]),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_33 
       (.I0(channel_1_dutycycle_counter_reg[12]),
        .I1(channel_1_dutycycle_counter_reg[10]),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_34 
       (.I0(channel_1_dutycycle_counter_reg[11]),
        .I1(channel_1_dutycycle_counter_reg[9]),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_35 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[12]),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .I3(channel_1_dutycycle_counter_reg[13]),
        .I4(channel_1_dutycycle_counter_reg[15]),
        .I5(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_36 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[11]),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .I3(channel_1_dutycycle_counter_reg[12]),
        .I4(channel_1_dutycycle_counter_reg[14]),
        .I5(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_37 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[10]),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .I3(channel_1_dutycycle_counter_reg[11]),
        .I4(channel_1_dutycycle_counter_reg[13]),
        .I5(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_38 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(channel_1_dutycycle_counter_reg[9]),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .I3(channel_1_dutycycle_counter_reg[10]),
        .I4(channel_1_dutycycle_counter_reg[12]),
        .I5(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_39 
       (.I0(channel_1_dutycycle_counter_reg[10]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_4 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_40 
       (.I0(channel_1_dutycycle_counter_reg[9]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_41 
       (.I0(channel_1_dutycycle_counter_reg[8]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_42 
       (.I0(channel_1_dutycycle_counter_reg[7]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .I2(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_43 
       (.I0(channel_1_dutycycle_counter_reg[8]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .I3(channel_1_dutycycle_counter_reg[11]),
        .I4(channel_1_dutycycle_counter_reg[6]),
        .I5(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_44 
       (.I0(channel_1_dutycycle_counter_reg[7]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .I3(channel_1_dutycycle_counter_reg[10]),
        .I4(channel_1_dutycycle_counter_reg[5]),
        .I5(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_45 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .I3(channel_1_dutycycle_counter_reg[9]),
        .I4(channel_1_dutycycle_counter_reg[4]),
        .I5(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_46 
       (.I0(channel_1_dutycycle_counter_reg[5]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .I3(channel_1_dutycycle_counter_reg[8]),
        .I4(channel_1_dutycycle_counter_reg[3]),
        .I5(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_5 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_52 
       (.I0(channel_1_dutycycle_counter_reg[10]),
        .I1(channel_1_dutycycle_counter_reg[8]),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_53 
       (.I0(channel_1_dutycycle_counter_reg[9]),
        .I1(channel_1_dutycycle_counter_reg[7]),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_54 
       (.I0(channel_1_dutycycle_counter_reg[8]),
        .I1(channel_1_dutycycle_counter_reg[6]),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_55 
       (.I0(channel_1_dutycycle_counter_reg[7]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_56 
       (.I0(channel_1_dutycycle_counter_reg[12]),
        .I1(channel_1_dutycycle_counter_reg[8]),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .I3(channel_1_dutycycle_counter_reg[9]),
        .I4(channel_1_dutycycle_counter_reg[11]),
        .I5(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_57 
       (.I0(channel_1_dutycycle_counter_reg[11]),
        .I1(channel_1_dutycycle_counter_reg[7]),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .I3(channel_1_dutycycle_counter_reg[8]),
        .I4(channel_1_dutycycle_counter_reg[10]),
        .I5(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_58 
       (.I0(channel_1_dutycycle_counter_reg[10]),
        .I1(channel_1_dutycycle_counter_reg[6]),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .I3(channel_1_dutycycle_counter_reg[7]),
        .I4(channel_1_dutycycle_counter_reg[9]),
        .I5(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_59 
       (.I0(channel_1_dutycycle_counter_reg[9]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .I3(channel_1_dutycycle_counter_reg[6]),
        .I4(channel_1_dutycycle_counter_reg[8]),
        .I5(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_6 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_60 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_61 
       (.I0(channel_1_dutycycle_counter_reg[5]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_62 
       (.I0(channel_1_dutycycle_counter_reg[4]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_63 
       (.I0(channel_1_dutycycle_counter_reg[3]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_64 
       (.I0(channel_1_dutycycle_counter_reg[8]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .I3(channel_1_dutycycle_counter_reg[5]),
        .I4(channel_1_dutycycle_counter_reg[7]),
        .I5(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_65 
       (.I0(channel_1_dutycycle_counter_reg[7]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .I2(channel_1_dutycycle_counter_reg[5]),
        .I3(channel_1_dutycycle_counter_reg[4]),
        .I4(channel_1_dutycycle_counter_reg[6]),
        .I5(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_66 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .I3(channel_1_dutycycle_counter_reg[3]),
        .I4(channel_1_dutycycle_counter_reg[5]),
        .I5(channel_1_dutycycle_counter_reg[7]),
        .O(\channel_1_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_67 
       (.I0(channel_1_dutycycle_counter_reg[5]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[3]),
        .I3(channel_1_dutycycle_counter_reg[4]),
        .I4(channel_1_dutycycle_counter_reg[2]),
        .I5(channel_1_dutycycle_counter_reg[6]),
        .O(\channel_1_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_69 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[1]_i_7 
       (.I0(\channel_1_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_1_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_1_dutycycle_o[1]_i_70 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_71 
       (.I0(channel_1_dutycycle_counter_reg[4]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[6]),
        .I3(channel_1_dutycycle_counter_reg[7]),
        .I4(channel_1_dutycycle_counter_reg[2]),
        .I5(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_1_dutycycle_o[1]_i_72 
       (.I0(channel_1_dutycycle_counter_reg[6]),
        .I1(channel_1_dutycycle_counter_reg[1]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .I3(channel_1_dutycycle_counter_reg[5]),
        .I4(channel_1_dutycycle_counter_reg[0]),
        .O(\channel_1_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_1_dutycycle_o[1]_i_73 
       (.I0(channel_1_dutycycle_counter_reg[0]),
        .I1(channel_1_dutycycle_counter_reg[5]),
        .I2(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[1]_i_74 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[1]_i_75 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_1_dutycycle_o[1]_i_76 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .O(\channel_1_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_1_dutycycle_o[1]_i_77 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .O(\channel_1_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[1]_i_78 
       (.I0(channel_1_dutycycle_counter_reg[4]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .I2(channel_1_dutycycle_counter_reg[2]),
        .I3(channel_1_dutycycle_counter_reg[3]),
        .I4(channel_1_dutycycle_counter_reg[1]),
        .I5(channel_1_dutycycle_counter_reg[5]),
        .O(\channel_1_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_1_dutycycle_o[1]_i_79 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .I2(channel_1_dutycycle_counter_reg[4]),
        .I3(channel_1_dutycycle_counter_reg[1]),
        .I4(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_8 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .I3(\channel_1_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_1_dutycycle_o[1]_i_80 
       (.I0(channel_1_dutycycle_counter_reg[0]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .I2(channel_1_dutycycle_counter_reg[1]),
        .I3(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_1_dutycycle_o[1]_i_81 
       (.I0(channel_1_dutycycle_counter_reg[2]),
        .I1(channel_1_dutycycle_counter_reg[0]),
        .O(\channel_1_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[1]_i_82 
       (.I0(channel_1_dutycycle_counter_reg[1]),
        .I1(channel_1_dutycycle_counter_reg[3]),
        .O(\channel_1_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[1]_i_83 
       (.I0(channel_1_dutycycle_counter_reg[0]),
        .I1(channel_1_dutycycle_counter_reg[2]),
        .O(\channel_1_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_dutycycle_o[1]_i_84 
       (.I0(channel_1_dutycycle_counter_reg[1]),
        .O(\channel_1_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[1]_i_9 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[7]),
        .I3(\channel_1_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_1_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[2]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_1_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[3]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_1_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_dutycycle_o[3]_i_3 
       (.I0(\channel_1_dutycycle_counter_reg[7]_0 ),
        .O(\channel_1_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[4]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_1_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[5]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_1_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[5]_i_10 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .I3(\channel_1_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_1_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[5]_i_13 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_dutycycle_o[5]_i_14 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[5]_i_15 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[13]),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_1_dutycycle_o[5]_i_16 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_1_dutycycle_o[5]_i_17 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .I1(channel_1_dutycycle_counter_reg[15]),
        .I2(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_1_dutycycle_o[5]_i_18 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[14]),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_1_dutycycle_o[5]_i_19 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .I1(channel_1_dutycycle_counter_reg[13]),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .I3(channel_1_dutycycle_counter_reg[16]),
        .I4(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[5]_i_20 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[9]),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[5]_i_21 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(channel_1_dutycycle_counter_reg[8]),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[5]_i_22 
       (.I0(channel_1_dutycycle_counter_reg[12]),
        .I1(channel_1_dutycycle_counter_reg[7]),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[5]_i_23 
       (.I0(channel_1_dutycycle_counter_reg[11]),
        .I1(channel_1_dutycycle_counter_reg[6]),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[5]_i_24 
       (.I0(channel_1_dutycycle_counter_reg[12]),
        .I1(channel_1_dutycycle_counter_reg[9]),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .I3(channel_1_dutycycle_counter_reg[15]),
        .I4(channel_1_dutycycle_counter_reg[10]),
        .I5(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[5]_i_25 
       (.I0(channel_1_dutycycle_counter_reg[11]),
        .I1(channel_1_dutycycle_counter_reg[8]),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .I3(channel_1_dutycycle_counter_reg[14]),
        .I4(channel_1_dutycycle_counter_reg[9]),
        .I5(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[5]_i_26 
       (.I0(channel_1_dutycycle_counter_reg[10]),
        .I1(channel_1_dutycycle_counter_reg[7]),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .I3(channel_1_dutycycle_counter_reg[13]),
        .I4(channel_1_dutycycle_counter_reg[8]),
        .I5(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[5]_i_27 
       (.I0(channel_1_dutycycle_counter_reg[9]),
        .I1(channel_1_dutycycle_counter_reg[6]),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .I3(channel_1_dutycycle_counter_reg[12]),
        .I4(channel_1_dutycycle_counter_reg[7]),
        .I5(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[5]_i_3 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .O(\channel_1_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[5]_i_4 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .O(\channel_1_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[5]_i_5 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[9]),
        .O(\channel_1_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_1_dutycycle_o[5]_i_6 
       (.I0(\channel_1_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[8]),
        .O(\channel_1_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_1_dutycycle_o[5]_i_7 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .I3(\channel_1_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_1_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[5]_i_8 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[11]),
        .I3(\channel_1_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_1_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_1_dutycycle_o[5]_i_9 
       (.I0(\channel_1_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_1_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[10]),
        .I3(\channel_1_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_1_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[6]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_1_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[7]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_1_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[8]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_1_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_1_dutycycle_o[9]_i_1 
       (.I0(\channel_1_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_1_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(\channel_1_dutycycle_o_reg[0]_0 ),
        .I4(\channel_1_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_1_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_1_dutycycle_o[9]_i_10 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .I3(\channel_1_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_1_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_1_dutycycle_o[9]_i_12 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_13 
       (.I0(channel_1_dutycycle_counter_reg[17]),
        .I1(channel_1_dutycycle_counter_reg[12]),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_14 
       (.I0(channel_1_dutycycle_counter_reg[16]),
        .I1(channel_1_dutycycle_counter_reg[11]),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_15 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[10]),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_1_dutycycle_o[9]_i_16 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(channel_1_dutycycle_counter_reg[16]),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .I3(channel_1_dutycycle_counter_reg[17]),
        .O(\channel_1_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_1_dutycycle_o[9]_i_17 
       (.I0(channel_1_dutycycle_counter_reg[15]),
        .I1(channel_1_dutycycle_counter_reg[12]),
        .I2(channel_1_dutycycle_counter_reg[17]),
        .I3(channel_1_dutycycle_counter_reg[13]),
        .I4(channel_1_dutycycle_counter_reg[16]),
        .O(\channel_1_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[9]_i_18 
       (.I0(channel_1_dutycycle_counter_reg[14]),
        .I1(channel_1_dutycycle_counter_reg[11]),
        .I2(channel_1_dutycycle_counter_reg[16]),
        .I3(channel_1_dutycycle_counter_reg[17]),
        .I4(channel_1_dutycycle_counter_reg[12]),
        .I5(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_1_dutycycle_o[9]_i_19 
       (.I0(channel_1_dutycycle_counter_reg[13]),
        .I1(channel_1_dutycycle_counter_reg[10]),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .I3(channel_1_dutycycle_counter_reg[16]),
        .I4(channel_1_dutycycle_counter_reg[11]),
        .I5(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_3 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .O(\channel_1_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_4 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .O(\channel_1_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_5 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_1_dutycycle_counter_reg[13]),
        .O(\channel_1_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_1_dutycycle_o[9]_i_6 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[12]),
        .O(\channel_1_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_1_dutycycle_o[9]_i_7 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_1_dutycycle_counter_reg[16]),
        .I3(\channel_1_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_1_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_1_dutycycle_o[9]_i_8 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_1_dutycycle_counter_reg[15]),
        .I3(\channel_1_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_1_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_1_dutycycle_o[9]_i_9 
       (.I0(\channel_1_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_1_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_1_dutycycle_counter_reg[14]),
        .I3(\channel_1_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_1_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_1_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[11]_i_3_n_0 ),
        .Q(Q[11]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_19_n_0 ,\channel_1_dutycycle_o_reg[11]_i_19_n_1 ,\channel_1_dutycycle_o_reg[11]_i_19_n_2 ,\channel_1_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_39_n_0 ,\channel_1_dutycycle_o[11]_i_40_n_0 ,\channel_1_dutycycle_o[11]_i_41_n_0 ,\channel_1_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_43_n_0 ,\channel_1_dutycycle_o[11]_i_44_n_0 ,\channel_1_dutycycle_o[11]_i_45_n_0 ,\channel_1_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_30_n_0 ,\channel_1_dutycycle_o_reg[11]_i_30_n_1 ,\channel_1_dutycycle_o_reg[11]_i_30_n_2 ,\channel_1_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_1_dutycycle_o[11]_i_57_n_0 ,\channel_1_dutycycle_o[11]_i_58_n_0 ,channel_1_timeout_counter_reg[9]}),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_59_n_0 ,\channel_1_dutycycle_o[11]_i_60_n_0 ,\channel_1_dutycycle_o[11]_i_61_n_0 ,\channel_1_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_1_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_1_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_1_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_1_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_1_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_1_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_1_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_36_n_0 ,\channel_1_dutycycle_o_reg[11]_i_36_n_1 ,\channel_1_dutycycle_o_reg[11]_i_36_n_2 ,\channel_1_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_1_dutycycle_counter_reg[17:15],\channel_1_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_1_dutycycle_o_reg[11]_i_36_n_4 ,\channel_1_dutycycle_o_reg[11]_i_36_n_5 ,\channel_1_dutycycle_o_reg[11]_i_36_n_6 ,\channel_1_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_1_dutycycle_o[11]_i_65_n_0 ,\channel_1_dutycycle_o[11]_i_66_n_0 ,\channel_1_dutycycle_o[11]_i_67_n_0 ,\channel_1_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_1_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_1_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_38_n_0 ,\channel_1_dutycycle_o_reg[11]_i_38_n_1 ,\channel_1_dutycycle_o_reg[11]_i_38_n_2 ,\channel_1_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_70_n_0 ,\channel_1_dutycycle_o[11]_i_71_n_0 ,\channel_1_dutycycle_o[11]_i_72_n_0 ,\channel_1_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_74_n_0 ,\channel_1_dutycycle_o[11]_i_75_n_0 ,\channel_1_dutycycle_o[11]_i_76_n_0 ,\channel_1_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({p_1_in,\channel_1_dutycycle_o_reg[11]_i_4_n_1 ,\channel_1_dutycycle_o_reg[11]_i_4_n_2 ,\channel_1_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_10_n_0 ,\channel_1_dutycycle_o[11]_i_11_n_0 ,channel_1_timeout_counter_reg[27],channel_1_timeout_counter_reg[25]}),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_12_n_0 ,\channel_1_dutycycle_o[11]_i_13_n_0 ,\channel_1_dutycycle_o[11]_i_14_n_0 ,\channel_1_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_1_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_1_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_1_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_1_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_1_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_1_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_1_dutycycle_o[11]_i_17_n_0 ,\channel_1_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[11]_i_56_n_0 ,\channel_1_dutycycle_o_reg[11]_i_56_n_1 ,\channel_1_dutycycle_o_reg[11]_i_56_n_2 ,\channel_1_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_1_dutycycle_o[11]_i_87_n_0 ,\channel_1_dutycycle_o[11]_i_88_n_0 ,\channel_1_dutycycle_o[11]_i_89_n_0 ,\channel_1_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_91_n_0 ,\channel_1_dutycycle_o[11]_i_92_n_0 ,\channel_1_dutycycle_o[11]_i_93_n_0 ,\channel_1_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_6_n_0 ,\channel_1_dutycycle_o_reg[11]_i_6_n_1 ,\channel_1_dutycycle_o_reg[11]_i_6_n_2 ,\channel_1_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_20_n_0 ,\channel_1_dutycycle_o[11]_i_21_n_0 ,\channel_1_dutycycle_o[11]_i_22_n_0 ,\channel_1_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_24_n_0 ,\channel_1_dutycycle_o[11]_i_25_n_0 ,\channel_1_dutycycle_o[11]_i_26_n_0 ,\channel_1_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[11]_i_69_n_0 ,\channel_1_dutycycle_o_reg[11]_i_69_n_1 ,\channel_1_dutycycle_o_reg[11]_i_69_n_2 ,\channel_1_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[11]_i_95_n_0 ,\channel_1_dutycycle_o[11]_i_96_n_0 ,\channel_1_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_98_n_0 ,\channel_1_dutycycle_o[11]_i_99_n_0 ,\channel_1_dutycycle_o[11]_i_100_n_0 ,\channel_1_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_1_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_1_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_1_dutycycle_o_reg[11]_i_8_n_1 ,\channel_1_dutycycle_o_reg[11]_i_8_n_2 ,\channel_1_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_dutycycle_o_reg[11]_i_8_n_4 ,\channel_1_dutycycle_o_reg[11]_i_8_n_5 ,\channel_1_dutycycle_o_reg[11]_i_8_n_6 ,\channel_1_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_1_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_1_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_1_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[11]_i_9_n_0 ,\channel_1_dutycycle_o_reg[11]_i_9_n_1 ,\channel_1_dutycycle_o_reg[11]_i_9_n_2 ,\channel_1_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_1_timeout_counter_reg[19],channel_1_timeout_counter_reg[17]}),
        .O(\NLW_channel_1_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[11]_i_31_n_0 ,\channel_1_dutycycle_o[11]_i_32_n_0 ,\channel_1_dutycycle_o[11]_i_33_n_0 ,\channel_1_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_1_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_12 
       (.CI(CO),
        .CO({\channel_1_dutycycle_o_reg[1]_i_12_n_0 ,\channel_1_dutycycle_o_reg[1]_i_12_n_1 ,\channel_1_dutycycle_o_reg[1]_i_12_n_2 ,\channel_1_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_1_dutycycle_counter_reg[0],\channel_1_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[1]_i_26_n_0 ,S}));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_2_n_0 ,\channel_1_dutycycle_o_reg[1]_i_2_n_1 ,\channel_1_dutycycle_o_reg[1]_i_2_n_2 ,\channel_1_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_4_n_0 ,\channel_1_dutycycle_o[1]_i_5_n_0 ,\channel_1_dutycycle_o[1]_i_6_n_0 ,\channel_1_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_1_dutycycle_counter_reg[11]_0 [0],\channel_1_dutycycle_counter_reg[7]_0 ,\NLW_channel_1_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_1_dutycycle_o[1]_i_8_n_0 ,\channel_1_dutycycle_o[1]_i_9_n_0 ,\channel_1_dutycycle_o[1]_i_10_n_0 ,\channel_1_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_21_n_0 ,\channel_1_dutycycle_o_reg[1]_i_21_n_1 ,\channel_1_dutycycle_o_reg[1]_i_21_n_2 ,\channel_1_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_31_n_0 ,\channel_1_dutycycle_o[1]_i_32_n_0 ,\channel_1_dutycycle_o[1]_i_33_n_0 ,\channel_1_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_1_dutycycle_o_reg[1]_i_21_n_4 ,\channel_1_dutycycle_o_reg[1]_i_21_n_5 ,\channel_1_dutycycle_o_reg[1]_i_21_n_6 ,\channel_1_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_1_dutycycle_o[1]_i_35_n_0 ,\channel_1_dutycycle_o[1]_i_36_n_0 ,\channel_1_dutycycle_o[1]_i_37_n_0 ,\channel_1_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_22_n_0 ,\channel_1_dutycycle_o_reg[1]_i_22_n_1 ,\channel_1_dutycycle_o_reg[1]_i_22_n_2 ,\channel_1_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_39_n_0 ,\channel_1_dutycycle_o[1]_i_40_n_0 ,\channel_1_dutycycle_o[1]_i_41_n_0 ,\channel_1_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_1_dutycycle_o_reg[1]_i_22_n_4 ,\channel_1_dutycycle_o_reg[1]_i_22_n_5 ,\channel_1_dutycycle_o_reg[1]_i_22_n_6 ,\channel_1_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_1_dutycycle_o[1]_i_43_n_0 ,\channel_1_dutycycle_o[1]_i_44_n_0 ,\channel_1_dutycycle_o[1]_i_45_n_0 ,\channel_1_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_24_n_0 ,\channel_1_dutycycle_o_reg[1]_i_24_n_1 ,\channel_1_dutycycle_o_reg[1]_i_24_n_2 ,\channel_1_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_52_n_0 ,\channel_1_dutycycle_o[1]_i_53_n_0 ,\channel_1_dutycycle_o[1]_i_54_n_0 ,\channel_1_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_1_dutycycle_o_reg[1]_i_24_n_4 ,\channel_1_dutycycle_o_reg[1]_i_24_n_5 ,\channel_1_dutycycle_o_reg[1]_i_24_n_6 ,\channel_1_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_1_dutycycle_o[1]_i_56_n_0 ,\channel_1_dutycycle_o[1]_i_57_n_0 ,\channel_1_dutycycle_o[1]_i_58_n_0 ,\channel_1_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_25_n_0 ,\channel_1_dutycycle_o_reg[1]_i_25_n_1 ,\channel_1_dutycycle_o_reg[1]_i_25_n_2 ,\channel_1_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_60_n_0 ,\channel_1_dutycycle_o[1]_i_61_n_0 ,\channel_1_dutycycle_o[1]_i_62_n_0 ,\channel_1_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_1_dutycycle_counter_reg[10]_0 [1:0],DI[3:2]}),
        .S({\channel_1_dutycycle_o[1]_i_64_n_0 ,\channel_1_dutycycle_o[1]_i_65_n_0 ,\channel_1_dutycycle_o[1]_i_66_n_0 ,\channel_1_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_3_n_0 ,\channel_1_dutycycle_o_reg[1]_i_3_n_1 ,\channel_1_dutycycle_o_reg[1]_i_3_n_2 ,\channel_1_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_13_n_0 ,\channel_1_dutycycle_o[1]_i_14_n_0 ,\channel_1_dutycycle_o[1]_i_15_n_0 ,\channel_1_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_1_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_1_dutycycle_o[1]_i_17_n_0 ,\channel_1_dutycycle_o[1]_i_18_n_0 ,\channel_1_dutycycle_o[1]_i_19_n_0 ,\channel_1_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[1]_i_30_n_0 ,\channel_1_dutycycle_o_reg[1]_i_30_n_1 ,\channel_1_dutycycle_o_reg[1]_i_30_n_2 ,\channel_1_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_69_n_0 ,\channel_1_dutycycle_o[1]_i_70_n_0 ,channel_1_dutycycle_counter_reg[3:2]}),
        .O({\channel_1_dutycycle_o_reg[1]_i_30_n_4 ,\channel_1_dutycycle_counter_reg[3]_0 }),
        .S({\channel_1_dutycycle_o[1]_i_71_n_0 ,\channel_1_dutycycle_o[1]_i_72_n_0 ,\channel_1_dutycycle_o[1]_i_73_n_0 ,\channel_1_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[1]_i_47_n_0 ,\channel_1_dutycycle_o_reg[1]_i_47_n_1 ,\channel_1_dutycycle_o_reg[1]_i_47_n_2 ,\channel_1_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[1]_i_75_n_0 ,\channel_1_dutycycle_o[1]_i_76_n_0 ,\channel_1_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({DI[1:0],\NLW_channel_1_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_1_dutycycle_o[1]_i_78_n_0 ,\channel_1_dutycycle_o[1]_i_79_n_0 ,\channel_1_dutycycle_o[1]_i_80_n_0 ,\channel_1_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[1]_i_68_n_0 ,\channel_1_dutycycle_o_reg[1]_i_68_n_1 ,\channel_1_dutycycle_o_reg[1]_i_68_n_2 ,\channel_1_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_1_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(O),
        .S({\channel_1_dutycycle_o[1]_i_82_n_0 ,\channel_1_dutycycle_o[1]_i_83_n_0 ,\channel_1_dutycycle_o[1]_i_84_n_0 ,channel_1_dutycycle_counter_reg[0]}));
  FDRE \channel_1_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_1_dutycycle_o_reg[3]_i_2_n_0 ,\channel_1_dutycycle_o_reg[3]_i_2_n_1 ,\channel_1_dutycycle_o_reg[3]_i_2_n_2 ,\channel_1_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_1_dutycycle_o_reg[3]_i_2_n_4 ,\channel_1_dutycycle_o_reg[3]_i_2_n_5 ,\channel_1_dutycycle_o_reg[3]_i_2_n_6 ,\channel_1_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_1_dutycycle_counter_reg[11]_0 ,\channel_1_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_1_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[5]_i_11_n_0 ,\channel_1_dutycycle_o_reg[5]_i_11_n_1 ,\channel_1_dutycycle_o_reg[5]_i_11_n_2 ,\channel_1_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_1_dutycycle_counter_reg[16],\channel_1_dutycycle_o[5]_i_13_n_0 ,\channel_1_dutycycle_o[5]_i_14_n_0 ,\channel_1_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_1_dutycycle_o_reg[5]_i_11_n_4 ,\channel_1_dutycycle_o_reg[5]_i_11_n_5 ,\channel_1_dutycycle_o_reg[5]_i_11_n_6 ,\channel_1_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_1_dutycycle_o[5]_i_16_n_0 ,\channel_1_dutycycle_o[5]_i_17_n_0 ,\channel_1_dutycycle_o[5]_i_18_n_0 ,\channel_1_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[5]_i_12_n_0 ,\channel_1_dutycycle_o_reg[5]_i_12_n_1 ,\channel_1_dutycycle_o_reg[5]_i_12_n_2 ,\channel_1_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[5]_i_20_n_0 ,\channel_1_dutycycle_o[5]_i_21_n_0 ,\channel_1_dutycycle_o[5]_i_22_n_0 ,\channel_1_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_1_dutycycle_o_reg[5]_i_12_n_4 ,\channel_1_dutycycle_o_reg[5]_i_12_n_5 ,\channel_1_dutycycle_o_reg[5]_i_12_n_6 ,\channel_1_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_1_dutycycle_o[5]_i_24_n_0 ,\channel_1_dutycycle_o[5]_i_25_n_0 ,\channel_1_dutycycle_o[5]_i_26_n_0 ,\channel_1_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_1_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[5]_i_2_n_0 ,\channel_1_dutycycle_o_reg[5]_i_2_n_1 ,\channel_1_dutycycle_o_reg[5]_i_2_n_2 ,\channel_1_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[5]_i_3_n_0 ,\channel_1_dutycycle_o[5]_i_4_n_0 ,\channel_1_dutycycle_o[5]_i_5_n_0 ,\channel_1_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_1_dutycycle_counter_reg[15]_0 [1:0],\channel_1_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_1_dutycycle_o[5]_i_7_n_0 ,\channel_1_dutycycle_o[5]_i_8_n_0 ,\channel_1_dutycycle_o[5]_i_9_n_0 ,\channel_1_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_1_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_1_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[7]_i_2_n_0 ,\channel_1_dutycycle_o_reg[7]_i_2_n_1 ,\channel_1_dutycycle_o_reg[7]_i_2_n_2 ,\channel_1_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_dutycycle_o_reg[7]_i_2_n_4 ,\channel_1_dutycycle_o_reg[7]_i_2_n_5 ,\channel_1_dutycycle_o_reg[7]_i_2_n_6 ,\channel_1_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_1_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_1_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \channel_1_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_1_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_1_dutycycle_o[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(p_0_in));
  CARRY4 \channel_1_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_1_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[9]_i_11_n_0 ,\channel_1_dutycycle_o_reg[9]_i_11_n_1 ,\channel_1_dutycycle_o_reg[9]_i_11_n_2 ,\channel_1_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[9]_i_12_n_0 ,\channel_1_dutycycle_o[9]_i_13_n_0 ,\channel_1_dutycycle_o[9]_i_14_n_0 ,\channel_1_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_1_dutycycle_o_reg[9]_i_11_n_4 ,\channel_1_dutycycle_o_reg[9]_i_11_n_5 ,\channel_1_dutycycle_o_reg[9]_i_11_n_6 ,\channel_1_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_1_dutycycle_o[9]_i_16_n_0 ,\channel_1_dutycycle_o[9]_i_17_n_0 ,\channel_1_dutycycle_o[9]_i_18_n_0 ,\channel_1_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_1_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_1_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_1_dutycycle_o_reg[9]_i_2_n_0 ,\channel_1_dutycycle_o_reg[9]_i_2_n_1 ,\channel_1_dutycycle_o_reg[9]_i_2_n_2 ,\channel_1_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_1_dutycycle_o[9]_i_3_n_0 ,\channel_1_dutycycle_o[9]_i_4_n_0 ,\channel_1_dutycycle_o[9]_i_5_n_0 ,\channel_1_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_1_dutycycle_counter_reg[16]_0 [1:0],\channel_1_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_1_dutycycle_o[9]_i_7_n_0 ,\channel_1_dutycycle_o[9]_i_8_n_0 ,\channel_1_dutycycle_o[9]_i_9_n_0 ,\channel_1_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_1_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_1_i),
        .Q(channel_1_stage_1),
        .R(1'b0));
  FDRE channel_1_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_1_stage_1),
        .Q(channel_1_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_1_timeout_counter[0]_i_1 
       (.I0(channel_1_stage_1),
        .I1(channel_1_stage_2),
        .O(channel_1_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_1_timeout_counter[0]_i_2 
       (.I0(channel_1_i),
        .I1(p_1_in),
        .I2(channel_1_stage_1),
        .I3(channel_1_stage_2),
        .O(\channel_1_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_1_timeout_counter[0]_i_4 
       (.I0(channel_1_timeout_counter_reg[0]),
        .O(\channel_1_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_1_timeout_counter_reg[0]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_1_timeout_counter_reg[0]_i_3_n_0 ,\channel_1_timeout_counter_reg[0]_i_3_n_1 ,\channel_1_timeout_counter_reg[0]_i_3_n_2 ,\channel_1_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_1_timeout_counter_reg[0]_i_3_n_4 ,\channel_1_timeout_counter_reg[0]_i_3_n_5 ,\channel_1_timeout_counter_reg[0]_i_3_n_6 ,\channel_1_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_1_timeout_counter_reg[3:1],\channel_1_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[10]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[11]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[12]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[12]_i_1 
       (.CI(\channel_1_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_1_timeout_counter_reg[12]_i_1_n_0 ,\channel_1_timeout_counter_reg[12]_i_1_n_1 ,\channel_1_timeout_counter_reg[12]_i_1_n_2 ,\channel_1_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[12]_i_1_n_4 ,\channel_1_timeout_counter_reg[12]_i_1_n_5 ,\channel_1_timeout_counter_reg[12]_i_1_n_6 ,\channel_1_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[13]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[14]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[15]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[16]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[16]_i_1 
       (.CI(\channel_1_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_1_timeout_counter_reg[16]_i_1_n_0 ,\channel_1_timeout_counter_reg[16]_i_1_n_1 ,\channel_1_timeout_counter_reg[16]_i_1_n_2 ,\channel_1_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[16]_i_1_n_4 ,\channel_1_timeout_counter_reg[16]_i_1_n_5 ,\channel_1_timeout_counter_reg[16]_i_1_n_6 ,\channel_1_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[17]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[18]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[19]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_1_timeout_counter_reg[1]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[20]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[20]_i_1 
       (.CI(\channel_1_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_1_timeout_counter_reg[20]_i_1_n_0 ,\channel_1_timeout_counter_reg[20]_i_1_n_1 ,\channel_1_timeout_counter_reg[20]_i_1_n_2 ,\channel_1_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[20]_i_1_n_4 ,\channel_1_timeout_counter_reg[20]_i_1_n_5 ,\channel_1_timeout_counter_reg[20]_i_1_n_6 ,\channel_1_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[21]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[22]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[23]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[24]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[24]_i_1 
       (.CI(\channel_1_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_1_timeout_counter_reg[24]_i_1_n_0 ,\channel_1_timeout_counter_reg[24]_i_1_n_1 ,\channel_1_timeout_counter_reg[24]_i_1_n_2 ,\channel_1_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[24]_i_1_n_4 ,\channel_1_timeout_counter_reg[24]_i_1_n_5 ,\channel_1_timeout_counter_reg[24]_i_1_n_6 ,\channel_1_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[25]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[26]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[27]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[28]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[28]_i_1 
       (.CI(\channel_1_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_1_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_1_timeout_counter_reg[28]_i_1_n_1 ,\channel_1_timeout_counter_reg[28]_i_1_n_2 ,\channel_1_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[28]_i_1_n_4 ,\channel_1_timeout_counter_reg[28]_i_1_n_5 ,\channel_1_timeout_counter_reg[28]_i_1_n_6 ,\channel_1_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[29]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_1_timeout_counter_reg[2]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[30]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[31]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_1_timeout_counter_reg[3]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[4]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[4]_i_1 
       (.CI(\channel_1_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_1_timeout_counter_reg[4]_i_1_n_0 ,\channel_1_timeout_counter_reg[4]_i_1_n_1 ,\channel_1_timeout_counter_reg[4]_i_1_n_2 ,\channel_1_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[4]_i_1_n_4 ,\channel_1_timeout_counter_reg[4]_i_1_n_5 ,\channel_1_timeout_counter_reg[4]_i_1_n_6 ,\channel_1_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[5]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_1_timeout_counter_reg[6]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_1_timeout_counter_reg[7]),
        .R(channel_1_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_1_timeout_counter_reg[8]),
        .R(channel_1_dutycycle_counter0));
  CARRY4 \channel_1_timeout_counter_reg[8]_i_1 
       (.CI(\channel_1_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_1_timeout_counter_reg[8]_i_1_n_0 ,\channel_1_timeout_counter_reg[8]_i_1_n_1 ,\channel_1_timeout_counter_reg[8]_i_1_n_2 ,\channel_1_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_1_timeout_counter_reg[8]_i_1_n_4 ,\channel_1_timeout_counter_reg[8]_i_1_n_5 ,\channel_1_timeout_counter_reg[8]_i_1_n_6 ,\channel_1_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_1_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_1_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_1_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_1_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_1_timeout_counter_reg[9]),
        .R(channel_1_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_2_dutycycle_counter[0]_i_1 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_2_i),
        .I2(channel_2_stage_1),
        .I3(channel_2_stage_2),
        .O(\channel_2_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_dutycycle_counter[0]_i_3 
       (.I0(channel_2_dutycycle_counter_reg[0]),
        .O(\channel_2_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_2_dutycycle_counter_reg[0]),
        .S(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_2_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_2_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_2_dutycycle_counter_reg[3:1],\channel_2_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_2_dutycycle_counter_reg[10]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_2_dutycycle_counter_reg[11]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_2_dutycycle_counter_reg[12]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_2_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_2_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_2_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_2_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_2_dutycycle_counter_reg[13]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_2_dutycycle_counter_reg[14]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_2_dutycycle_counter_reg[15]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_2_dutycycle_counter_reg[16]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_2_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_2_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_2_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_2_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_2_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_2_dutycycle_counter_reg[17]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_2_dutycycle_counter_reg[1]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_2_dutycycle_counter_reg[2]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_2_dutycycle_counter_reg[3]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_2_dutycycle_counter_reg[4]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_2_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_2_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_2_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_2_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_2_dutycycle_counter_reg[5]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_2_dutycycle_counter_reg[6]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_2_dutycycle_counter_reg[7]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_2_dutycycle_counter_reg[8]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_2_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_2_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_2_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_2_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_2_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_2_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_2_dutycycle_counter_reg[9]),
        .R(channel_2_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[0]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_2_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[10]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_2_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_2_dutycycle_o[11]_i_1 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_2_stage_2),
        .I2(channel_2_stage_1),
        .O(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_10 
       (.I0(channel_2_timeout_counter_reg[30]),
        .I1(channel_2_timeout_counter_reg[31]),
        .O(\channel_2_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_2_dutycycle_o[11]_i_100 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(\channel_2_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_2_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[11]_i_101 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(\channel_2_dutycycle_counter_reg[7]_0 ),
        .O(\channel_2_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_11 
       (.I0(channel_2_timeout_counter_reg[28]),
        .I1(channel_2_timeout_counter_reg[29]),
        .O(\channel_2_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_12 
       (.I0(channel_2_timeout_counter_reg[30]),
        .I1(channel_2_timeout_counter_reg[31]),
        .O(\channel_2_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_13 
       (.I0(channel_2_timeout_counter_reg[28]),
        .I1(channel_2_timeout_counter_reg[29]),
        .O(\channel_2_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_14 
       (.I0(channel_2_timeout_counter_reg[26]),
        .I1(channel_2_timeout_counter_reg[27]),
        .O(\channel_2_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_15 
       (.I0(channel_2_timeout_counter_reg[24]),
        .I1(channel_2_timeout_counter_reg[25]),
        .O(\channel_2_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[11]_i_16 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_2_dutycycle_o[11]_i_17 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_2_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[11]_i_18 
       (.I0(\channel_2_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_2_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_2 
       (.I0(channel_2_stage_2),
        .I1(channel_2_stage_1),
        .O(\channel_2_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_20 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_21 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_22 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_23 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_24 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_2_dutycycle_o_reg[0]_0 ),
        .I3(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_25 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_26 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_27 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[11]_i_3 
       (.I0(\channel_2_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_2_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_2_dutycycle_o[11]_i_31 
       (.I0(channel_2_timeout_counter_reg[22]),
        .I1(channel_2_timeout_counter_reg[23]),
        .O(\channel_2_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_2_dutycycle_o[11]_i_32 
       (.I0(channel_2_timeout_counter_reg[20]),
        .I1(channel_2_timeout_counter_reg[21]),
        .O(\channel_2_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_33 
       (.I0(channel_2_timeout_counter_reg[18]),
        .I1(channel_2_timeout_counter_reg[19]),
        .O(\channel_2_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_34 
       (.I0(channel_2_timeout_counter_reg[16]),
        .I1(channel_2_timeout_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_39 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_40 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_41 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_42 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_43 
       (.I0(channel_2_dutycycle_counter_reg[12]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_44 
       (.I0(channel_2_dutycycle_counter_reg[11]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_45 
       (.I0(channel_2_dutycycle_counter_reg[10]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_46 
       (.I0(channel_2_dutycycle_counter_reg[9]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_2_dutycycle_o[11]_i_57 
       (.I0(channel_2_timeout_counter_reg[12]),
        .I1(channel_2_timeout_counter_reg[13]),
        .O(\channel_2_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_58 
       (.I0(channel_2_timeout_counter_reg[10]),
        .I1(channel_2_timeout_counter_reg[11]),
        .O(\channel_2_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_2_dutycycle_o[11]_i_59 
       (.I0(channel_2_timeout_counter_reg[14]),
        .I1(channel_2_timeout_counter_reg[15]),
        .O(\channel_2_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_60 
       (.I0(channel_2_timeout_counter_reg[13]),
        .I1(channel_2_timeout_counter_reg[12]),
        .O(\channel_2_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_61 
       (.I0(channel_2_timeout_counter_reg[10]),
        .I1(channel_2_timeout_counter_reg[11]),
        .O(\channel_2_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_62 
       (.I0(channel_2_timeout_counter_reg[8]),
        .I1(channel_2_timeout_counter_reg[9]),
        .O(\channel_2_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_dutycycle_o[11]_i_63 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_64 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .I1(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_dutycycle_o[11]_i_65 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[11]_i_66 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[11]_i_67 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_2_dutycycle_o[11]_i_68 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[17]),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_70 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_71 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_2_dutycycle_o[11]_i_72 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_2_dutycycle_o[11]_i_73 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_74 
       (.I0(channel_2_dutycycle_counter_reg[8]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_75 
       (.I0(channel_2_dutycycle_counter_reg[7]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_2_dutycycle_o[11]_i_76 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_2_dutycycle_o[11]_i_77 
       (.I0(channel_2_dutycycle_counter_reg[5]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_87 
       (.I0(channel_2_timeout_counter_reg[6]),
        .I1(channel_2_timeout_counter_reg[7]),
        .O(\channel_2_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_88 
       (.I0(channel_2_timeout_counter_reg[4]),
        .I1(channel_2_timeout_counter_reg[5]),
        .O(\channel_2_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_89 
       (.I0(channel_2_timeout_counter_reg[2]),
        .I1(channel_2_timeout_counter_reg[3]),
        .O(\channel_2_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[11]_i_90 
       (.I0(channel_2_timeout_counter_reg[0]),
        .I1(channel_2_timeout_counter_reg[1]),
        .O(\channel_2_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_91 
       (.I0(channel_2_timeout_counter_reg[6]),
        .I1(channel_2_timeout_counter_reg[7]),
        .O(\channel_2_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_92 
       (.I0(channel_2_timeout_counter_reg[4]),
        .I1(channel_2_timeout_counter_reg[5]),
        .O(\channel_2_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_93 
       (.I0(channel_2_timeout_counter_reg[2]),
        .I1(channel_2_timeout_counter_reg[3]),
        .O(\channel_2_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_2_dutycycle_o[11]_i_94 
       (.I0(channel_2_timeout_counter_reg[0]),
        .I1(channel_2_timeout_counter_reg[1]),
        .O(\channel_2_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_95 
       (.I0(\channel_2_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[11]_i_96 
       (.I0(\channel_2_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_2_dutycycle_o[11]_i_97 
       (.I0(\channel_2_dutycycle_counter_reg[7]_0 ),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .O(\channel_2_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_2_dutycycle_o[11]_i_98 
       (.I0(channel_2_dutycycle_counter_reg[4]),
        .I1(\channel_2_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_2_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[11]_i_99 
       (.I0(channel_2_dutycycle_counter_reg[3]),
        .I1(\channel_2_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_2_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[1]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_2_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_10 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .I3(\channel_2_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_11 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[5]),
        .I3(\channel_2_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_13 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_14 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[2]),
        .O(\channel_2_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_15 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[1]),
        .O(\channel_2_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_2_dutycycle_o[1]_i_16 
       (.I0(channel_2_dutycycle_counter_reg[1]),
        .I1(\channel_2_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_2_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_2_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_17 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .I3(\channel_2_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_18 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[3]),
        .I3(\channel_2_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_19 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[2]),
        .I3(\channel_2_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_2_dutycycle_o[1]_i_20 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[1]),
        .I3(\channel_2_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_2_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_2_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_2_dutycycle_o[1]_i_26 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[0]),
        .O(\channel_2_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_31 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[12]),
        .I2(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_32 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(channel_2_dutycycle_counter_reg[11]),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_33 
       (.I0(channel_2_dutycycle_counter_reg[12]),
        .I1(channel_2_dutycycle_counter_reg[10]),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_34 
       (.I0(channel_2_dutycycle_counter_reg[11]),
        .I1(channel_2_dutycycle_counter_reg[9]),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_35 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[12]),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .I3(channel_2_dutycycle_counter_reg[13]),
        .I4(channel_2_dutycycle_counter_reg[15]),
        .I5(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_36 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[11]),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .I3(channel_2_dutycycle_counter_reg[12]),
        .I4(channel_2_dutycycle_counter_reg[14]),
        .I5(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_37 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[10]),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .I3(channel_2_dutycycle_counter_reg[11]),
        .I4(channel_2_dutycycle_counter_reg[13]),
        .I5(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_38 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(channel_2_dutycycle_counter_reg[9]),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .I3(channel_2_dutycycle_counter_reg[10]),
        .I4(channel_2_dutycycle_counter_reg[12]),
        .I5(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_39 
       (.I0(channel_2_dutycycle_counter_reg[10]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_4 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_40 
       (.I0(channel_2_dutycycle_counter_reg[9]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_41 
       (.I0(channel_2_dutycycle_counter_reg[8]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_42 
       (.I0(channel_2_dutycycle_counter_reg[7]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .I2(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_43 
       (.I0(channel_2_dutycycle_counter_reg[8]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .I3(channel_2_dutycycle_counter_reg[11]),
        .I4(channel_2_dutycycle_counter_reg[6]),
        .I5(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_44 
       (.I0(channel_2_dutycycle_counter_reg[7]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .I3(channel_2_dutycycle_counter_reg[10]),
        .I4(channel_2_dutycycle_counter_reg[5]),
        .I5(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_45 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .I3(channel_2_dutycycle_counter_reg[9]),
        .I4(channel_2_dutycycle_counter_reg[4]),
        .I5(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_46 
       (.I0(channel_2_dutycycle_counter_reg[5]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .I3(channel_2_dutycycle_counter_reg[8]),
        .I4(channel_2_dutycycle_counter_reg[3]),
        .I5(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_5 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_52 
       (.I0(channel_2_dutycycle_counter_reg[10]),
        .I1(channel_2_dutycycle_counter_reg[8]),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_53 
       (.I0(channel_2_dutycycle_counter_reg[9]),
        .I1(channel_2_dutycycle_counter_reg[7]),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_54 
       (.I0(channel_2_dutycycle_counter_reg[8]),
        .I1(channel_2_dutycycle_counter_reg[6]),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_55 
       (.I0(channel_2_dutycycle_counter_reg[7]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_56 
       (.I0(channel_2_dutycycle_counter_reg[12]),
        .I1(channel_2_dutycycle_counter_reg[8]),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .I3(channel_2_dutycycle_counter_reg[9]),
        .I4(channel_2_dutycycle_counter_reg[11]),
        .I5(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_57 
       (.I0(channel_2_dutycycle_counter_reg[11]),
        .I1(channel_2_dutycycle_counter_reg[7]),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .I3(channel_2_dutycycle_counter_reg[8]),
        .I4(channel_2_dutycycle_counter_reg[10]),
        .I5(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_58 
       (.I0(channel_2_dutycycle_counter_reg[10]),
        .I1(channel_2_dutycycle_counter_reg[6]),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .I3(channel_2_dutycycle_counter_reg[7]),
        .I4(channel_2_dutycycle_counter_reg[9]),
        .I5(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_59 
       (.I0(channel_2_dutycycle_counter_reg[9]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .I3(channel_2_dutycycle_counter_reg[6]),
        .I4(channel_2_dutycycle_counter_reg[8]),
        .I5(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_6 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_60 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_61 
       (.I0(channel_2_dutycycle_counter_reg[5]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_62 
       (.I0(channel_2_dutycycle_counter_reg[4]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_63 
       (.I0(channel_2_dutycycle_counter_reg[3]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_64 
       (.I0(channel_2_dutycycle_counter_reg[8]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .I3(channel_2_dutycycle_counter_reg[5]),
        .I4(channel_2_dutycycle_counter_reg[7]),
        .I5(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_65 
       (.I0(channel_2_dutycycle_counter_reg[7]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .I2(channel_2_dutycycle_counter_reg[5]),
        .I3(channel_2_dutycycle_counter_reg[4]),
        .I4(channel_2_dutycycle_counter_reg[6]),
        .I5(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_66 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .I3(channel_2_dutycycle_counter_reg[3]),
        .I4(channel_2_dutycycle_counter_reg[5]),
        .I5(channel_2_dutycycle_counter_reg[7]),
        .O(\channel_2_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_67 
       (.I0(channel_2_dutycycle_counter_reg[5]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[3]),
        .I3(channel_2_dutycycle_counter_reg[4]),
        .I4(channel_2_dutycycle_counter_reg[2]),
        .I5(channel_2_dutycycle_counter_reg[6]),
        .O(\channel_2_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_69 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[1]_i_7 
       (.I0(\channel_2_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_2_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_2_dutycycle_o[1]_i_70 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_71 
       (.I0(channel_2_dutycycle_counter_reg[4]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[6]),
        .I3(channel_2_dutycycle_counter_reg[7]),
        .I4(channel_2_dutycycle_counter_reg[2]),
        .I5(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_2_dutycycle_o[1]_i_72 
       (.I0(channel_2_dutycycle_counter_reg[6]),
        .I1(channel_2_dutycycle_counter_reg[1]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .I3(channel_2_dutycycle_counter_reg[5]),
        .I4(channel_2_dutycycle_counter_reg[0]),
        .O(\channel_2_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_2_dutycycle_o[1]_i_73 
       (.I0(channel_2_dutycycle_counter_reg[0]),
        .I1(channel_2_dutycycle_counter_reg[5]),
        .I2(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[1]_i_74 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[1]_i_75 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_2_dutycycle_o[1]_i_76 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .O(\channel_2_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_2_dutycycle_o[1]_i_77 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .O(\channel_2_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[1]_i_78 
       (.I0(channel_2_dutycycle_counter_reg[4]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .I2(channel_2_dutycycle_counter_reg[2]),
        .I3(channel_2_dutycycle_counter_reg[3]),
        .I4(channel_2_dutycycle_counter_reg[1]),
        .I5(channel_2_dutycycle_counter_reg[5]),
        .O(\channel_2_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_2_dutycycle_o[1]_i_79 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .I2(channel_2_dutycycle_counter_reg[4]),
        .I3(channel_2_dutycycle_counter_reg[1]),
        .I4(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_8 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .I3(\channel_2_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_2_dutycycle_o[1]_i_80 
       (.I0(channel_2_dutycycle_counter_reg[0]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .I2(channel_2_dutycycle_counter_reg[1]),
        .I3(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_2_dutycycle_o[1]_i_81 
       (.I0(channel_2_dutycycle_counter_reg[2]),
        .I1(channel_2_dutycycle_counter_reg[0]),
        .O(\channel_2_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[1]_i_82 
       (.I0(channel_2_dutycycle_counter_reg[1]),
        .I1(channel_2_dutycycle_counter_reg[3]),
        .O(\channel_2_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[1]_i_83 
       (.I0(channel_2_dutycycle_counter_reg[0]),
        .I1(channel_2_dutycycle_counter_reg[2]),
        .O(\channel_2_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_dutycycle_o[1]_i_84 
       (.I0(channel_2_dutycycle_counter_reg[1]),
        .O(\channel_2_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[1]_i_9 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[7]),
        .I3(\channel_2_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_2_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[2]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_2_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[3]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_2_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_dutycycle_o[3]_i_3 
       (.I0(\channel_2_dutycycle_counter_reg[7]_0 ),
        .O(\channel_2_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[4]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_2_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[5]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_2_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[5]_i_10 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .I3(\channel_2_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_2_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[5]_i_13 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_dutycycle_o[5]_i_14 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[5]_i_15 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[13]),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_2_dutycycle_o[5]_i_16 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_2_dutycycle_o[5]_i_17 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .I1(channel_2_dutycycle_counter_reg[15]),
        .I2(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_2_dutycycle_o[5]_i_18 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[14]),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_2_dutycycle_o[5]_i_19 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .I1(channel_2_dutycycle_counter_reg[13]),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .I3(channel_2_dutycycle_counter_reg[16]),
        .I4(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[5]_i_20 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[9]),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[5]_i_21 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(channel_2_dutycycle_counter_reg[8]),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[5]_i_22 
       (.I0(channel_2_dutycycle_counter_reg[12]),
        .I1(channel_2_dutycycle_counter_reg[7]),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[5]_i_23 
       (.I0(channel_2_dutycycle_counter_reg[11]),
        .I1(channel_2_dutycycle_counter_reg[6]),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[5]_i_24 
       (.I0(channel_2_dutycycle_counter_reg[12]),
        .I1(channel_2_dutycycle_counter_reg[9]),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .I3(channel_2_dutycycle_counter_reg[15]),
        .I4(channel_2_dutycycle_counter_reg[10]),
        .I5(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[5]_i_25 
       (.I0(channel_2_dutycycle_counter_reg[11]),
        .I1(channel_2_dutycycle_counter_reg[8]),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .I3(channel_2_dutycycle_counter_reg[14]),
        .I4(channel_2_dutycycle_counter_reg[9]),
        .I5(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[5]_i_26 
       (.I0(channel_2_dutycycle_counter_reg[10]),
        .I1(channel_2_dutycycle_counter_reg[7]),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .I3(channel_2_dutycycle_counter_reg[13]),
        .I4(channel_2_dutycycle_counter_reg[8]),
        .I5(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[5]_i_27 
       (.I0(channel_2_dutycycle_counter_reg[9]),
        .I1(channel_2_dutycycle_counter_reg[6]),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .I3(channel_2_dutycycle_counter_reg[12]),
        .I4(channel_2_dutycycle_counter_reg[7]),
        .I5(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[5]_i_3 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .O(\channel_2_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[5]_i_4 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .O(\channel_2_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[5]_i_5 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[9]),
        .O(\channel_2_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_2_dutycycle_o[5]_i_6 
       (.I0(\channel_2_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[8]),
        .O(\channel_2_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_2_dutycycle_o[5]_i_7 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .I3(\channel_2_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_2_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[5]_i_8 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[11]),
        .I3(\channel_2_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_2_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_2_dutycycle_o[5]_i_9 
       (.I0(\channel_2_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_2_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[10]),
        .I3(\channel_2_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_2_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[6]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_2_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[7]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_2_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[8]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_2_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_2_dutycycle_o[9]_i_1 
       (.I0(\channel_2_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_2_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(\channel_2_dutycycle_o_reg[0]_0 ),
        .I4(\channel_2_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_2_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_2_dutycycle_o[9]_i_10 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .I3(\channel_2_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_2_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_2_dutycycle_o[9]_i_12 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_13 
       (.I0(channel_2_dutycycle_counter_reg[17]),
        .I1(channel_2_dutycycle_counter_reg[12]),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_14 
       (.I0(channel_2_dutycycle_counter_reg[16]),
        .I1(channel_2_dutycycle_counter_reg[11]),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_15 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[10]),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_2_dutycycle_o[9]_i_16 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(channel_2_dutycycle_counter_reg[16]),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .I3(channel_2_dutycycle_counter_reg[17]),
        .O(\channel_2_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_2_dutycycle_o[9]_i_17 
       (.I0(channel_2_dutycycle_counter_reg[15]),
        .I1(channel_2_dutycycle_counter_reg[12]),
        .I2(channel_2_dutycycle_counter_reg[17]),
        .I3(channel_2_dutycycle_counter_reg[13]),
        .I4(channel_2_dutycycle_counter_reg[16]),
        .O(\channel_2_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[9]_i_18 
       (.I0(channel_2_dutycycle_counter_reg[14]),
        .I1(channel_2_dutycycle_counter_reg[11]),
        .I2(channel_2_dutycycle_counter_reg[16]),
        .I3(channel_2_dutycycle_counter_reg[17]),
        .I4(channel_2_dutycycle_counter_reg[12]),
        .I5(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_2_dutycycle_o[9]_i_19 
       (.I0(channel_2_dutycycle_counter_reg[13]),
        .I1(channel_2_dutycycle_counter_reg[10]),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .I3(channel_2_dutycycle_counter_reg[16]),
        .I4(channel_2_dutycycle_counter_reg[11]),
        .I5(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_3 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .O(\channel_2_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_4 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .O(\channel_2_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_5 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_2_dutycycle_counter_reg[13]),
        .O(\channel_2_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_2_dutycycle_o[9]_i_6 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[12]),
        .O(\channel_2_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_2_dutycycle_o[9]_i_7 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_2_dutycycle_counter_reg[16]),
        .I3(\channel_2_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_2_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_2_dutycycle_o[9]_i_8 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_2_dutycycle_counter_reg[15]),
        .I3(\channel_2_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_2_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_2_dutycycle_o[9]_i_9 
       (.I0(\channel_2_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_2_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_2_dutycycle_counter_reg[14]),
        .I3(\channel_2_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_2_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_19_n_0 ,\channel_2_dutycycle_o_reg[11]_i_19_n_1 ,\channel_2_dutycycle_o_reg[11]_i_19_n_2 ,\channel_2_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_39_n_0 ,\channel_2_dutycycle_o[11]_i_40_n_0 ,\channel_2_dutycycle_o[11]_i_41_n_0 ,\channel_2_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_43_n_0 ,\channel_2_dutycycle_o[11]_i_44_n_0 ,\channel_2_dutycycle_o[11]_i_45_n_0 ,\channel_2_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_30_n_0 ,\channel_2_dutycycle_o_reg[11]_i_30_n_1 ,\channel_2_dutycycle_o_reg[11]_i_30_n_2 ,\channel_2_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_2_dutycycle_o[11]_i_57_n_0 ,\channel_2_dutycycle_o[11]_i_58_n_0 ,channel_2_timeout_counter_reg[9]}),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_59_n_0 ,\channel_2_dutycycle_o[11]_i_60_n_0 ,\channel_2_dutycycle_o[11]_i_61_n_0 ,\channel_2_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_2_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_2_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_2_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_2_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_2_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_2_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_2_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_36_n_0 ,\channel_2_dutycycle_o_reg[11]_i_36_n_1 ,\channel_2_dutycycle_o_reg[11]_i_36_n_2 ,\channel_2_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_2_dutycycle_counter_reg[17:15],\channel_2_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_2_dutycycle_o_reg[11]_i_36_n_4 ,\channel_2_dutycycle_o_reg[11]_i_36_n_5 ,\channel_2_dutycycle_o_reg[11]_i_36_n_6 ,\channel_2_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_2_dutycycle_o[11]_i_65_n_0 ,\channel_2_dutycycle_o[11]_i_66_n_0 ,\channel_2_dutycycle_o[11]_i_67_n_0 ,\channel_2_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_2_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_2_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_38_n_0 ,\channel_2_dutycycle_o_reg[11]_i_38_n_1 ,\channel_2_dutycycle_o_reg[11]_i_38_n_2 ,\channel_2_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_70_n_0 ,\channel_2_dutycycle_o[11]_i_71_n_0 ,\channel_2_dutycycle_o[11]_i_72_n_0 ,\channel_2_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_74_n_0 ,\channel_2_dutycycle_o[11]_i_75_n_0 ,\channel_2_dutycycle_o[11]_i_76_n_0 ,\channel_2_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_4_n_0 ,\channel_2_dutycycle_o_reg[11]_i_4_n_1 ,\channel_2_dutycycle_o_reg[11]_i_4_n_2 ,\channel_2_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_10_n_0 ,\channel_2_dutycycle_o[11]_i_11_n_0 ,channel_2_timeout_counter_reg[27],channel_2_timeout_counter_reg[25]}),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_12_n_0 ,\channel_2_dutycycle_o[11]_i_13_n_0 ,\channel_2_dutycycle_o[11]_i_14_n_0 ,\channel_2_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_2_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_2_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_2_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_2_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_2_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_2_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_2_dutycycle_o[11]_i_17_n_0 ,\channel_2_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[11]_i_56_n_0 ,\channel_2_dutycycle_o_reg[11]_i_56_n_1 ,\channel_2_dutycycle_o_reg[11]_i_56_n_2 ,\channel_2_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_2_dutycycle_o[11]_i_87_n_0 ,\channel_2_dutycycle_o[11]_i_88_n_0 ,\channel_2_dutycycle_o[11]_i_89_n_0 ,\channel_2_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_91_n_0 ,\channel_2_dutycycle_o[11]_i_92_n_0 ,\channel_2_dutycycle_o[11]_i_93_n_0 ,\channel_2_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_6_n_0 ,\channel_2_dutycycle_o_reg[11]_i_6_n_1 ,\channel_2_dutycycle_o_reg[11]_i_6_n_2 ,\channel_2_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_20_n_0 ,\channel_2_dutycycle_o[11]_i_21_n_0 ,\channel_2_dutycycle_o[11]_i_22_n_0 ,\channel_2_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_24_n_0 ,\channel_2_dutycycle_o[11]_i_25_n_0 ,\channel_2_dutycycle_o[11]_i_26_n_0 ,\channel_2_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[11]_i_69_n_0 ,\channel_2_dutycycle_o_reg[11]_i_69_n_1 ,\channel_2_dutycycle_o_reg[11]_i_69_n_2 ,\channel_2_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[11]_i_95_n_0 ,\channel_2_dutycycle_o[11]_i_96_n_0 ,\channel_2_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_98_n_0 ,\channel_2_dutycycle_o[11]_i_99_n_0 ,\channel_2_dutycycle_o[11]_i_100_n_0 ,\channel_2_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_2_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_2_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_2_dutycycle_o_reg[11]_i_8_n_1 ,\channel_2_dutycycle_o_reg[11]_i_8_n_2 ,\channel_2_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_dutycycle_o_reg[11]_i_8_n_4 ,\channel_2_dutycycle_o_reg[11]_i_8_n_5 ,\channel_2_dutycycle_o_reg[11]_i_8_n_6 ,\channel_2_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_2_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_2_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[11]_i_9_n_0 ,\channel_2_dutycycle_o_reg[11]_i_9_n_1 ,\channel_2_dutycycle_o_reg[11]_i_9_n_2 ,\channel_2_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_2_timeout_counter_reg[19],channel_2_timeout_counter_reg[17]}),
        .O(\NLW_channel_2_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[11]_i_31_n_0 ,\channel_2_dutycycle_o[11]_i_32_n_0 ,\channel_2_dutycycle_o[11]_i_33_n_0 ,\channel_2_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_2_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_12_n_0 ,\channel_2_dutycycle_o_reg[1]_i_12_n_1 ,\channel_2_dutycycle_o_reg[1]_i_12_n_2 ,\channel_2_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_2_dutycycle_counter_reg[0],\channel_2_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[1]_i_26_n_0 ,\channel_2_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_2_n_0 ,\channel_2_dutycycle_o_reg[1]_i_2_n_1 ,\channel_2_dutycycle_o_reg[1]_i_2_n_2 ,\channel_2_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_4_n_0 ,\channel_2_dutycycle_o[1]_i_5_n_0 ,\channel_2_dutycycle_o[1]_i_6_n_0 ,\channel_2_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_2_dutycycle_counter_reg[11]_0 [0],\channel_2_dutycycle_counter_reg[7]_0 ,\NLW_channel_2_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_2_dutycycle_o[1]_i_8_n_0 ,\channel_2_dutycycle_o[1]_i_9_n_0 ,\channel_2_dutycycle_o[1]_i_10_n_0 ,\channel_2_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_21_n_0 ,\channel_2_dutycycle_o_reg[1]_i_21_n_1 ,\channel_2_dutycycle_o_reg[1]_i_21_n_2 ,\channel_2_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_31_n_0 ,\channel_2_dutycycle_o[1]_i_32_n_0 ,\channel_2_dutycycle_o[1]_i_33_n_0 ,\channel_2_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_2_dutycycle_o_reg[1]_i_21_n_4 ,\channel_2_dutycycle_o_reg[1]_i_21_n_5 ,\channel_2_dutycycle_o_reg[1]_i_21_n_6 ,\channel_2_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_2_dutycycle_o[1]_i_35_n_0 ,\channel_2_dutycycle_o[1]_i_36_n_0 ,\channel_2_dutycycle_o[1]_i_37_n_0 ,\channel_2_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_22_n_0 ,\channel_2_dutycycle_o_reg[1]_i_22_n_1 ,\channel_2_dutycycle_o_reg[1]_i_22_n_2 ,\channel_2_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_39_n_0 ,\channel_2_dutycycle_o[1]_i_40_n_0 ,\channel_2_dutycycle_o[1]_i_41_n_0 ,\channel_2_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_2_dutycycle_o_reg[1]_i_22_n_4 ,\channel_2_dutycycle_o_reg[1]_i_22_n_5 ,\channel_2_dutycycle_o_reg[1]_i_22_n_6 ,\channel_2_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_2_dutycycle_o[1]_i_43_n_0 ,\channel_2_dutycycle_o[1]_i_44_n_0 ,\channel_2_dutycycle_o[1]_i_45_n_0 ,\channel_2_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_24_n_0 ,\channel_2_dutycycle_o_reg[1]_i_24_n_1 ,\channel_2_dutycycle_o_reg[1]_i_24_n_2 ,\channel_2_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_52_n_0 ,\channel_2_dutycycle_o[1]_i_53_n_0 ,\channel_2_dutycycle_o[1]_i_54_n_0 ,\channel_2_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_2_dutycycle_o_reg[1]_i_24_n_4 ,\channel_2_dutycycle_o_reg[1]_i_24_n_5 ,\channel_2_dutycycle_o_reg[1]_i_24_n_6 ,\channel_2_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_2_dutycycle_o[1]_i_56_n_0 ,\channel_2_dutycycle_o[1]_i_57_n_0 ,\channel_2_dutycycle_o[1]_i_58_n_0 ,\channel_2_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_25_n_0 ,\channel_2_dutycycle_o_reg[1]_i_25_n_1 ,\channel_2_dutycycle_o_reg[1]_i_25_n_2 ,\channel_2_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_60_n_0 ,\channel_2_dutycycle_o[1]_i_61_n_0 ,\channel_2_dutycycle_o[1]_i_62_n_0 ,\channel_2_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_2_dutycycle_counter_reg[10]_0 [1:0],\channel_2_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_2_dutycycle_o[1]_i_64_n_0 ,\channel_2_dutycycle_o[1]_i_65_n_0 ,\channel_2_dutycycle_o[1]_i_66_n_0 ,\channel_2_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_3_n_0 ,\channel_2_dutycycle_o_reg[1]_i_3_n_1 ,\channel_2_dutycycle_o_reg[1]_i_3_n_2 ,\channel_2_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_13_n_0 ,\channel_2_dutycycle_o[1]_i_14_n_0 ,\channel_2_dutycycle_o[1]_i_15_n_0 ,\channel_2_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_2_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_2_dutycycle_o[1]_i_17_n_0 ,\channel_2_dutycycle_o[1]_i_18_n_0 ,\channel_2_dutycycle_o[1]_i_19_n_0 ,\channel_2_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[1]_i_30_n_0 ,\channel_2_dutycycle_o_reg[1]_i_30_n_1 ,\channel_2_dutycycle_o_reg[1]_i_30_n_2 ,\channel_2_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_69_n_0 ,\channel_2_dutycycle_o[1]_i_70_n_0 ,channel_2_dutycycle_counter_reg[3:2]}),
        .O({\channel_2_dutycycle_o_reg[1]_i_30_n_4 ,\channel_2_dutycycle_counter_reg[3]_0 }),
        .S({\channel_2_dutycycle_o[1]_i_71_n_0 ,\channel_2_dutycycle_o[1]_i_72_n_0 ,\channel_2_dutycycle_o[1]_i_73_n_0 ,\channel_2_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[1]_i_47_n_0 ,\channel_2_dutycycle_o_reg[1]_i_47_n_1 ,\channel_2_dutycycle_o_reg[1]_i_47_n_2 ,\channel_2_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[1]_i_75_n_0 ,\channel_2_dutycycle_o[1]_i_76_n_0 ,\channel_2_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_2_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_2_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_2_dutycycle_o[1]_i_78_n_0 ,\channel_2_dutycycle_o[1]_i_79_n_0 ,\channel_2_dutycycle_o[1]_i_80_n_0 ,\channel_2_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[1]_i_68_n_0 ,\channel_2_dutycycle_o_reg[1]_i_68_n_1 ,\channel_2_dutycycle_o_reg[1]_i_68_n_2 ,\channel_2_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_2_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_2_dutycycle_counter_reg[1]_0 ),
        .S({\channel_2_dutycycle_o[1]_i_82_n_0 ,\channel_2_dutycycle_o[1]_i_83_n_0 ,\channel_2_dutycycle_o[1]_i_84_n_0 ,channel_2_dutycycle_counter_reg[0]}));
  FDRE \channel_2_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_2_dutycycle_o_reg[3]_i_2_n_0 ,\channel_2_dutycycle_o_reg[3]_i_2_n_1 ,\channel_2_dutycycle_o_reg[3]_i_2_n_2 ,\channel_2_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_2_dutycycle_o_reg[3]_i_2_n_4 ,\channel_2_dutycycle_o_reg[3]_i_2_n_5 ,\channel_2_dutycycle_o_reg[3]_i_2_n_6 ,\channel_2_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_2_dutycycle_counter_reg[11]_0 ,\channel_2_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_2_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[5]_i_11_n_0 ,\channel_2_dutycycle_o_reg[5]_i_11_n_1 ,\channel_2_dutycycle_o_reg[5]_i_11_n_2 ,\channel_2_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_2_dutycycle_counter_reg[16],\channel_2_dutycycle_o[5]_i_13_n_0 ,\channel_2_dutycycle_o[5]_i_14_n_0 ,\channel_2_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_2_dutycycle_o_reg[5]_i_11_n_4 ,\channel_2_dutycycle_o_reg[5]_i_11_n_5 ,\channel_2_dutycycle_o_reg[5]_i_11_n_6 ,\channel_2_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_2_dutycycle_o[5]_i_16_n_0 ,\channel_2_dutycycle_o[5]_i_17_n_0 ,\channel_2_dutycycle_o[5]_i_18_n_0 ,\channel_2_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[5]_i_12_n_0 ,\channel_2_dutycycle_o_reg[5]_i_12_n_1 ,\channel_2_dutycycle_o_reg[5]_i_12_n_2 ,\channel_2_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[5]_i_20_n_0 ,\channel_2_dutycycle_o[5]_i_21_n_0 ,\channel_2_dutycycle_o[5]_i_22_n_0 ,\channel_2_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_2_dutycycle_o_reg[5]_i_12_n_4 ,\channel_2_dutycycle_o_reg[5]_i_12_n_5 ,\channel_2_dutycycle_o_reg[5]_i_12_n_6 ,\channel_2_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_2_dutycycle_o[5]_i_24_n_0 ,\channel_2_dutycycle_o[5]_i_25_n_0 ,\channel_2_dutycycle_o[5]_i_26_n_0 ,\channel_2_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_2_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[5]_i_2_n_0 ,\channel_2_dutycycle_o_reg[5]_i_2_n_1 ,\channel_2_dutycycle_o_reg[5]_i_2_n_2 ,\channel_2_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[5]_i_3_n_0 ,\channel_2_dutycycle_o[5]_i_4_n_0 ,\channel_2_dutycycle_o[5]_i_5_n_0 ,\channel_2_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_2_dutycycle_counter_reg[15]_0 [1:0],\channel_2_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_2_dutycycle_o[5]_i_7_n_0 ,\channel_2_dutycycle_o[5]_i_8_n_0 ,\channel_2_dutycycle_o[5]_i_9_n_0 ,\channel_2_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_2_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_2_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[7]_i_2_n_0 ,\channel_2_dutycycle_o_reg[7]_i_2_n_1 ,\channel_2_dutycycle_o_reg[7]_i_2_n_2 ,\channel_2_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_dutycycle_o_reg[7]_i_2_n_4 ,\channel_2_dutycycle_o_reg[7]_i_2_n_5 ,\channel_2_dutycycle_o_reg[7]_i_2_n_6 ,\channel_2_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_2_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_2_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_2_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_2_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_2_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_2_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_2_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_2_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_2_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[9]_i_11_n_0 ,\channel_2_dutycycle_o_reg[9]_i_11_n_1 ,\channel_2_dutycycle_o_reg[9]_i_11_n_2 ,\channel_2_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[9]_i_12_n_0 ,\channel_2_dutycycle_o[9]_i_13_n_0 ,\channel_2_dutycycle_o[9]_i_14_n_0 ,\channel_2_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_2_dutycycle_o_reg[9]_i_11_n_4 ,\channel_2_dutycycle_o_reg[9]_i_11_n_5 ,\channel_2_dutycycle_o_reg[9]_i_11_n_6 ,\channel_2_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_2_dutycycle_o[9]_i_16_n_0 ,\channel_2_dutycycle_o[9]_i_17_n_0 ,\channel_2_dutycycle_o[9]_i_18_n_0 ,\channel_2_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_2_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_2_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_2_dutycycle_o_reg[9]_i_2_n_0 ,\channel_2_dutycycle_o_reg[9]_i_2_n_1 ,\channel_2_dutycycle_o_reg[9]_i_2_n_2 ,\channel_2_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_2_dutycycle_o[9]_i_3_n_0 ,\channel_2_dutycycle_o[9]_i_4_n_0 ,\channel_2_dutycycle_o[9]_i_5_n_0 ,\channel_2_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_2_dutycycle_counter_reg[16]_0 [1:0],\channel_2_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_2_dutycycle_o[9]_i_7_n_0 ,\channel_2_dutycycle_o[9]_i_8_n_0 ,\channel_2_dutycycle_o[9]_i_9_n_0 ,\channel_2_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_2_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_2_i),
        .Q(channel_2_stage_1),
        .R(1'b0));
  FDRE channel_2_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_2_stage_1),
        .Q(channel_2_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_2_timeout_counter[0]_i_1 
       (.I0(channel_2_stage_1),
        .I1(channel_2_stage_2),
        .O(channel_2_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_2_timeout_counter[0]_i_2 
       (.I0(channel_2_i),
        .I1(\channel_2_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_2_stage_1),
        .I3(channel_2_stage_2),
        .O(\channel_2_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_2_timeout_counter[0]_i_4 
       (.I0(channel_2_timeout_counter_reg[0]),
        .O(\channel_2_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_2_timeout_counter_reg[0]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_2_timeout_counter_reg[0]_i_3_n_0 ,\channel_2_timeout_counter_reg[0]_i_3_n_1 ,\channel_2_timeout_counter_reg[0]_i_3_n_2 ,\channel_2_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_2_timeout_counter_reg[0]_i_3_n_4 ,\channel_2_timeout_counter_reg[0]_i_3_n_5 ,\channel_2_timeout_counter_reg[0]_i_3_n_6 ,\channel_2_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_2_timeout_counter_reg[3:1],\channel_2_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[10]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[11]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[12]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[12]_i_1 
       (.CI(\channel_2_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_2_timeout_counter_reg[12]_i_1_n_0 ,\channel_2_timeout_counter_reg[12]_i_1_n_1 ,\channel_2_timeout_counter_reg[12]_i_1_n_2 ,\channel_2_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[12]_i_1_n_4 ,\channel_2_timeout_counter_reg[12]_i_1_n_5 ,\channel_2_timeout_counter_reg[12]_i_1_n_6 ,\channel_2_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[13]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[14]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[15]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[16]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[16]_i_1 
       (.CI(\channel_2_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_2_timeout_counter_reg[16]_i_1_n_0 ,\channel_2_timeout_counter_reg[16]_i_1_n_1 ,\channel_2_timeout_counter_reg[16]_i_1_n_2 ,\channel_2_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[16]_i_1_n_4 ,\channel_2_timeout_counter_reg[16]_i_1_n_5 ,\channel_2_timeout_counter_reg[16]_i_1_n_6 ,\channel_2_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[17]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[18]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[19]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_2_timeout_counter_reg[1]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[20]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[20]_i_1 
       (.CI(\channel_2_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_2_timeout_counter_reg[20]_i_1_n_0 ,\channel_2_timeout_counter_reg[20]_i_1_n_1 ,\channel_2_timeout_counter_reg[20]_i_1_n_2 ,\channel_2_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[20]_i_1_n_4 ,\channel_2_timeout_counter_reg[20]_i_1_n_5 ,\channel_2_timeout_counter_reg[20]_i_1_n_6 ,\channel_2_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[21]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[22]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[23]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[24]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[24]_i_1 
       (.CI(\channel_2_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_2_timeout_counter_reg[24]_i_1_n_0 ,\channel_2_timeout_counter_reg[24]_i_1_n_1 ,\channel_2_timeout_counter_reg[24]_i_1_n_2 ,\channel_2_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[24]_i_1_n_4 ,\channel_2_timeout_counter_reg[24]_i_1_n_5 ,\channel_2_timeout_counter_reg[24]_i_1_n_6 ,\channel_2_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[25]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[26]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[27]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[28]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[28]_i_1 
       (.CI(\channel_2_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_2_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_2_timeout_counter_reg[28]_i_1_n_1 ,\channel_2_timeout_counter_reg[28]_i_1_n_2 ,\channel_2_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[28]_i_1_n_4 ,\channel_2_timeout_counter_reg[28]_i_1_n_5 ,\channel_2_timeout_counter_reg[28]_i_1_n_6 ,\channel_2_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[29]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_2_timeout_counter_reg[2]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[30]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[31]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_2_timeout_counter_reg[3]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[4]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[4]_i_1 
       (.CI(\channel_2_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_2_timeout_counter_reg[4]_i_1_n_0 ,\channel_2_timeout_counter_reg[4]_i_1_n_1 ,\channel_2_timeout_counter_reg[4]_i_1_n_2 ,\channel_2_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[4]_i_1_n_4 ,\channel_2_timeout_counter_reg[4]_i_1_n_5 ,\channel_2_timeout_counter_reg[4]_i_1_n_6 ,\channel_2_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[5]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_2_timeout_counter_reg[6]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_2_timeout_counter_reg[7]),
        .R(channel_2_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_2_timeout_counter_reg[8]),
        .R(channel_2_dutycycle_counter0));
  CARRY4 \channel_2_timeout_counter_reg[8]_i_1 
       (.CI(\channel_2_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_2_timeout_counter_reg[8]_i_1_n_0 ,\channel_2_timeout_counter_reg[8]_i_1_n_1 ,\channel_2_timeout_counter_reg[8]_i_1_n_2 ,\channel_2_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_2_timeout_counter_reg[8]_i_1_n_4 ,\channel_2_timeout_counter_reg[8]_i_1_n_5 ,\channel_2_timeout_counter_reg[8]_i_1_n_6 ,\channel_2_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_2_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_2_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_2_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_2_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_2_timeout_counter_reg[9]),
        .R(channel_2_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_3_dutycycle_counter[0]_i_1 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_3_i),
        .I2(channel_3_stage_1),
        .I3(channel_3_stage_2),
        .O(\channel_3_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_dutycycle_counter[0]_i_3 
       (.I0(channel_3_dutycycle_counter_reg[0]),
        .O(\channel_3_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_3_dutycycle_counter_reg[0]),
        .S(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_3_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_3_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_3_dutycycle_counter_reg[3:1],\channel_3_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_3_dutycycle_counter_reg[10]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_3_dutycycle_counter_reg[11]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_3_dutycycle_counter_reg[12]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_3_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_3_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_3_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_3_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_3_dutycycle_counter_reg[13]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_3_dutycycle_counter_reg[14]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_3_dutycycle_counter_reg[15]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_3_dutycycle_counter_reg[16]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_3_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_3_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_3_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_3_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_3_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_3_dutycycle_counter_reg[17]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_3_dutycycle_counter_reg[1]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_3_dutycycle_counter_reg[2]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_3_dutycycle_counter_reg[3]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_3_dutycycle_counter_reg[4]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_3_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_3_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_3_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_3_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_3_dutycycle_counter_reg[5]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_3_dutycycle_counter_reg[6]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_3_dutycycle_counter_reg[7]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_3_dutycycle_counter_reg[8]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_3_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_3_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_3_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_3_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_3_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_3_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_3_dutycycle_counter_reg[9]),
        .R(channel_3_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[0]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_3_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[10]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_3_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_3_dutycycle_o[11]_i_1 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_3_stage_2),
        .I2(channel_3_stage_1),
        .O(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_10 
       (.I0(channel_3_timeout_counter_reg[30]),
        .I1(channel_3_timeout_counter_reg[31]),
        .O(\channel_3_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_3_dutycycle_o[11]_i_100 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(\channel_3_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_3_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[11]_i_101 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(\channel_3_dutycycle_counter_reg[7]_0 ),
        .O(\channel_3_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_11 
       (.I0(channel_3_timeout_counter_reg[28]),
        .I1(channel_3_timeout_counter_reg[29]),
        .O(\channel_3_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_12 
       (.I0(channel_3_timeout_counter_reg[30]),
        .I1(channel_3_timeout_counter_reg[31]),
        .O(\channel_3_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_13 
       (.I0(channel_3_timeout_counter_reg[28]),
        .I1(channel_3_timeout_counter_reg[29]),
        .O(\channel_3_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_14 
       (.I0(channel_3_timeout_counter_reg[26]),
        .I1(channel_3_timeout_counter_reg[27]),
        .O(\channel_3_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_15 
       (.I0(channel_3_timeout_counter_reg[24]),
        .I1(channel_3_timeout_counter_reg[25]),
        .O(\channel_3_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[11]_i_16 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_3_dutycycle_o[11]_i_17 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_3_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[11]_i_18 
       (.I0(\channel_3_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_3_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_2 
       (.I0(channel_3_stage_2),
        .I1(channel_3_stage_1),
        .O(\channel_3_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_20 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_21 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_22 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_23 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_24 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_3_dutycycle_o_reg[0]_0 ),
        .I3(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_25 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_26 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_27 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[11]_i_3 
       (.I0(\channel_3_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_3_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_3_dutycycle_o[11]_i_31 
       (.I0(channel_3_timeout_counter_reg[22]),
        .I1(channel_3_timeout_counter_reg[23]),
        .O(\channel_3_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_3_dutycycle_o[11]_i_32 
       (.I0(channel_3_timeout_counter_reg[20]),
        .I1(channel_3_timeout_counter_reg[21]),
        .O(\channel_3_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_33 
       (.I0(channel_3_timeout_counter_reg[18]),
        .I1(channel_3_timeout_counter_reg[19]),
        .O(\channel_3_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_34 
       (.I0(channel_3_timeout_counter_reg[16]),
        .I1(channel_3_timeout_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_39 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_40 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_41 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_42 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_43 
       (.I0(channel_3_dutycycle_counter_reg[12]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_44 
       (.I0(channel_3_dutycycle_counter_reg[11]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_45 
       (.I0(channel_3_dutycycle_counter_reg[10]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_46 
       (.I0(channel_3_dutycycle_counter_reg[9]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_3_dutycycle_o[11]_i_57 
       (.I0(channel_3_timeout_counter_reg[12]),
        .I1(channel_3_timeout_counter_reg[13]),
        .O(\channel_3_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_58 
       (.I0(channel_3_timeout_counter_reg[10]),
        .I1(channel_3_timeout_counter_reg[11]),
        .O(\channel_3_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_3_dutycycle_o[11]_i_59 
       (.I0(channel_3_timeout_counter_reg[14]),
        .I1(channel_3_timeout_counter_reg[15]),
        .O(\channel_3_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_60 
       (.I0(channel_3_timeout_counter_reg[13]),
        .I1(channel_3_timeout_counter_reg[12]),
        .O(\channel_3_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_61 
       (.I0(channel_3_timeout_counter_reg[10]),
        .I1(channel_3_timeout_counter_reg[11]),
        .O(\channel_3_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_62 
       (.I0(channel_3_timeout_counter_reg[8]),
        .I1(channel_3_timeout_counter_reg[9]),
        .O(\channel_3_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_dutycycle_o[11]_i_63 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_64 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .I1(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_dutycycle_o[11]_i_65 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[11]_i_66 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[11]_i_67 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_3_dutycycle_o[11]_i_68 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[17]),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_70 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_71 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_3_dutycycle_o[11]_i_72 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_3_dutycycle_o[11]_i_73 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_74 
       (.I0(channel_3_dutycycle_counter_reg[8]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_75 
       (.I0(channel_3_dutycycle_counter_reg[7]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_3_dutycycle_o[11]_i_76 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_3_dutycycle_o[11]_i_77 
       (.I0(channel_3_dutycycle_counter_reg[5]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_87 
       (.I0(channel_3_timeout_counter_reg[6]),
        .I1(channel_3_timeout_counter_reg[7]),
        .O(\channel_3_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_88 
       (.I0(channel_3_timeout_counter_reg[4]),
        .I1(channel_3_timeout_counter_reg[5]),
        .O(\channel_3_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_89 
       (.I0(channel_3_timeout_counter_reg[2]),
        .I1(channel_3_timeout_counter_reg[3]),
        .O(\channel_3_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[11]_i_90 
       (.I0(channel_3_timeout_counter_reg[0]),
        .I1(channel_3_timeout_counter_reg[1]),
        .O(\channel_3_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_91 
       (.I0(channel_3_timeout_counter_reg[6]),
        .I1(channel_3_timeout_counter_reg[7]),
        .O(\channel_3_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_92 
       (.I0(channel_3_timeout_counter_reg[4]),
        .I1(channel_3_timeout_counter_reg[5]),
        .O(\channel_3_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_93 
       (.I0(channel_3_timeout_counter_reg[2]),
        .I1(channel_3_timeout_counter_reg[3]),
        .O(\channel_3_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_3_dutycycle_o[11]_i_94 
       (.I0(channel_3_timeout_counter_reg[0]),
        .I1(channel_3_timeout_counter_reg[1]),
        .O(\channel_3_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_95 
       (.I0(\channel_3_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[11]_i_96 
       (.I0(\channel_3_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_3_dutycycle_o[11]_i_97 
       (.I0(\channel_3_dutycycle_counter_reg[7]_0 ),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .O(\channel_3_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_3_dutycycle_o[11]_i_98 
       (.I0(channel_3_dutycycle_counter_reg[4]),
        .I1(\channel_3_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_3_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[11]_i_99 
       (.I0(channel_3_dutycycle_counter_reg[3]),
        .I1(\channel_3_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_3_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[1]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_3_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_10 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .I3(\channel_3_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_11 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[5]),
        .I3(\channel_3_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_13 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_14 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[2]),
        .O(\channel_3_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_15 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[1]),
        .O(\channel_3_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_3_dutycycle_o[1]_i_16 
       (.I0(channel_3_dutycycle_counter_reg[1]),
        .I1(\channel_3_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_3_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_3_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_17 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .I3(\channel_3_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_18 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[3]),
        .I3(\channel_3_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_19 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[2]),
        .I3(\channel_3_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_3_dutycycle_o[1]_i_20 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[1]),
        .I3(\channel_3_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_3_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_3_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_3_dutycycle_o[1]_i_26 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[0]),
        .O(\channel_3_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_31 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[12]),
        .I2(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_32 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(channel_3_dutycycle_counter_reg[11]),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_33 
       (.I0(channel_3_dutycycle_counter_reg[12]),
        .I1(channel_3_dutycycle_counter_reg[10]),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_34 
       (.I0(channel_3_dutycycle_counter_reg[11]),
        .I1(channel_3_dutycycle_counter_reg[9]),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_35 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[12]),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .I3(channel_3_dutycycle_counter_reg[13]),
        .I4(channel_3_dutycycle_counter_reg[15]),
        .I5(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_36 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[11]),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .I3(channel_3_dutycycle_counter_reg[12]),
        .I4(channel_3_dutycycle_counter_reg[14]),
        .I5(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_37 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[10]),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .I3(channel_3_dutycycle_counter_reg[11]),
        .I4(channel_3_dutycycle_counter_reg[13]),
        .I5(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_38 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(channel_3_dutycycle_counter_reg[9]),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .I3(channel_3_dutycycle_counter_reg[10]),
        .I4(channel_3_dutycycle_counter_reg[12]),
        .I5(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_39 
       (.I0(channel_3_dutycycle_counter_reg[10]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_4 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_40 
       (.I0(channel_3_dutycycle_counter_reg[9]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_41 
       (.I0(channel_3_dutycycle_counter_reg[8]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_42 
       (.I0(channel_3_dutycycle_counter_reg[7]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .I2(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_43 
       (.I0(channel_3_dutycycle_counter_reg[8]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .I3(channel_3_dutycycle_counter_reg[11]),
        .I4(channel_3_dutycycle_counter_reg[6]),
        .I5(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_44 
       (.I0(channel_3_dutycycle_counter_reg[7]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .I3(channel_3_dutycycle_counter_reg[10]),
        .I4(channel_3_dutycycle_counter_reg[5]),
        .I5(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_45 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .I3(channel_3_dutycycle_counter_reg[9]),
        .I4(channel_3_dutycycle_counter_reg[4]),
        .I5(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_46 
       (.I0(channel_3_dutycycle_counter_reg[5]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .I3(channel_3_dutycycle_counter_reg[8]),
        .I4(channel_3_dutycycle_counter_reg[3]),
        .I5(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_5 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_52 
       (.I0(channel_3_dutycycle_counter_reg[10]),
        .I1(channel_3_dutycycle_counter_reg[8]),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_53 
       (.I0(channel_3_dutycycle_counter_reg[9]),
        .I1(channel_3_dutycycle_counter_reg[7]),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_54 
       (.I0(channel_3_dutycycle_counter_reg[8]),
        .I1(channel_3_dutycycle_counter_reg[6]),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_55 
       (.I0(channel_3_dutycycle_counter_reg[7]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_56 
       (.I0(channel_3_dutycycle_counter_reg[12]),
        .I1(channel_3_dutycycle_counter_reg[8]),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .I3(channel_3_dutycycle_counter_reg[9]),
        .I4(channel_3_dutycycle_counter_reg[11]),
        .I5(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_57 
       (.I0(channel_3_dutycycle_counter_reg[11]),
        .I1(channel_3_dutycycle_counter_reg[7]),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .I3(channel_3_dutycycle_counter_reg[8]),
        .I4(channel_3_dutycycle_counter_reg[10]),
        .I5(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_58 
       (.I0(channel_3_dutycycle_counter_reg[10]),
        .I1(channel_3_dutycycle_counter_reg[6]),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .I3(channel_3_dutycycle_counter_reg[7]),
        .I4(channel_3_dutycycle_counter_reg[9]),
        .I5(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_59 
       (.I0(channel_3_dutycycle_counter_reg[9]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .I3(channel_3_dutycycle_counter_reg[6]),
        .I4(channel_3_dutycycle_counter_reg[8]),
        .I5(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_6 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_60 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_61 
       (.I0(channel_3_dutycycle_counter_reg[5]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_62 
       (.I0(channel_3_dutycycle_counter_reg[4]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_63 
       (.I0(channel_3_dutycycle_counter_reg[3]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_64 
       (.I0(channel_3_dutycycle_counter_reg[8]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .I3(channel_3_dutycycle_counter_reg[5]),
        .I4(channel_3_dutycycle_counter_reg[7]),
        .I5(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_65 
       (.I0(channel_3_dutycycle_counter_reg[7]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .I2(channel_3_dutycycle_counter_reg[5]),
        .I3(channel_3_dutycycle_counter_reg[4]),
        .I4(channel_3_dutycycle_counter_reg[6]),
        .I5(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_66 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .I3(channel_3_dutycycle_counter_reg[3]),
        .I4(channel_3_dutycycle_counter_reg[5]),
        .I5(channel_3_dutycycle_counter_reg[7]),
        .O(\channel_3_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_67 
       (.I0(channel_3_dutycycle_counter_reg[5]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[3]),
        .I3(channel_3_dutycycle_counter_reg[4]),
        .I4(channel_3_dutycycle_counter_reg[2]),
        .I5(channel_3_dutycycle_counter_reg[6]),
        .O(\channel_3_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_69 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[1]_i_7 
       (.I0(\channel_3_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_3_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_3_dutycycle_o[1]_i_70 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_71 
       (.I0(channel_3_dutycycle_counter_reg[4]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[6]),
        .I3(channel_3_dutycycle_counter_reg[7]),
        .I4(channel_3_dutycycle_counter_reg[2]),
        .I5(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_3_dutycycle_o[1]_i_72 
       (.I0(channel_3_dutycycle_counter_reg[6]),
        .I1(channel_3_dutycycle_counter_reg[1]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .I3(channel_3_dutycycle_counter_reg[5]),
        .I4(channel_3_dutycycle_counter_reg[0]),
        .O(\channel_3_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_3_dutycycle_o[1]_i_73 
       (.I0(channel_3_dutycycle_counter_reg[0]),
        .I1(channel_3_dutycycle_counter_reg[5]),
        .I2(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[1]_i_74 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[1]_i_75 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_3_dutycycle_o[1]_i_76 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .O(\channel_3_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_3_dutycycle_o[1]_i_77 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .O(\channel_3_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[1]_i_78 
       (.I0(channel_3_dutycycle_counter_reg[4]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .I2(channel_3_dutycycle_counter_reg[2]),
        .I3(channel_3_dutycycle_counter_reg[3]),
        .I4(channel_3_dutycycle_counter_reg[1]),
        .I5(channel_3_dutycycle_counter_reg[5]),
        .O(\channel_3_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_3_dutycycle_o[1]_i_79 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .I2(channel_3_dutycycle_counter_reg[4]),
        .I3(channel_3_dutycycle_counter_reg[1]),
        .I4(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_8 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .I3(\channel_3_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_3_dutycycle_o[1]_i_80 
       (.I0(channel_3_dutycycle_counter_reg[0]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .I2(channel_3_dutycycle_counter_reg[1]),
        .I3(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_3_dutycycle_o[1]_i_81 
       (.I0(channel_3_dutycycle_counter_reg[2]),
        .I1(channel_3_dutycycle_counter_reg[0]),
        .O(\channel_3_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[1]_i_82 
       (.I0(channel_3_dutycycle_counter_reg[1]),
        .I1(channel_3_dutycycle_counter_reg[3]),
        .O(\channel_3_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[1]_i_83 
       (.I0(channel_3_dutycycle_counter_reg[0]),
        .I1(channel_3_dutycycle_counter_reg[2]),
        .O(\channel_3_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_dutycycle_o[1]_i_84 
       (.I0(channel_3_dutycycle_counter_reg[1]),
        .O(\channel_3_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[1]_i_9 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[7]),
        .I3(\channel_3_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_3_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[2]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_3_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[3]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_3_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_dutycycle_o[3]_i_3 
       (.I0(\channel_3_dutycycle_counter_reg[7]_0 ),
        .O(\channel_3_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[4]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_3_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[5]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_3_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[5]_i_10 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .I3(\channel_3_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_3_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[5]_i_13 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_dutycycle_o[5]_i_14 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[5]_i_15 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[13]),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_3_dutycycle_o[5]_i_16 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_3_dutycycle_o[5]_i_17 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .I1(channel_3_dutycycle_counter_reg[15]),
        .I2(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_3_dutycycle_o[5]_i_18 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[14]),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_3_dutycycle_o[5]_i_19 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .I1(channel_3_dutycycle_counter_reg[13]),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .I3(channel_3_dutycycle_counter_reg[16]),
        .I4(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[5]_i_20 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[9]),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[5]_i_21 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(channel_3_dutycycle_counter_reg[8]),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[5]_i_22 
       (.I0(channel_3_dutycycle_counter_reg[12]),
        .I1(channel_3_dutycycle_counter_reg[7]),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[5]_i_23 
       (.I0(channel_3_dutycycle_counter_reg[11]),
        .I1(channel_3_dutycycle_counter_reg[6]),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[5]_i_24 
       (.I0(channel_3_dutycycle_counter_reg[12]),
        .I1(channel_3_dutycycle_counter_reg[9]),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .I3(channel_3_dutycycle_counter_reg[15]),
        .I4(channel_3_dutycycle_counter_reg[10]),
        .I5(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[5]_i_25 
       (.I0(channel_3_dutycycle_counter_reg[11]),
        .I1(channel_3_dutycycle_counter_reg[8]),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .I3(channel_3_dutycycle_counter_reg[14]),
        .I4(channel_3_dutycycle_counter_reg[9]),
        .I5(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[5]_i_26 
       (.I0(channel_3_dutycycle_counter_reg[10]),
        .I1(channel_3_dutycycle_counter_reg[7]),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .I3(channel_3_dutycycle_counter_reg[13]),
        .I4(channel_3_dutycycle_counter_reg[8]),
        .I5(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[5]_i_27 
       (.I0(channel_3_dutycycle_counter_reg[9]),
        .I1(channel_3_dutycycle_counter_reg[6]),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .I3(channel_3_dutycycle_counter_reg[12]),
        .I4(channel_3_dutycycle_counter_reg[7]),
        .I5(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[5]_i_3 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .O(\channel_3_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[5]_i_4 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .O(\channel_3_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[5]_i_5 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[9]),
        .O(\channel_3_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_3_dutycycle_o[5]_i_6 
       (.I0(\channel_3_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[8]),
        .O(\channel_3_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_3_dutycycle_o[5]_i_7 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .I3(\channel_3_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_3_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[5]_i_8 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[11]),
        .I3(\channel_3_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_3_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_3_dutycycle_o[5]_i_9 
       (.I0(\channel_3_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_3_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[10]),
        .I3(\channel_3_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_3_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[6]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_3_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[7]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_3_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[8]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_3_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_3_dutycycle_o[9]_i_1 
       (.I0(\channel_3_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_3_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(\channel_3_dutycycle_o_reg[0]_0 ),
        .I4(\channel_3_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_3_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_3_dutycycle_o[9]_i_10 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .I3(\channel_3_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_3_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_3_dutycycle_o[9]_i_12 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_13 
       (.I0(channel_3_dutycycle_counter_reg[17]),
        .I1(channel_3_dutycycle_counter_reg[12]),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_14 
       (.I0(channel_3_dutycycle_counter_reg[16]),
        .I1(channel_3_dutycycle_counter_reg[11]),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_15 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[10]),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_3_dutycycle_o[9]_i_16 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(channel_3_dutycycle_counter_reg[16]),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .I3(channel_3_dutycycle_counter_reg[17]),
        .O(\channel_3_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_3_dutycycle_o[9]_i_17 
       (.I0(channel_3_dutycycle_counter_reg[15]),
        .I1(channel_3_dutycycle_counter_reg[12]),
        .I2(channel_3_dutycycle_counter_reg[17]),
        .I3(channel_3_dutycycle_counter_reg[13]),
        .I4(channel_3_dutycycle_counter_reg[16]),
        .O(\channel_3_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[9]_i_18 
       (.I0(channel_3_dutycycle_counter_reg[14]),
        .I1(channel_3_dutycycle_counter_reg[11]),
        .I2(channel_3_dutycycle_counter_reg[16]),
        .I3(channel_3_dutycycle_counter_reg[17]),
        .I4(channel_3_dutycycle_counter_reg[12]),
        .I5(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_3_dutycycle_o[9]_i_19 
       (.I0(channel_3_dutycycle_counter_reg[13]),
        .I1(channel_3_dutycycle_counter_reg[10]),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .I3(channel_3_dutycycle_counter_reg[16]),
        .I4(channel_3_dutycycle_counter_reg[11]),
        .I5(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_3 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .O(\channel_3_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_4 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .O(\channel_3_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_5 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_3_dutycycle_counter_reg[13]),
        .O(\channel_3_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_3_dutycycle_o[9]_i_6 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[12]),
        .O(\channel_3_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_3_dutycycle_o[9]_i_7 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_3_dutycycle_counter_reg[16]),
        .I3(\channel_3_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_3_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_3_dutycycle_o[9]_i_8 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_3_dutycycle_counter_reg[15]),
        .I3(\channel_3_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_3_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_3_dutycycle_o[9]_i_9 
       (.I0(\channel_3_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_3_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_3_dutycycle_counter_reg[14]),
        .I3(\channel_3_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_3_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_19_n_0 ,\channel_3_dutycycle_o_reg[11]_i_19_n_1 ,\channel_3_dutycycle_o_reg[11]_i_19_n_2 ,\channel_3_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_39_n_0 ,\channel_3_dutycycle_o[11]_i_40_n_0 ,\channel_3_dutycycle_o[11]_i_41_n_0 ,\channel_3_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_43_n_0 ,\channel_3_dutycycle_o[11]_i_44_n_0 ,\channel_3_dutycycle_o[11]_i_45_n_0 ,\channel_3_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_30_n_0 ,\channel_3_dutycycle_o_reg[11]_i_30_n_1 ,\channel_3_dutycycle_o_reg[11]_i_30_n_2 ,\channel_3_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_3_dutycycle_o[11]_i_57_n_0 ,\channel_3_dutycycle_o[11]_i_58_n_0 ,channel_3_timeout_counter_reg[9]}),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_59_n_0 ,\channel_3_dutycycle_o[11]_i_60_n_0 ,\channel_3_dutycycle_o[11]_i_61_n_0 ,\channel_3_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_3_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_3_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_3_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_3_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_3_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_3_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_3_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_36_n_0 ,\channel_3_dutycycle_o_reg[11]_i_36_n_1 ,\channel_3_dutycycle_o_reg[11]_i_36_n_2 ,\channel_3_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_3_dutycycle_counter_reg[17:15],\channel_3_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_3_dutycycle_o_reg[11]_i_36_n_4 ,\channel_3_dutycycle_o_reg[11]_i_36_n_5 ,\channel_3_dutycycle_o_reg[11]_i_36_n_6 ,\channel_3_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_3_dutycycle_o[11]_i_65_n_0 ,\channel_3_dutycycle_o[11]_i_66_n_0 ,\channel_3_dutycycle_o[11]_i_67_n_0 ,\channel_3_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_3_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_3_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_38_n_0 ,\channel_3_dutycycle_o_reg[11]_i_38_n_1 ,\channel_3_dutycycle_o_reg[11]_i_38_n_2 ,\channel_3_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_70_n_0 ,\channel_3_dutycycle_o[11]_i_71_n_0 ,\channel_3_dutycycle_o[11]_i_72_n_0 ,\channel_3_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_74_n_0 ,\channel_3_dutycycle_o[11]_i_75_n_0 ,\channel_3_dutycycle_o[11]_i_76_n_0 ,\channel_3_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_4_n_0 ,\channel_3_dutycycle_o_reg[11]_i_4_n_1 ,\channel_3_dutycycle_o_reg[11]_i_4_n_2 ,\channel_3_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_10_n_0 ,\channel_3_dutycycle_o[11]_i_11_n_0 ,channel_3_timeout_counter_reg[27],channel_3_timeout_counter_reg[25]}),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_12_n_0 ,\channel_3_dutycycle_o[11]_i_13_n_0 ,\channel_3_dutycycle_o[11]_i_14_n_0 ,\channel_3_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_3_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_3_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_3_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_3_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_3_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_3_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_3_dutycycle_o[11]_i_17_n_0 ,\channel_3_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[11]_i_56_n_0 ,\channel_3_dutycycle_o_reg[11]_i_56_n_1 ,\channel_3_dutycycle_o_reg[11]_i_56_n_2 ,\channel_3_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_3_dutycycle_o[11]_i_87_n_0 ,\channel_3_dutycycle_o[11]_i_88_n_0 ,\channel_3_dutycycle_o[11]_i_89_n_0 ,\channel_3_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_91_n_0 ,\channel_3_dutycycle_o[11]_i_92_n_0 ,\channel_3_dutycycle_o[11]_i_93_n_0 ,\channel_3_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_6_n_0 ,\channel_3_dutycycle_o_reg[11]_i_6_n_1 ,\channel_3_dutycycle_o_reg[11]_i_6_n_2 ,\channel_3_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_20_n_0 ,\channel_3_dutycycle_o[11]_i_21_n_0 ,\channel_3_dutycycle_o[11]_i_22_n_0 ,\channel_3_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_24_n_0 ,\channel_3_dutycycle_o[11]_i_25_n_0 ,\channel_3_dutycycle_o[11]_i_26_n_0 ,\channel_3_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[11]_i_69_n_0 ,\channel_3_dutycycle_o_reg[11]_i_69_n_1 ,\channel_3_dutycycle_o_reg[11]_i_69_n_2 ,\channel_3_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[11]_i_95_n_0 ,\channel_3_dutycycle_o[11]_i_96_n_0 ,\channel_3_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_98_n_0 ,\channel_3_dutycycle_o[11]_i_99_n_0 ,\channel_3_dutycycle_o[11]_i_100_n_0 ,\channel_3_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_3_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_3_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_3_dutycycle_o_reg[11]_i_8_n_1 ,\channel_3_dutycycle_o_reg[11]_i_8_n_2 ,\channel_3_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_dutycycle_o_reg[11]_i_8_n_4 ,\channel_3_dutycycle_o_reg[11]_i_8_n_5 ,\channel_3_dutycycle_o_reg[11]_i_8_n_6 ,\channel_3_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_3_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_3_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[11]_i_9_n_0 ,\channel_3_dutycycle_o_reg[11]_i_9_n_1 ,\channel_3_dutycycle_o_reg[11]_i_9_n_2 ,\channel_3_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_3_timeout_counter_reg[19],channel_3_timeout_counter_reg[17]}),
        .O(\NLW_channel_3_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[11]_i_31_n_0 ,\channel_3_dutycycle_o[11]_i_32_n_0 ,\channel_3_dutycycle_o[11]_i_33_n_0 ,\channel_3_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_3_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_12_n_0 ,\channel_3_dutycycle_o_reg[1]_i_12_n_1 ,\channel_3_dutycycle_o_reg[1]_i_12_n_2 ,\channel_3_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_3_dutycycle_counter_reg[0],\channel_3_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[1]_i_26_n_0 ,\channel_3_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_2_n_0 ,\channel_3_dutycycle_o_reg[1]_i_2_n_1 ,\channel_3_dutycycle_o_reg[1]_i_2_n_2 ,\channel_3_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_4_n_0 ,\channel_3_dutycycle_o[1]_i_5_n_0 ,\channel_3_dutycycle_o[1]_i_6_n_0 ,\channel_3_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_3_dutycycle_counter_reg[11]_0 [0],\channel_3_dutycycle_counter_reg[7]_0 ,\NLW_channel_3_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_3_dutycycle_o[1]_i_8_n_0 ,\channel_3_dutycycle_o[1]_i_9_n_0 ,\channel_3_dutycycle_o[1]_i_10_n_0 ,\channel_3_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_21_n_0 ,\channel_3_dutycycle_o_reg[1]_i_21_n_1 ,\channel_3_dutycycle_o_reg[1]_i_21_n_2 ,\channel_3_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_31_n_0 ,\channel_3_dutycycle_o[1]_i_32_n_0 ,\channel_3_dutycycle_o[1]_i_33_n_0 ,\channel_3_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_3_dutycycle_o_reg[1]_i_21_n_4 ,\channel_3_dutycycle_o_reg[1]_i_21_n_5 ,\channel_3_dutycycle_o_reg[1]_i_21_n_6 ,\channel_3_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_3_dutycycle_o[1]_i_35_n_0 ,\channel_3_dutycycle_o[1]_i_36_n_0 ,\channel_3_dutycycle_o[1]_i_37_n_0 ,\channel_3_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_22_n_0 ,\channel_3_dutycycle_o_reg[1]_i_22_n_1 ,\channel_3_dutycycle_o_reg[1]_i_22_n_2 ,\channel_3_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_39_n_0 ,\channel_3_dutycycle_o[1]_i_40_n_0 ,\channel_3_dutycycle_o[1]_i_41_n_0 ,\channel_3_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_3_dutycycle_o_reg[1]_i_22_n_4 ,\channel_3_dutycycle_o_reg[1]_i_22_n_5 ,\channel_3_dutycycle_o_reg[1]_i_22_n_6 ,\channel_3_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_3_dutycycle_o[1]_i_43_n_0 ,\channel_3_dutycycle_o[1]_i_44_n_0 ,\channel_3_dutycycle_o[1]_i_45_n_0 ,\channel_3_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_24_n_0 ,\channel_3_dutycycle_o_reg[1]_i_24_n_1 ,\channel_3_dutycycle_o_reg[1]_i_24_n_2 ,\channel_3_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_52_n_0 ,\channel_3_dutycycle_o[1]_i_53_n_0 ,\channel_3_dutycycle_o[1]_i_54_n_0 ,\channel_3_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_3_dutycycle_o_reg[1]_i_24_n_4 ,\channel_3_dutycycle_o_reg[1]_i_24_n_5 ,\channel_3_dutycycle_o_reg[1]_i_24_n_6 ,\channel_3_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_3_dutycycle_o[1]_i_56_n_0 ,\channel_3_dutycycle_o[1]_i_57_n_0 ,\channel_3_dutycycle_o[1]_i_58_n_0 ,\channel_3_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_25_n_0 ,\channel_3_dutycycle_o_reg[1]_i_25_n_1 ,\channel_3_dutycycle_o_reg[1]_i_25_n_2 ,\channel_3_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_60_n_0 ,\channel_3_dutycycle_o[1]_i_61_n_0 ,\channel_3_dutycycle_o[1]_i_62_n_0 ,\channel_3_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_3_dutycycle_counter_reg[10]_0 [1:0],\channel_3_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_3_dutycycle_o[1]_i_64_n_0 ,\channel_3_dutycycle_o[1]_i_65_n_0 ,\channel_3_dutycycle_o[1]_i_66_n_0 ,\channel_3_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_3_n_0 ,\channel_3_dutycycle_o_reg[1]_i_3_n_1 ,\channel_3_dutycycle_o_reg[1]_i_3_n_2 ,\channel_3_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_13_n_0 ,\channel_3_dutycycle_o[1]_i_14_n_0 ,\channel_3_dutycycle_o[1]_i_15_n_0 ,\channel_3_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_3_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_3_dutycycle_o[1]_i_17_n_0 ,\channel_3_dutycycle_o[1]_i_18_n_0 ,\channel_3_dutycycle_o[1]_i_19_n_0 ,\channel_3_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[1]_i_30_n_0 ,\channel_3_dutycycle_o_reg[1]_i_30_n_1 ,\channel_3_dutycycle_o_reg[1]_i_30_n_2 ,\channel_3_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_69_n_0 ,\channel_3_dutycycle_o[1]_i_70_n_0 ,channel_3_dutycycle_counter_reg[3:2]}),
        .O({\channel_3_dutycycle_o_reg[1]_i_30_n_4 ,\channel_3_dutycycle_counter_reg[3]_0 }),
        .S({\channel_3_dutycycle_o[1]_i_71_n_0 ,\channel_3_dutycycle_o[1]_i_72_n_0 ,\channel_3_dutycycle_o[1]_i_73_n_0 ,\channel_3_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[1]_i_47_n_0 ,\channel_3_dutycycle_o_reg[1]_i_47_n_1 ,\channel_3_dutycycle_o_reg[1]_i_47_n_2 ,\channel_3_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[1]_i_75_n_0 ,\channel_3_dutycycle_o[1]_i_76_n_0 ,\channel_3_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_3_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_3_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_3_dutycycle_o[1]_i_78_n_0 ,\channel_3_dutycycle_o[1]_i_79_n_0 ,\channel_3_dutycycle_o[1]_i_80_n_0 ,\channel_3_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[1]_i_68_n_0 ,\channel_3_dutycycle_o_reg[1]_i_68_n_1 ,\channel_3_dutycycle_o_reg[1]_i_68_n_2 ,\channel_3_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_3_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_3_dutycycle_counter_reg[1]_0 ),
        .S({\channel_3_dutycycle_o[1]_i_82_n_0 ,\channel_3_dutycycle_o[1]_i_83_n_0 ,\channel_3_dutycycle_o[1]_i_84_n_0 ,channel_3_dutycycle_counter_reg[0]}));
  FDRE \channel_3_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_3_dutycycle_o_reg[3]_i_2_n_0 ,\channel_3_dutycycle_o_reg[3]_i_2_n_1 ,\channel_3_dutycycle_o_reg[3]_i_2_n_2 ,\channel_3_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_3_dutycycle_o_reg[3]_i_2_n_4 ,\channel_3_dutycycle_o_reg[3]_i_2_n_5 ,\channel_3_dutycycle_o_reg[3]_i_2_n_6 ,\channel_3_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_3_dutycycle_counter_reg[11]_0 ,\channel_3_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_3_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[5]_i_11_n_0 ,\channel_3_dutycycle_o_reg[5]_i_11_n_1 ,\channel_3_dutycycle_o_reg[5]_i_11_n_2 ,\channel_3_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_3_dutycycle_counter_reg[16],\channel_3_dutycycle_o[5]_i_13_n_0 ,\channel_3_dutycycle_o[5]_i_14_n_0 ,\channel_3_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_3_dutycycle_o_reg[5]_i_11_n_4 ,\channel_3_dutycycle_o_reg[5]_i_11_n_5 ,\channel_3_dutycycle_o_reg[5]_i_11_n_6 ,\channel_3_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_3_dutycycle_o[5]_i_16_n_0 ,\channel_3_dutycycle_o[5]_i_17_n_0 ,\channel_3_dutycycle_o[5]_i_18_n_0 ,\channel_3_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[5]_i_12_n_0 ,\channel_3_dutycycle_o_reg[5]_i_12_n_1 ,\channel_3_dutycycle_o_reg[5]_i_12_n_2 ,\channel_3_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[5]_i_20_n_0 ,\channel_3_dutycycle_o[5]_i_21_n_0 ,\channel_3_dutycycle_o[5]_i_22_n_0 ,\channel_3_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_3_dutycycle_o_reg[5]_i_12_n_4 ,\channel_3_dutycycle_o_reg[5]_i_12_n_5 ,\channel_3_dutycycle_o_reg[5]_i_12_n_6 ,\channel_3_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_3_dutycycle_o[5]_i_24_n_0 ,\channel_3_dutycycle_o[5]_i_25_n_0 ,\channel_3_dutycycle_o[5]_i_26_n_0 ,\channel_3_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_3_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[5]_i_2_n_0 ,\channel_3_dutycycle_o_reg[5]_i_2_n_1 ,\channel_3_dutycycle_o_reg[5]_i_2_n_2 ,\channel_3_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[5]_i_3_n_0 ,\channel_3_dutycycle_o[5]_i_4_n_0 ,\channel_3_dutycycle_o[5]_i_5_n_0 ,\channel_3_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_3_dutycycle_counter_reg[15]_0 [1:0],\channel_3_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_3_dutycycle_o[5]_i_7_n_0 ,\channel_3_dutycycle_o[5]_i_8_n_0 ,\channel_3_dutycycle_o[5]_i_9_n_0 ,\channel_3_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_3_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_3_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[7]_i_2_n_0 ,\channel_3_dutycycle_o_reg[7]_i_2_n_1 ,\channel_3_dutycycle_o_reg[7]_i_2_n_2 ,\channel_3_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_dutycycle_o_reg[7]_i_2_n_4 ,\channel_3_dutycycle_o_reg[7]_i_2_n_5 ,\channel_3_dutycycle_o_reg[7]_i_2_n_6 ,\channel_3_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_3_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_3_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_3_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_3_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_3_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_3_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_3_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_3_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_3_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[9]_i_11_n_0 ,\channel_3_dutycycle_o_reg[9]_i_11_n_1 ,\channel_3_dutycycle_o_reg[9]_i_11_n_2 ,\channel_3_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[9]_i_12_n_0 ,\channel_3_dutycycle_o[9]_i_13_n_0 ,\channel_3_dutycycle_o[9]_i_14_n_0 ,\channel_3_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_3_dutycycle_o_reg[9]_i_11_n_4 ,\channel_3_dutycycle_o_reg[9]_i_11_n_5 ,\channel_3_dutycycle_o_reg[9]_i_11_n_6 ,\channel_3_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_3_dutycycle_o[9]_i_16_n_0 ,\channel_3_dutycycle_o[9]_i_17_n_0 ,\channel_3_dutycycle_o[9]_i_18_n_0 ,\channel_3_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_3_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_3_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_3_dutycycle_o_reg[9]_i_2_n_0 ,\channel_3_dutycycle_o_reg[9]_i_2_n_1 ,\channel_3_dutycycle_o_reg[9]_i_2_n_2 ,\channel_3_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_3_dutycycle_o[9]_i_3_n_0 ,\channel_3_dutycycle_o[9]_i_4_n_0 ,\channel_3_dutycycle_o[9]_i_5_n_0 ,\channel_3_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_3_dutycycle_counter_reg[16]_0 [1:0],\channel_3_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_3_dutycycle_o[9]_i_7_n_0 ,\channel_3_dutycycle_o[9]_i_8_n_0 ,\channel_3_dutycycle_o[9]_i_9_n_0 ,\channel_3_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_3_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_3_i),
        .Q(channel_3_stage_1),
        .R(1'b0));
  FDRE channel_3_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_3_stage_1),
        .Q(channel_3_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_3_timeout_counter[0]_i_1 
       (.I0(channel_3_stage_1),
        .I1(channel_3_stage_2),
        .O(channel_3_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_3_timeout_counter[0]_i_2 
       (.I0(channel_3_i),
        .I1(\channel_3_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_3_stage_1),
        .I3(channel_3_stage_2),
        .O(\channel_3_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_3_timeout_counter[0]_i_4 
       (.I0(channel_3_timeout_counter_reg[0]),
        .O(\channel_3_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_3_timeout_counter_reg[0]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_3_timeout_counter_reg[0]_i_3_n_0 ,\channel_3_timeout_counter_reg[0]_i_3_n_1 ,\channel_3_timeout_counter_reg[0]_i_3_n_2 ,\channel_3_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_3_timeout_counter_reg[0]_i_3_n_4 ,\channel_3_timeout_counter_reg[0]_i_3_n_5 ,\channel_3_timeout_counter_reg[0]_i_3_n_6 ,\channel_3_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_3_timeout_counter_reg[3:1],\channel_3_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[10]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[11]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[12]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[12]_i_1 
       (.CI(\channel_3_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_3_timeout_counter_reg[12]_i_1_n_0 ,\channel_3_timeout_counter_reg[12]_i_1_n_1 ,\channel_3_timeout_counter_reg[12]_i_1_n_2 ,\channel_3_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[12]_i_1_n_4 ,\channel_3_timeout_counter_reg[12]_i_1_n_5 ,\channel_3_timeout_counter_reg[12]_i_1_n_6 ,\channel_3_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[13]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[14]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[15]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[16]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[16]_i_1 
       (.CI(\channel_3_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_3_timeout_counter_reg[16]_i_1_n_0 ,\channel_3_timeout_counter_reg[16]_i_1_n_1 ,\channel_3_timeout_counter_reg[16]_i_1_n_2 ,\channel_3_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[16]_i_1_n_4 ,\channel_3_timeout_counter_reg[16]_i_1_n_5 ,\channel_3_timeout_counter_reg[16]_i_1_n_6 ,\channel_3_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[17]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[18]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[19]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_3_timeout_counter_reg[1]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[20]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[20]_i_1 
       (.CI(\channel_3_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_3_timeout_counter_reg[20]_i_1_n_0 ,\channel_3_timeout_counter_reg[20]_i_1_n_1 ,\channel_3_timeout_counter_reg[20]_i_1_n_2 ,\channel_3_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[20]_i_1_n_4 ,\channel_3_timeout_counter_reg[20]_i_1_n_5 ,\channel_3_timeout_counter_reg[20]_i_1_n_6 ,\channel_3_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[21]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[22]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[23]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[24]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[24]_i_1 
       (.CI(\channel_3_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_3_timeout_counter_reg[24]_i_1_n_0 ,\channel_3_timeout_counter_reg[24]_i_1_n_1 ,\channel_3_timeout_counter_reg[24]_i_1_n_2 ,\channel_3_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[24]_i_1_n_4 ,\channel_3_timeout_counter_reg[24]_i_1_n_5 ,\channel_3_timeout_counter_reg[24]_i_1_n_6 ,\channel_3_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[25]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[26]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[27]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[28]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[28]_i_1 
       (.CI(\channel_3_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_3_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_3_timeout_counter_reg[28]_i_1_n_1 ,\channel_3_timeout_counter_reg[28]_i_1_n_2 ,\channel_3_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[28]_i_1_n_4 ,\channel_3_timeout_counter_reg[28]_i_1_n_5 ,\channel_3_timeout_counter_reg[28]_i_1_n_6 ,\channel_3_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[29]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_3_timeout_counter_reg[2]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[30]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[31]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_3_timeout_counter_reg[3]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[4]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[4]_i_1 
       (.CI(\channel_3_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_3_timeout_counter_reg[4]_i_1_n_0 ,\channel_3_timeout_counter_reg[4]_i_1_n_1 ,\channel_3_timeout_counter_reg[4]_i_1_n_2 ,\channel_3_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[4]_i_1_n_4 ,\channel_3_timeout_counter_reg[4]_i_1_n_5 ,\channel_3_timeout_counter_reg[4]_i_1_n_6 ,\channel_3_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[5]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_3_timeout_counter_reg[6]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_3_timeout_counter_reg[7]),
        .R(channel_3_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_3_timeout_counter_reg[8]),
        .R(channel_3_dutycycle_counter0));
  CARRY4 \channel_3_timeout_counter_reg[8]_i_1 
       (.CI(\channel_3_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_3_timeout_counter_reg[8]_i_1_n_0 ,\channel_3_timeout_counter_reg[8]_i_1_n_1 ,\channel_3_timeout_counter_reg[8]_i_1_n_2 ,\channel_3_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_3_timeout_counter_reg[8]_i_1_n_4 ,\channel_3_timeout_counter_reg[8]_i_1_n_5 ,\channel_3_timeout_counter_reg[8]_i_1_n_6 ,\channel_3_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_3_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_3_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_3_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_3_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_3_timeout_counter_reg[9]),
        .R(channel_3_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_4_dutycycle_counter[0]_i_1 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_4_i),
        .I2(channel_4_stage_1),
        .I3(channel_4_stage_2),
        .O(\channel_4_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_dutycycle_counter[0]_i_3 
       (.I0(channel_4_dutycycle_counter_reg[0]),
        .O(\channel_4_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_4_dutycycle_counter_reg[0]),
        .S(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_4_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_4_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_4_dutycycle_counter_reg[3:1],\channel_4_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_4_dutycycle_counter_reg[10]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_4_dutycycle_counter_reg[11]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_4_dutycycle_counter_reg[12]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_4_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_4_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_4_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_4_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_4_dutycycle_counter_reg[13]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_4_dutycycle_counter_reg[14]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_4_dutycycle_counter_reg[15]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_4_dutycycle_counter_reg[16]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_4_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_4_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_4_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_4_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_4_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_4_dutycycle_counter_reg[17]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_4_dutycycle_counter_reg[1]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_4_dutycycle_counter_reg[2]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_4_dutycycle_counter_reg[3]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_4_dutycycle_counter_reg[4]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_4_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_4_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_4_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_4_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_4_dutycycle_counter_reg[5]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_4_dutycycle_counter_reg[6]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_4_dutycycle_counter_reg[7]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_4_dutycycle_counter_reg[8]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_4_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_4_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_4_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_4_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_4_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_4_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_4_dutycycle_counter_reg[9]),
        .R(channel_4_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[0]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_4_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[10]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_4_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_4_dutycycle_o[11]_i_1 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_4_stage_2),
        .I2(channel_4_stage_1),
        .O(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_10 
       (.I0(channel_4_timeout_counter_reg[30]),
        .I1(channel_4_timeout_counter_reg[31]),
        .O(\channel_4_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_4_dutycycle_o[11]_i_100 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(\channel_4_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_4_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[11]_i_101 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(\channel_4_dutycycle_counter_reg[7]_0 ),
        .O(\channel_4_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_11 
       (.I0(channel_4_timeout_counter_reg[28]),
        .I1(channel_4_timeout_counter_reg[29]),
        .O(\channel_4_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_12 
       (.I0(channel_4_timeout_counter_reg[30]),
        .I1(channel_4_timeout_counter_reg[31]),
        .O(\channel_4_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_13 
       (.I0(channel_4_timeout_counter_reg[28]),
        .I1(channel_4_timeout_counter_reg[29]),
        .O(\channel_4_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_14 
       (.I0(channel_4_timeout_counter_reg[26]),
        .I1(channel_4_timeout_counter_reg[27]),
        .O(\channel_4_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_15 
       (.I0(channel_4_timeout_counter_reg[24]),
        .I1(channel_4_timeout_counter_reg[25]),
        .O(\channel_4_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[11]_i_16 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_4_dutycycle_o[11]_i_17 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_4_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[11]_i_18 
       (.I0(\channel_4_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_4_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_2 
       (.I0(channel_4_stage_2),
        .I1(channel_4_stage_1),
        .O(\channel_4_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_20 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_21 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_22 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_23 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_24 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_4_dutycycle_o_reg[0]_0 ),
        .I3(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_25 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_26 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_27 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[11]_i_3 
       (.I0(\channel_4_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_4_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_4_dutycycle_o[11]_i_31 
       (.I0(channel_4_timeout_counter_reg[22]),
        .I1(channel_4_timeout_counter_reg[23]),
        .O(\channel_4_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_4_dutycycle_o[11]_i_32 
       (.I0(channel_4_timeout_counter_reg[20]),
        .I1(channel_4_timeout_counter_reg[21]),
        .O(\channel_4_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_33 
       (.I0(channel_4_timeout_counter_reg[18]),
        .I1(channel_4_timeout_counter_reg[19]),
        .O(\channel_4_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_34 
       (.I0(channel_4_timeout_counter_reg[16]),
        .I1(channel_4_timeout_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_39 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_40 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_41 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_42 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_43 
       (.I0(channel_4_dutycycle_counter_reg[12]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_44 
       (.I0(channel_4_dutycycle_counter_reg[11]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_45 
       (.I0(channel_4_dutycycle_counter_reg[10]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_46 
       (.I0(channel_4_dutycycle_counter_reg[9]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_4_dutycycle_o[11]_i_57 
       (.I0(channel_4_timeout_counter_reg[12]),
        .I1(channel_4_timeout_counter_reg[13]),
        .O(\channel_4_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_58 
       (.I0(channel_4_timeout_counter_reg[10]),
        .I1(channel_4_timeout_counter_reg[11]),
        .O(\channel_4_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_4_dutycycle_o[11]_i_59 
       (.I0(channel_4_timeout_counter_reg[14]),
        .I1(channel_4_timeout_counter_reg[15]),
        .O(\channel_4_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_60 
       (.I0(channel_4_timeout_counter_reg[13]),
        .I1(channel_4_timeout_counter_reg[12]),
        .O(\channel_4_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_61 
       (.I0(channel_4_timeout_counter_reg[10]),
        .I1(channel_4_timeout_counter_reg[11]),
        .O(\channel_4_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_62 
       (.I0(channel_4_timeout_counter_reg[8]),
        .I1(channel_4_timeout_counter_reg[9]),
        .O(\channel_4_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_dutycycle_o[11]_i_63 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_64 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .I1(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_dutycycle_o[11]_i_65 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[11]_i_66 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[11]_i_67 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_4_dutycycle_o[11]_i_68 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[17]),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_70 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_71 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_4_dutycycle_o[11]_i_72 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_4_dutycycle_o[11]_i_73 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_74 
       (.I0(channel_4_dutycycle_counter_reg[8]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_75 
       (.I0(channel_4_dutycycle_counter_reg[7]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_4_dutycycle_o[11]_i_76 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_4_dutycycle_o[11]_i_77 
       (.I0(channel_4_dutycycle_counter_reg[5]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_87 
       (.I0(channel_4_timeout_counter_reg[6]),
        .I1(channel_4_timeout_counter_reg[7]),
        .O(\channel_4_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_88 
       (.I0(channel_4_timeout_counter_reg[4]),
        .I1(channel_4_timeout_counter_reg[5]),
        .O(\channel_4_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_89 
       (.I0(channel_4_timeout_counter_reg[2]),
        .I1(channel_4_timeout_counter_reg[3]),
        .O(\channel_4_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[11]_i_90 
       (.I0(channel_4_timeout_counter_reg[0]),
        .I1(channel_4_timeout_counter_reg[1]),
        .O(\channel_4_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_91 
       (.I0(channel_4_timeout_counter_reg[6]),
        .I1(channel_4_timeout_counter_reg[7]),
        .O(\channel_4_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_92 
       (.I0(channel_4_timeout_counter_reg[4]),
        .I1(channel_4_timeout_counter_reg[5]),
        .O(\channel_4_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_93 
       (.I0(channel_4_timeout_counter_reg[2]),
        .I1(channel_4_timeout_counter_reg[3]),
        .O(\channel_4_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_4_dutycycle_o[11]_i_94 
       (.I0(channel_4_timeout_counter_reg[0]),
        .I1(channel_4_timeout_counter_reg[1]),
        .O(\channel_4_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_95 
       (.I0(\channel_4_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[11]_i_96 
       (.I0(\channel_4_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_4_dutycycle_o[11]_i_97 
       (.I0(\channel_4_dutycycle_counter_reg[7]_0 ),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .O(\channel_4_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_4_dutycycle_o[11]_i_98 
       (.I0(channel_4_dutycycle_counter_reg[4]),
        .I1(\channel_4_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_4_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[11]_i_99 
       (.I0(channel_4_dutycycle_counter_reg[3]),
        .I1(\channel_4_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_4_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[1]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_4_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_10 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .I3(\channel_4_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_11 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[5]),
        .I3(\channel_4_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_13 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_14 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[2]),
        .O(\channel_4_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_15 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[1]),
        .O(\channel_4_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_4_dutycycle_o[1]_i_16 
       (.I0(channel_4_dutycycle_counter_reg[1]),
        .I1(\channel_4_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_4_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_4_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_17 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .I3(\channel_4_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_18 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[3]),
        .I3(\channel_4_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_19 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[2]),
        .I3(\channel_4_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_4_dutycycle_o[1]_i_20 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[1]),
        .I3(\channel_4_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_4_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_4_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_4_dutycycle_o[1]_i_26 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[0]),
        .O(\channel_4_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_31 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[12]),
        .I2(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_32 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(channel_4_dutycycle_counter_reg[11]),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_33 
       (.I0(channel_4_dutycycle_counter_reg[12]),
        .I1(channel_4_dutycycle_counter_reg[10]),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_34 
       (.I0(channel_4_dutycycle_counter_reg[11]),
        .I1(channel_4_dutycycle_counter_reg[9]),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_35 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[12]),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .I3(channel_4_dutycycle_counter_reg[13]),
        .I4(channel_4_dutycycle_counter_reg[15]),
        .I5(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_36 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[11]),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .I3(channel_4_dutycycle_counter_reg[12]),
        .I4(channel_4_dutycycle_counter_reg[14]),
        .I5(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_37 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[10]),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .I3(channel_4_dutycycle_counter_reg[11]),
        .I4(channel_4_dutycycle_counter_reg[13]),
        .I5(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_38 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(channel_4_dutycycle_counter_reg[9]),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .I3(channel_4_dutycycle_counter_reg[10]),
        .I4(channel_4_dutycycle_counter_reg[12]),
        .I5(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_39 
       (.I0(channel_4_dutycycle_counter_reg[10]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_4 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_40 
       (.I0(channel_4_dutycycle_counter_reg[9]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_41 
       (.I0(channel_4_dutycycle_counter_reg[8]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_42 
       (.I0(channel_4_dutycycle_counter_reg[7]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .I2(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_43 
       (.I0(channel_4_dutycycle_counter_reg[8]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .I3(channel_4_dutycycle_counter_reg[11]),
        .I4(channel_4_dutycycle_counter_reg[6]),
        .I5(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_44 
       (.I0(channel_4_dutycycle_counter_reg[7]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .I3(channel_4_dutycycle_counter_reg[10]),
        .I4(channel_4_dutycycle_counter_reg[5]),
        .I5(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_45 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .I3(channel_4_dutycycle_counter_reg[9]),
        .I4(channel_4_dutycycle_counter_reg[4]),
        .I5(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_46 
       (.I0(channel_4_dutycycle_counter_reg[5]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .I3(channel_4_dutycycle_counter_reg[8]),
        .I4(channel_4_dutycycle_counter_reg[3]),
        .I5(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_5 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_52 
       (.I0(channel_4_dutycycle_counter_reg[10]),
        .I1(channel_4_dutycycle_counter_reg[8]),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_53 
       (.I0(channel_4_dutycycle_counter_reg[9]),
        .I1(channel_4_dutycycle_counter_reg[7]),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_54 
       (.I0(channel_4_dutycycle_counter_reg[8]),
        .I1(channel_4_dutycycle_counter_reg[6]),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_55 
       (.I0(channel_4_dutycycle_counter_reg[7]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_56 
       (.I0(channel_4_dutycycle_counter_reg[12]),
        .I1(channel_4_dutycycle_counter_reg[8]),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .I3(channel_4_dutycycle_counter_reg[9]),
        .I4(channel_4_dutycycle_counter_reg[11]),
        .I5(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_57 
       (.I0(channel_4_dutycycle_counter_reg[11]),
        .I1(channel_4_dutycycle_counter_reg[7]),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .I3(channel_4_dutycycle_counter_reg[8]),
        .I4(channel_4_dutycycle_counter_reg[10]),
        .I5(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_58 
       (.I0(channel_4_dutycycle_counter_reg[10]),
        .I1(channel_4_dutycycle_counter_reg[6]),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .I3(channel_4_dutycycle_counter_reg[7]),
        .I4(channel_4_dutycycle_counter_reg[9]),
        .I5(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_59 
       (.I0(channel_4_dutycycle_counter_reg[9]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .I3(channel_4_dutycycle_counter_reg[6]),
        .I4(channel_4_dutycycle_counter_reg[8]),
        .I5(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_6 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_60 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_61 
       (.I0(channel_4_dutycycle_counter_reg[5]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_62 
       (.I0(channel_4_dutycycle_counter_reg[4]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_63 
       (.I0(channel_4_dutycycle_counter_reg[3]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_64 
       (.I0(channel_4_dutycycle_counter_reg[8]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .I3(channel_4_dutycycle_counter_reg[5]),
        .I4(channel_4_dutycycle_counter_reg[7]),
        .I5(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_65 
       (.I0(channel_4_dutycycle_counter_reg[7]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .I2(channel_4_dutycycle_counter_reg[5]),
        .I3(channel_4_dutycycle_counter_reg[4]),
        .I4(channel_4_dutycycle_counter_reg[6]),
        .I5(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_66 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .I3(channel_4_dutycycle_counter_reg[3]),
        .I4(channel_4_dutycycle_counter_reg[5]),
        .I5(channel_4_dutycycle_counter_reg[7]),
        .O(\channel_4_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_67 
       (.I0(channel_4_dutycycle_counter_reg[5]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[3]),
        .I3(channel_4_dutycycle_counter_reg[4]),
        .I4(channel_4_dutycycle_counter_reg[2]),
        .I5(channel_4_dutycycle_counter_reg[6]),
        .O(\channel_4_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_69 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[1]_i_7 
       (.I0(\channel_4_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_4_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_4_dutycycle_o[1]_i_70 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_71 
       (.I0(channel_4_dutycycle_counter_reg[4]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[6]),
        .I3(channel_4_dutycycle_counter_reg[7]),
        .I4(channel_4_dutycycle_counter_reg[2]),
        .I5(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_4_dutycycle_o[1]_i_72 
       (.I0(channel_4_dutycycle_counter_reg[6]),
        .I1(channel_4_dutycycle_counter_reg[1]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .I3(channel_4_dutycycle_counter_reg[5]),
        .I4(channel_4_dutycycle_counter_reg[0]),
        .O(\channel_4_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_4_dutycycle_o[1]_i_73 
       (.I0(channel_4_dutycycle_counter_reg[0]),
        .I1(channel_4_dutycycle_counter_reg[5]),
        .I2(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[1]_i_74 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[1]_i_75 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_4_dutycycle_o[1]_i_76 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .O(\channel_4_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_4_dutycycle_o[1]_i_77 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .O(\channel_4_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[1]_i_78 
       (.I0(channel_4_dutycycle_counter_reg[4]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .I2(channel_4_dutycycle_counter_reg[2]),
        .I3(channel_4_dutycycle_counter_reg[3]),
        .I4(channel_4_dutycycle_counter_reg[1]),
        .I5(channel_4_dutycycle_counter_reg[5]),
        .O(\channel_4_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_4_dutycycle_o[1]_i_79 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .I2(channel_4_dutycycle_counter_reg[4]),
        .I3(channel_4_dutycycle_counter_reg[1]),
        .I4(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_8 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .I3(\channel_4_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_4_dutycycle_o[1]_i_80 
       (.I0(channel_4_dutycycle_counter_reg[0]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .I2(channel_4_dutycycle_counter_reg[1]),
        .I3(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_4_dutycycle_o[1]_i_81 
       (.I0(channel_4_dutycycle_counter_reg[2]),
        .I1(channel_4_dutycycle_counter_reg[0]),
        .O(\channel_4_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[1]_i_82 
       (.I0(channel_4_dutycycle_counter_reg[1]),
        .I1(channel_4_dutycycle_counter_reg[3]),
        .O(\channel_4_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[1]_i_83 
       (.I0(channel_4_dutycycle_counter_reg[0]),
        .I1(channel_4_dutycycle_counter_reg[2]),
        .O(\channel_4_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_dutycycle_o[1]_i_84 
       (.I0(channel_4_dutycycle_counter_reg[1]),
        .O(\channel_4_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[1]_i_9 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[7]),
        .I3(\channel_4_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_4_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[2]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_4_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[3]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_4_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_dutycycle_o[3]_i_3 
       (.I0(\channel_4_dutycycle_counter_reg[7]_0 ),
        .O(\channel_4_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[4]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_4_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[5]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_4_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[5]_i_10 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .I3(\channel_4_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_4_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[5]_i_13 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_dutycycle_o[5]_i_14 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[5]_i_15 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[13]),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_4_dutycycle_o[5]_i_16 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_4_dutycycle_o[5]_i_17 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .I1(channel_4_dutycycle_counter_reg[15]),
        .I2(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_4_dutycycle_o[5]_i_18 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[14]),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_4_dutycycle_o[5]_i_19 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .I1(channel_4_dutycycle_counter_reg[13]),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .I3(channel_4_dutycycle_counter_reg[16]),
        .I4(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[5]_i_20 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[9]),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[5]_i_21 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(channel_4_dutycycle_counter_reg[8]),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[5]_i_22 
       (.I0(channel_4_dutycycle_counter_reg[12]),
        .I1(channel_4_dutycycle_counter_reg[7]),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[5]_i_23 
       (.I0(channel_4_dutycycle_counter_reg[11]),
        .I1(channel_4_dutycycle_counter_reg[6]),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[5]_i_24 
       (.I0(channel_4_dutycycle_counter_reg[12]),
        .I1(channel_4_dutycycle_counter_reg[9]),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .I3(channel_4_dutycycle_counter_reg[15]),
        .I4(channel_4_dutycycle_counter_reg[10]),
        .I5(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[5]_i_25 
       (.I0(channel_4_dutycycle_counter_reg[11]),
        .I1(channel_4_dutycycle_counter_reg[8]),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .I3(channel_4_dutycycle_counter_reg[14]),
        .I4(channel_4_dutycycle_counter_reg[9]),
        .I5(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[5]_i_26 
       (.I0(channel_4_dutycycle_counter_reg[10]),
        .I1(channel_4_dutycycle_counter_reg[7]),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .I3(channel_4_dutycycle_counter_reg[13]),
        .I4(channel_4_dutycycle_counter_reg[8]),
        .I5(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[5]_i_27 
       (.I0(channel_4_dutycycle_counter_reg[9]),
        .I1(channel_4_dutycycle_counter_reg[6]),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .I3(channel_4_dutycycle_counter_reg[12]),
        .I4(channel_4_dutycycle_counter_reg[7]),
        .I5(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[5]_i_3 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .O(\channel_4_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[5]_i_4 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .O(\channel_4_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[5]_i_5 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[9]),
        .O(\channel_4_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_4_dutycycle_o[5]_i_6 
       (.I0(\channel_4_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[8]),
        .O(\channel_4_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_4_dutycycle_o[5]_i_7 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .I3(\channel_4_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_4_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[5]_i_8 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[11]),
        .I3(\channel_4_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_4_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_4_dutycycle_o[5]_i_9 
       (.I0(\channel_4_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_4_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[10]),
        .I3(\channel_4_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_4_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[6]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_4_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[7]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_4_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[8]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_4_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_4_dutycycle_o[9]_i_1 
       (.I0(\channel_4_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_4_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(\channel_4_dutycycle_o_reg[0]_0 ),
        .I4(\channel_4_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_4_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_4_dutycycle_o[9]_i_10 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .I3(\channel_4_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_4_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_4_dutycycle_o[9]_i_12 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_13 
       (.I0(channel_4_dutycycle_counter_reg[17]),
        .I1(channel_4_dutycycle_counter_reg[12]),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_14 
       (.I0(channel_4_dutycycle_counter_reg[16]),
        .I1(channel_4_dutycycle_counter_reg[11]),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_15 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[10]),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_4_dutycycle_o[9]_i_16 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(channel_4_dutycycle_counter_reg[16]),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .I3(channel_4_dutycycle_counter_reg[17]),
        .O(\channel_4_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_4_dutycycle_o[9]_i_17 
       (.I0(channel_4_dutycycle_counter_reg[15]),
        .I1(channel_4_dutycycle_counter_reg[12]),
        .I2(channel_4_dutycycle_counter_reg[17]),
        .I3(channel_4_dutycycle_counter_reg[13]),
        .I4(channel_4_dutycycle_counter_reg[16]),
        .O(\channel_4_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[9]_i_18 
       (.I0(channel_4_dutycycle_counter_reg[14]),
        .I1(channel_4_dutycycle_counter_reg[11]),
        .I2(channel_4_dutycycle_counter_reg[16]),
        .I3(channel_4_dutycycle_counter_reg[17]),
        .I4(channel_4_dutycycle_counter_reg[12]),
        .I5(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_4_dutycycle_o[9]_i_19 
       (.I0(channel_4_dutycycle_counter_reg[13]),
        .I1(channel_4_dutycycle_counter_reg[10]),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .I3(channel_4_dutycycle_counter_reg[16]),
        .I4(channel_4_dutycycle_counter_reg[11]),
        .I5(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_3 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .O(\channel_4_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_4 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .O(\channel_4_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_5 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_4_dutycycle_counter_reg[13]),
        .O(\channel_4_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_4_dutycycle_o[9]_i_6 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[12]),
        .O(\channel_4_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_4_dutycycle_o[9]_i_7 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_4_dutycycle_counter_reg[16]),
        .I3(\channel_4_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_4_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_4_dutycycle_o[9]_i_8 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_4_dutycycle_counter_reg[15]),
        .I3(\channel_4_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_4_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_4_dutycycle_o[9]_i_9 
       (.I0(\channel_4_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_4_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_4_dutycycle_counter_reg[14]),
        .I3(\channel_4_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_4_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_19_n_0 ,\channel_4_dutycycle_o_reg[11]_i_19_n_1 ,\channel_4_dutycycle_o_reg[11]_i_19_n_2 ,\channel_4_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_39_n_0 ,\channel_4_dutycycle_o[11]_i_40_n_0 ,\channel_4_dutycycle_o[11]_i_41_n_0 ,\channel_4_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_43_n_0 ,\channel_4_dutycycle_o[11]_i_44_n_0 ,\channel_4_dutycycle_o[11]_i_45_n_0 ,\channel_4_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_30_n_0 ,\channel_4_dutycycle_o_reg[11]_i_30_n_1 ,\channel_4_dutycycle_o_reg[11]_i_30_n_2 ,\channel_4_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_4_dutycycle_o[11]_i_57_n_0 ,\channel_4_dutycycle_o[11]_i_58_n_0 ,channel_4_timeout_counter_reg[9]}),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_59_n_0 ,\channel_4_dutycycle_o[11]_i_60_n_0 ,\channel_4_dutycycle_o[11]_i_61_n_0 ,\channel_4_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_4_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_4_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_4_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_4_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_4_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_4_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_4_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_36_n_0 ,\channel_4_dutycycle_o_reg[11]_i_36_n_1 ,\channel_4_dutycycle_o_reg[11]_i_36_n_2 ,\channel_4_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_4_dutycycle_counter_reg[17:15],\channel_4_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_4_dutycycle_o_reg[11]_i_36_n_4 ,\channel_4_dutycycle_o_reg[11]_i_36_n_5 ,\channel_4_dutycycle_o_reg[11]_i_36_n_6 ,\channel_4_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_4_dutycycle_o[11]_i_65_n_0 ,\channel_4_dutycycle_o[11]_i_66_n_0 ,\channel_4_dutycycle_o[11]_i_67_n_0 ,\channel_4_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_4_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_4_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_38_n_0 ,\channel_4_dutycycle_o_reg[11]_i_38_n_1 ,\channel_4_dutycycle_o_reg[11]_i_38_n_2 ,\channel_4_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_70_n_0 ,\channel_4_dutycycle_o[11]_i_71_n_0 ,\channel_4_dutycycle_o[11]_i_72_n_0 ,\channel_4_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_74_n_0 ,\channel_4_dutycycle_o[11]_i_75_n_0 ,\channel_4_dutycycle_o[11]_i_76_n_0 ,\channel_4_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_4_n_0 ,\channel_4_dutycycle_o_reg[11]_i_4_n_1 ,\channel_4_dutycycle_o_reg[11]_i_4_n_2 ,\channel_4_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_10_n_0 ,\channel_4_dutycycle_o[11]_i_11_n_0 ,channel_4_timeout_counter_reg[27],channel_4_timeout_counter_reg[25]}),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_12_n_0 ,\channel_4_dutycycle_o[11]_i_13_n_0 ,\channel_4_dutycycle_o[11]_i_14_n_0 ,\channel_4_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_4_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_4_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_4_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_4_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_4_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_4_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_4_dutycycle_o[11]_i_17_n_0 ,\channel_4_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[11]_i_56_n_0 ,\channel_4_dutycycle_o_reg[11]_i_56_n_1 ,\channel_4_dutycycle_o_reg[11]_i_56_n_2 ,\channel_4_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_4_dutycycle_o[11]_i_87_n_0 ,\channel_4_dutycycle_o[11]_i_88_n_0 ,\channel_4_dutycycle_o[11]_i_89_n_0 ,\channel_4_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_91_n_0 ,\channel_4_dutycycle_o[11]_i_92_n_0 ,\channel_4_dutycycle_o[11]_i_93_n_0 ,\channel_4_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_6_n_0 ,\channel_4_dutycycle_o_reg[11]_i_6_n_1 ,\channel_4_dutycycle_o_reg[11]_i_6_n_2 ,\channel_4_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_20_n_0 ,\channel_4_dutycycle_o[11]_i_21_n_0 ,\channel_4_dutycycle_o[11]_i_22_n_0 ,\channel_4_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_24_n_0 ,\channel_4_dutycycle_o[11]_i_25_n_0 ,\channel_4_dutycycle_o[11]_i_26_n_0 ,\channel_4_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[11]_i_69_n_0 ,\channel_4_dutycycle_o_reg[11]_i_69_n_1 ,\channel_4_dutycycle_o_reg[11]_i_69_n_2 ,\channel_4_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[11]_i_95_n_0 ,\channel_4_dutycycle_o[11]_i_96_n_0 ,\channel_4_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_98_n_0 ,\channel_4_dutycycle_o[11]_i_99_n_0 ,\channel_4_dutycycle_o[11]_i_100_n_0 ,\channel_4_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_4_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_4_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_4_dutycycle_o_reg[11]_i_8_n_1 ,\channel_4_dutycycle_o_reg[11]_i_8_n_2 ,\channel_4_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_dutycycle_o_reg[11]_i_8_n_4 ,\channel_4_dutycycle_o_reg[11]_i_8_n_5 ,\channel_4_dutycycle_o_reg[11]_i_8_n_6 ,\channel_4_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_4_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_4_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[11]_i_9_n_0 ,\channel_4_dutycycle_o_reg[11]_i_9_n_1 ,\channel_4_dutycycle_o_reg[11]_i_9_n_2 ,\channel_4_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_4_timeout_counter_reg[19],channel_4_timeout_counter_reg[17]}),
        .O(\NLW_channel_4_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[11]_i_31_n_0 ,\channel_4_dutycycle_o[11]_i_32_n_0 ,\channel_4_dutycycle_o[11]_i_33_n_0 ,\channel_4_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_4_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_12_n_0 ,\channel_4_dutycycle_o_reg[1]_i_12_n_1 ,\channel_4_dutycycle_o_reg[1]_i_12_n_2 ,\channel_4_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_4_dutycycle_counter_reg[0],\channel_4_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[1]_i_26_n_0 ,\channel_4_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_2_n_0 ,\channel_4_dutycycle_o_reg[1]_i_2_n_1 ,\channel_4_dutycycle_o_reg[1]_i_2_n_2 ,\channel_4_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_4_n_0 ,\channel_4_dutycycle_o[1]_i_5_n_0 ,\channel_4_dutycycle_o[1]_i_6_n_0 ,\channel_4_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_4_dutycycle_counter_reg[11]_0 [0],\channel_4_dutycycle_counter_reg[7]_0 ,\NLW_channel_4_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_4_dutycycle_o[1]_i_8_n_0 ,\channel_4_dutycycle_o[1]_i_9_n_0 ,\channel_4_dutycycle_o[1]_i_10_n_0 ,\channel_4_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_21_n_0 ,\channel_4_dutycycle_o_reg[1]_i_21_n_1 ,\channel_4_dutycycle_o_reg[1]_i_21_n_2 ,\channel_4_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_31_n_0 ,\channel_4_dutycycle_o[1]_i_32_n_0 ,\channel_4_dutycycle_o[1]_i_33_n_0 ,\channel_4_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_4_dutycycle_o_reg[1]_i_21_n_4 ,\channel_4_dutycycle_o_reg[1]_i_21_n_5 ,\channel_4_dutycycle_o_reg[1]_i_21_n_6 ,\channel_4_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_4_dutycycle_o[1]_i_35_n_0 ,\channel_4_dutycycle_o[1]_i_36_n_0 ,\channel_4_dutycycle_o[1]_i_37_n_0 ,\channel_4_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_22_n_0 ,\channel_4_dutycycle_o_reg[1]_i_22_n_1 ,\channel_4_dutycycle_o_reg[1]_i_22_n_2 ,\channel_4_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_39_n_0 ,\channel_4_dutycycle_o[1]_i_40_n_0 ,\channel_4_dutycycle_o[1]_i_41_n_0 ,\channel_4_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_4_dutycycle_o_reg[1]_i_22_n_4 ,\channel_4_dutycycle_o_reg[1]_i_22_n_5 ,\channel_4_dutycycle_o_reg[1]_i_22_n_6 ,\channel_4_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_4_dutycycle_o[1]_i_43_n_0 ,\channel_4_dutycycle_o[1]_i_44_n_0 ,\channel_4_dutycycle_o[1]_i_45_n_0 ,\channel_4_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_24_n_0 ,\channel_4_dutycycle_o_reg[1]_i_24_n_1 ,\channel_4_dutycycle_o_reg[1]_i_24_n_2 ,\channel_4_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_52_n_0 ,\channel_4_dutycycle_o[1]_i_53_n_0 ,\channel_4_dutycycle_o[1]_i_54_n_0 ,\channel_4_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_4_dutycycle_o_reg[1]_i_24_n_4 ,\channel_4_dutycycle_o_reg[1]_i_24_n_5 ,\channel_4_dutycycle_o_reg[1]_i_24_n_6 ,\channel_4_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_4_dutycycle_o[1]_i_56_n_0 ,\channel_4_dutycycle_o[1]_i_57_n_0 ,\channel_4_dutycycle_o[1]_i_58_n_0 ,\channel_4_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_25_n_0 ,\channel_4_dutycycle_o_reg[1]_i_25_n_1 ,\channel_4_dutycycle_o_reg[1]_i_25_n_2 ,\channel_4_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_60_n_0 ,\channel_4_dutycycle_o[1]_i_61_n_0 ,\channel_4_dutycycle_o[1]_i_62_n_0 ,\channel_4_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_4_dutycycle_counter_reg[10]_0 [1:0],\channel_4_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_4_dutycycle_o[1]_i_64_n_0 ,\channel_4_dutycycle_o[1]_i_65_n_0 ,\channel_4_dutycycle_o[1]_i_66_n_0 ,\channel_4_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_3_n_0 ,\channel_4_dutycycle_o_reg[1]_i_3_n_1 ,\channel_4_dutycycle_o_reg[1]_i_3_n_2 ,\channel_4_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_13_n_0 ,\channel_4_dutycycle_o[1]_i_14_n_0 ,\channel_4_dutycycle_o[1]_i_15_n_0 ,\channel_4_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_4_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_4_dutycycle_o[1]_i_17_n_0 ,\channel_4_dutycycle_o[1]_i_18_n_0 ,\channel_4_dutycycle_o[1]_i_19_n_0 ,\channel_4_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[1]_i_30_n_0 ,\channel_4_dutycycle_o_reg[1]_i_30_n_1 ,\channel_4_dutycycle_o_reg[1]_i_30_n_2 ,\channel_4_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_69_n_0 ,\channel_4_dutycycle_o[1]_i_70_n_0 ,channel_4_dutycycle_counter_reg[3:2]}),
        .O({\channel_4_dutycycle_o_reg[1]_i_30_n_4 ,\channel_4_dutycycle_counter_reg[3]_0 }),
        .S({\channel_4_dutycycle_o[1]_i_71_n_0 ,\channel_4_dutycycle_o[1]_i_72_n_0 ,\channel_4_dutycycle_o[1]_i_73_n_0 ,\channel_4_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[1]_i_47_n_0 ,\channel_4_dutycycle_o_reg[1]_i_47_n_1 ,\channel_4_dutycycle_o_reg[1]_i_47_n_2 ,\channel_4_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[1]_i_75_n_0 ,\channel_4_dutycycle_o[1]_i_76_n_0 ,\channel_4_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_4_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_4_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_4_dutycycle_o[1]_i_78_n_0 ,\channel_4_dutycycle_o[1]_i_79_n_0 ,\channel_4_dutycycle_o[1]_i_80_n_0 ,\channel_4_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[1]_i_68_n_0 ,\channel_4_dutycycle_o_reg[1]_i_68_n_1 ,\channel_4_dutycycle_o_reg[1]_i_68_n_2 ,\channel_4_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_4_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_4_dutycycle_counter_reg[1]_0 ),
        .S({\channel_4_dutycycle_o[1]_i_82_n_0 ,\channel_4_dutycycle_o[1]_i_83_n_0 ,\channel_4_dutycycle_o[1]_i_84_n_0 ,channel_4_dutycycle_counter_reg[0]}));
  FDRE \channel_4_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_4_dutycycle_o_reg[3]_i_2_n_0 ,\channel_4_dutycycle_o_reg[3]_i_2_n_1 ,\channel_4_dutycycle_o_reg[3]_i_2_n_2 ,\channel_4_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_4_dutycycle_o_reg[3]_i_2_n_4 ,\channel_4_dutycycle_o_reg[3]_i_2_n_5 ,\channel_4_dutycycle_o_reg[3]_i_2_n_6 ,\channel_4_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_4_dutycycle_counter_reg[11]_0 ,\channel_4_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_4_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[5]_i_11_n_0 ,\channel_4_dutycycle_o_reg[5]_i_11_n_1 ,\channel_4_dutycycle_o_reg[5]_i_11_n_2 ,\channel_4_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_4_dutycycle_counter_reg[16],\channel_4_dutycycle_o[5]_i_13_n_0 ,\channel_4_dutycycle_o[5]_i_14_n_0 ,\channel_4_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_4_dutycycle_o_reg[5]_i_11_n_4 ,\channel_4_dutycycle_o_reg[5]_i_11_n_5 ,\channel_4_dutycycle_o_reg[5]_i_11_n_6 ,\channel_4_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_4_dutycycle_o[5]_i_16_n_0 ,\channel_4_dutycycle_o[5]_i_17_n_0 ,\channel_4_dutycycle_o[5]_i_18_n_0 ,\channel_4_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[5]_i_12_n_0 ,\channel_4_dutycycle_o_reg[5]_i_12_n_1 ,\channel_4_dutycycle_o_reg[5]_i_12_n_2 ,\channel_4_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[5]_i_20_n_0 ,\channel_4_dutycycle_o[5]_i_21_n_0 ,\channel_4_dutycycle_o[5]_i_22_n_0 ,\channel_4_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_4_dutycycle_o_reg[5]_i_12_n_4 ,\channel_4_dutycycle_o_reg[5]_i_12_n_5 ,\channel_4_dutycycle_o_reg[5]_i_12_n_6 ,\channel_4_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_4_dutycycle_o[5]_i_24_n_0 ,\channel_4_dutycycle_o[5]_i_25_n_0 ,\channel_4_dutycycle_o[5]_i_26_n_0 ,\channel_4_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_4_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[5]_i_2_n_0 ,\channel_4_dutycycle_o_reg[5]_i_2_n_1 ,\channel_4_dutycycle_o_reg[5]_i_2_n_2 ,\channel_4_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[5]_i_3_n_0 ,\channel_4_dutycycle_o[5]_i_4_n_0 ,\channel_4_dutycycle_o[5]_i_5_n_0 ,\channel_4_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_4_dutycycle_counter_reg[15]_0 [1:0],\channel_4_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_4_dutycycle_o[5]_i_7_n_0 ,\channel_4_dutycycle_o[5]_i_8_n_0 ,\channel_4_dutycycle_o[5]_i_9_n_0 ,\channel_4_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_4_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_4_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[7]_i_2_n_0 ,\channel_4_dutycycle_o_reg[7]_i_2_n_1 ,\channel_4_dutycycle_o_reg[7]_i_2_n_2 ,\channel_4_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_dutycycle_o_reg[7]_i_2_n_4 ,\channel_4_dutycycle_o_reg[7]_i_2_n_5 ,\channel_4_dutycycle_o_reg[7]_i_2_n_6 ,\channel_4_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_4_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_4_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_4_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_4_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_4_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_4_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_4_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_4_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_4_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[9]_i_11_n_0 ,\channel_4_dutycycle_o_reg[9]_i_11_n_1 ,\channel_4_dutycycle_o_reg[9]_i_11_n_2 ,\channel_4_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[9]_i_12_n_0 ,\channel_4_dutycycle_o[9]_i_13_n_0 ,\channel_4_dutycycle_o[9]_i_14_n_0 ,\channel_4_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_4_dutycycle_o_reg[9]_i_11_n_4 ,\channel_4_dutycycle_o_reg[9]_i_11_n_5 ,\channel_4_dutycycle_o_reg[9]_i_11_n_6 ,\channel_4_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_4_dutycycle_o[9]_i_16_n_0 ,\channel_4_dutycycle_o[9]_i_17_n_0 ,\channel_4_dutycycle_o[9]_i_18_n_0 ,\channel_4_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_4_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_4_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_4_dutycycle_o_reg[9]_i_2_n_0 ,\channel_4_dutycycle_o_reg[9]_i_2_n_1 ,\channel_4_dutycycle_o_reg[9]_i_2_n_2 ,\channel_4_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_4_dutycycle_o[9]_i_3_n_0 ,\channel_4_dutycycle_o[9]_i_4_n_0 ,\channel_4_dutycycle_o[9]_i_5_n_0 ,\channel_4_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_4_dutycycle_counter_reg[16]_0 [1:0],\channel_4_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_4_dutycycle_o[9]_i_7_n_0 ,\channel_4_dutycycle_o[9]_i_8_n_0 ,\channel_4_dutycycle_o[9]_i_9_n_0 ,\channel_4_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_4_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_4_i),
        .Q(channel_4_stage_1),
        .R(1'b0));
  FDRE channel_4_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_4_stage_1),
        .Q(channel_4_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_4_timeout_counter[0]_i_1 
       (.I0(channel_4_stage_1),
        .I1(channel_4_stage_2),
        .O(channel_4_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_4_timeout_counter[0]_i_2 
       (.I0(channel_4_i),
        .I1(\channel_4_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_4_stage_1),
        .I3(channel_4_stage_2),
        .O(\channel_4_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_4_timeout_counter[0]_i_4 
       (.I0(channel_4_timeout_counter_reg[0]),
        .O(\channel_4_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_4_timeout_counter_reg[0]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_4_timeout_counter_reg[0]_i_3_n_0 ,\channel_4_timeout_counter_reg[0]_i_3_n_1 ,\channel_4_timeout_counter_reg[0]_i_3_n_2 ,\channel_4_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_4_timeout_counter_reg[0]_i_3_n_4 ,\channel_4_timeout_counter_reg[0]_i_3_n_5 ,\channel_4_timeout_counter_reg[0]_i_3_n_6 ,\channel_4_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_4_timeout_counter_reg[3:1],\channel_4_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[10]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[11]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[12]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[12]_i_1 
       (.CI(\channel_4_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_4_timeout_counter_reg[12]_i_1_n_0 ,\channel_4_timeout_counter_reg[12]_i_1_n_1 ,\channel_4_timeout_counter_reg[12]_i_1_n_2 ,\channel_4_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[12]_i_1_n_4 ,\channel_4_timeout_counter_reg[12]_i_1_n_5 ,\channel_4_timeout_counter_reg[12]_i_1_n_6 ,\channel_4_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[13]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[14]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[15]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[16]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[16]_i_1 
       (.CI(\channel_4_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_4_timeout_counter_reg[16]_i_1_n_0 ,\channel_4_timeout_counter_reg[16]_i_1_n_1 ,\channel_4_timeout_counter_reg[16]_i_1_n_2 ,\channel_4_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[16]_i_1_n_4 ,\channel_4_timeout_counter_reg[16]_i_1_n_5 ,\channel_4_timeout_counter_reg[16]_i_1_n_6 ,\channel_4_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[17]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[18]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[19]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_4_timeout_counter_reg[1]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[20]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[20]_i_1 
       (.CI(\channel_4_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_4_timeout_counter_reg[20]_i_1_n_0 ,\channel_4_timeout_counter_reg[20]_i_1_n_1 ,\channel_4_timeout_counter_reg[20]_i_1_n_2 ,\channel_4_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[20]_i_1_n_4 ,\channel_4_timeout_counter_reg[20]_i_1_n_5 ,\channel_4_timeout_counter_reg[20]_i_1_n_6 ,\channel_4_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[21]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[22]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[23]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[24]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[24]_i_1 
       (.CI(\channel_4_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_4_timeout_counter_reg[24]_i_1_n_0 ,\channel_4_timeout_counter_reg[24]_i_1_n_1 ,\channel_4_timeout_counter_reg[24]_i_1_n_2 ,\channel_4_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[24]_i_1_n_4 ,\channel_4_timeout_counter_reg[24]_i_1_n_5 ,\channel_4_timeout_counter_reg[24]_i_1_n_6 ,\channel_4_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[25]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[26]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[27]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[28]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[28]_i_1 
       (.CI(\channel_4_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_4_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_4_timeout_counter_reg[28]_i_1_n_1 ,\channel_4_timeout_counter_reg[28]_i_1_n_2 ,\channel_4_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[28]_i_1_n_4 ,\channel_4_timeout_counter_reg[28]_i_1_n_5 ,\channel_4_timeout_counter_reg[28]_i_1_n_6 ,\channel_4_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[29]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_4_timeout_counter_reg[2]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[30]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[31]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_4_timeout_counter_reg[3]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[4]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[4]_i_1 
       (.CI(\channel_4_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_4_timeout_counter_reg[4]_i_1_n_0 ,\channel_4_timeout_counter_reg[4]_i_1_n_1 ,\channel_4_timeout_counter_reg[4]_i_1_n_2 ,\channel_4_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[4]_i_1_n_4 ,\channel_4_timeout_counter_reg[4]_i_1_n_5 ,\channel_4_timeout_counter_reg[4]_i_1_n_6 ,\channel_4_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[5]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_4_timeout_counter_reg[6]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_4_timeout_counter_reg[7]),
        .R(channel_4_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_4_timeout_counter_reg[8]),
        .R(channel_4_dutycycle_counter0));
  CARRY4 \channel_4_timeout_counter_reg[8]_i_1 
       (.CI(\channel_4_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_4_timeout_counter_reg[8]_i_1_n_0 ,\channel_4_timeout_counter_reg[8]_i_1_n_1 ,\channel_4_timeout_counter_reg[8]_i_1_n_2 ,\channel_4_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_4_timeout_counter_reg[8]_i_1_n_4 ,\channel_4_timeout_counter_reg[8]_i_1_n_5 ,\channel_4_timeout_counter_reg[8]_i_1_n_6 ,\channel_4_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_4_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_4_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_4_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_4_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_4_timeout_counter_reg[9]),
        .R(channel_4_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_5_dutycycle_counter[0]_i_1 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_5_i),
        .I2(channel_5_stage_1),
        .I3(channel_5_stage_2),
        .O(\channel_5_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_dutycycle_counter[0]_i_3 
       (.I0(channel_5_dutycycle_counter_reg[0]),
        .O(\channel_5_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_5_dutycycle_counter_reg[0]),
        .S(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_5_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_5_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_5_dutycycle_counter_reg[3:1],\channel_5_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_5_dutycycle_counter_reg[10]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_5_dutycycle_counter_reg[11]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_5_dutycycle_counter_reg[12]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_5_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_5_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_5_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_5_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_5_dutycycle_counter_reg[13]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_5_dutycycle_counter_reg[14]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_5_dutycycle_counter_reg[15]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_5_dutycycle_counter_reg[16]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_5_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_5_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_5_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_5_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_5_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_5_dutycycle_counter_reg[17]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_5_dutycycle_counter_reg[1]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_5_dutycycle_counter_reg[2]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_5_dutycycle_counter_reg[3]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_5_dutycycle_counter_reg[4]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_5_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_5_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_5_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_5_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_5_dutycycle_counter_reg[5]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_5_dutycycle_counter_reg[6]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_5_dutycycle_counter_reg[7]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_5_dutycycle_counter_reg[8]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_5_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_5_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_5_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_5_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_5_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_5_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_5_dutycycle_counter_reg[9]),
        .R(channel_5_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[0]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_5_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[10]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_5_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_5_dutycycle_o[11]_i_1 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_5_stage_2),
        .I2(channel_5_stage_1),
        .O(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_10 
       (.I0(channel_5_timeout_counter_reg[30]),
        .I1(channel_5_timeout_counter_reg[31]),
        .O(\channel_5_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_5_dutycycle_o[11]_i_100 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(\channel_5_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_5_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[11]_i_101 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(\channel_5_dutycycle_counter_reg[7]_0 ),
        .O(\channel_5_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_11 
       (.I0(channel_5_timeout_counter_reg[28]),
        .I1(channel_5_timeout_counter_reg[29]),
        .O(\channel_5_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_12 
       (.I0(channel_5_timeout_counter_reg[30]),
        .I1(channel_5_timeout_counter_reg[31]),
        .O(\channel_5_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_13 
       (.I0(channel_5_timeout_counter_reg[28]),
        .I1(channel_5_timeout_counter_reg[29]),
        .O(\channel_5_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_14 
       (.I0(channel_5_timeout_counter_reg[26]),
        .I1(channel_5_timeout_counter_reg[27]),
        .O(\channel_5_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_15 
       (.I0(channel_5_timeout_counter_reg[24]),
        .I1(channel_5_timeout_counter_reg[25]),
        .O(\channel_5_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[11]_i_16 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_5_dutycycle_o[11]_i_17 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_5_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[11]_i_18 
       (.I0(\channel_5_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_5_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_2 
       (.I0(channel_5_stage_2),
        .I1(channel_5_stage_1),
        .O(\channel_5_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_20 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_21 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_22 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_23 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_24 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_5_dutycycle_o_reg[0]_0 ),
        .I3(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_25 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_26 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_27 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[11]_i_3 
       (.I0(\channel_5_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_5_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_5_dutycycle_o[11]_i_31 
       (.I0(channel_5_timeout_counter_reg[22]),
        .I1(channel_5_timeout_counter_reg[23]),
        .O(\channel_5_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_5_dutycycle_o[11]_i_32 
       (.I0(channel_5_timeout_counter_reg[20]),
        .I1(channel_5_timeout_counter_reg[21]),
        .O(\channel_5_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_33 
       (.I0(channel_5_timeout_counter_reg[18]),
        .I1(channel_5_timeout_counter_reg[19]),
        .O(\channel_5_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_34 
       (.I0(channel_5_timeout_counter_reg[16]),
        .I1(channel_5_timeout_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_39 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_40 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_41 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_42 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_43 
       (.I0(channel_5_dutycycle_counter_reg[12]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_44 
       (.I0(channel_5_dutycycle_counter_reg[11]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_45 
       (.I0(channel_5_dutycycle_counter_reg[10]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_46 
       (.I0(channel_5_dutycycle_counter_reg[9]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_5_dutycycle_o[11]_i_57 
       (.I0(channel_5_timeout_counter_reg[12]),
        .I1(channel_5_timeout_counter_reg[13]),
        .O(\channel_5_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_58 
       (.I0(channel_5_timeout_counter_reg[10]),
        .I1(channel_5_timeout_counter_reg[11]),
        .O(\channel_5_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_5_dutycycle_o[11]_i_59 
       (.I0(channel_5_timeout_counter_reg[14]),
        .I1(channel_5_timeout_counter_reg[15]),
        .O(\channel_5_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_60 
       (.I0(channel_5_timeout_counter_reg[13]),
        .I1(channel_5_timeout_counter_reg[12]),
        .O(\channel_5_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_61 
       (.I0(channel_5_timeout_counter_reg[10]),
        .I1(channel_5_timeout_counter_reg[11]),
        .O(\channel_5_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_62 
       (.I0(channel_5_timeout_counter_reg[8]),
        .I1(channel_5_timeout_counter_reg[9]),
        .O(\channel_5_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_dutycycle_o[11]_i_63 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_64 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .I1(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_dutycycle_o[11]_i_65 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[11]_i_66 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[11]_i_67 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_5_dutycycle_o[11]_i_68 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[17]),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_70 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_71 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_5_dutycycle_o[11]_i_72 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_5_dutycycle_o[11]_i_73 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_74 
       (.I0(channel_5_dutycycle_counter_reg[8]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_75 
       (.I0(channel_5_dutycycle_counter_reg[7]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_5_dutycycle_o[11]_i_76 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_5_dutycycle_o[11]_i_77 
       (.I0(channel_5_dutycycle_counter_reg[5]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_87 
       (.I0(channel_5_timeout_counter_reg[6]),
        .I1(channel_5_timeout_counter_reg[7]),
        .O(\channel_5_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_88 
       (.I0(channel_5_timeout_counter_reg[4]),
        .I1(channel_5_timeout_counter_reg[5]),
        .O(\channel_5_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_89 
       (.I0(channel_5_timeout_counter_reg[2]),
        .I1(channel_5_timeout_counter_reg[3]),
        .O(\channel_5_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[11]_i_90 
       (.I0(channel_5_timeout_counter_reg[0]),
        .I1(channel_5_timeout_counter_reg[1]),
        .O(\channel_5_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_91 
       (.I0(channel_5_timeout_counter_reg[6]),
        .I1(channel_5_timeout_counter_reg[7]),
        .O(\channel_5_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_92 
       (.I0(channel_5_timeout_counter_reg[4]),
        .I1(channel_5_timeout_counter_reg[5]),
        .O(\channel_5_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_93 
       (.I0(channel_5_timeout_counter_reg[2]),
        .I1(channel_5_timeout_counter_reg[3]),
        .O(\channel_5_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_5_dutycycle_o[11]_i_94 
       (.I0(channel_5_timeout_counter_reg[0]),
        .I1(channel_5_timeout_counter_reg[1]),
        .O(\channel_5_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_95 
       (.I0(\channel_5_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[11]_i_96 
       (.I0(\channel_5_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_5_dutycycle_o[11]_i_97 
       (.I0(\channel_5_dutycycle_counter_reg[7]_0 ),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .O(\channel_5_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_5_dutycycle_o[11]_i_98 
       (.I0(channel_5_dutycycle_counter_reg[4]),
        .I1(\channel_5_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_5_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[11]_i_99 
       (.I0(channel_5_dutycycle_counter_reg[3]),
        .I1(\channel_5_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_5_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[1]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_5_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_10 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .I3(\channel_5_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_11 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[5]),
        .I3(\channel_5_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_13 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_14 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[2]),
        .O(\channel_5_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_15 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[1]),
        .O(\channel_5_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_5_dutycycle_o[1]_i_16 
       (.I0(channel_5_dutycycle_counter_reg[1]),
        .I1(\channel_5_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_5_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_5_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_17 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .I3(\channel_5_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_18 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[3]),
        .I3(\channel_5_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_19 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[2]),
        .I3(\channel_5_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_5_dutycycle_o[1]_i_20 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[1]),
        .I3(\channel_5_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_5_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_5_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_5_dutycycle_o[1]_i_26 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[0]),
        .O(\channel_5_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_31 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[12]),
        .I2(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_32 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(channel_5_dutycycle_counter_reg[11]),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_33 
       (.I0(channel_5_dutycycle_counter_reg[12]),
        .I1(channel_5_dutycycle_counter_reg[10]),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_34 
       (.I0(channel_5_dutycycle_counter_reg[11]),
        .I1(channel_5_dutycycle_counter_reg[9]),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_35 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[12]),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .I3(channel_5_dutycycle_counter_reg[13]),
        .I4(channel_5_dutycycle_counter_reg[15]),
        .I5(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_36 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[11]),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .I3(channel_5_dutycycle_counter_reg[12]),
        .I4(channel_5_dutycycle_counter_reg[14]),
        .I5(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_37 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[10]),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .I3(channel_5_dutycycle_counter_reg[11]),
        .I4(channel_5_dutycycle_counter_reg[13]),
        .I5(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_38 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(channel_5_dutycycle_counter_reg[9]),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .I3(channel_5_dutycycle_counter_reg[10]),
        .I4(channel_5_dutycycle_counter_reg[12]),
        .I5(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_39 
       (.I0(channel_5_dutycycle_counter_reg[10]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_4 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_40 
       (.I0(channel_5_dutycycle_counter_reg[9]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_41 
       (.I0(channel_5_dutycycle_counter_reg[8]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_42 
       (.I0(channel_5_dutycycle_counter_reg[7]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .I2(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_43 
       (.I0(channel_5_dutycycle_counter_reg[8]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .I3(channel_5_dutycycle_counter_reg[11]),
        .I4(channel_5_dutycycle_counter_reg[6]),
        .I5(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_44 
       (.I0(channel_5_dutycycle_counter_reg[7]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .I3(channel_5_dutycycle_counter_reg[10]),
        .I4(channel_5_dutycycle_counter_reg[5]),
        .I5(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_45 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .I3(channel_5_dutycycle_counter_reg[9]),
        .I4(channel_5_dutycycle_counter_reg[4]),
        .I5(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_46 
       (.I0(channel_5_dutycycle_counter_reg[5]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .I3(channel_5_dutycycle_counter_reg[8]),
        .I4(channel_5_dutycycle_counter_reg[3]),
        .I5(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_5 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_52 
       (.I0(channel_5_dutycycle_counter_reg[10]),
        .I1(channel_5_dutycycle_counter_reg[8]),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_53 
       (.I0(channel_5_dutycycle_counter_reg[9]),
        .I1(channel_5_dutycycle_counter_reg[7]),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_54 
       (.I0(channel_5_dutycycle_counter_reg[8]),
        .I1(channel_5_dutycycle_counter_reg[6]),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_55 
       (.I0(channel_5_dutycycle_counter_reg[7]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_56 
       (.I0(channel_5_dutycycle_counter_reg[12]),
        .I1(channel_5_dutycycle_counter_reg[8]),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .I3(channel_5_dutycycle_counter_reg[9]),
        .I4(channel_5_dutycycle_counter_reg[11]),
        .I5(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_57 
       (.I0(channel_5_dutycycle_counter_reg[11]),
        .I1(channel_5_dutycycle_counter_reg[7]),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .I3(channel_5_dutycycle_counter_reg[8]),
        .I4(channel_5_dutycycle_counter_reg[10]),
        .I5(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_58 
       (.I0(channel_5_dutycycle_counter_reg[10]),
        .I1(channel_5_dutycycle_counter_reg[6]),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .I3(channel_5_dutycycle_counter_reg[7]),
        .I4(channel_5_dutycycle_counter_reg[9]),
        .I5(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_59 
       (.I0(channel_5_dutycycle_counter_reg[9]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .I3(channel_5_dutycycle_counter_reg[6]),
        .I4(channel_5_dutycycle_counter_reg[8]),
        .I5(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_6 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_60 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_61 
       (.I0(channel_5_dutycycle_counter_reg[5]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_62 
       (.I0(channel_5_dutycycle_counter_reg[4]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_63 
       (.I0(channel_5_dutycycle_counter_reg[3]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_64 
       (.I0(channel_5_dutycycle_counter_reg[8]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .I3(channel_5_dutycycle_counter_reg[5]),
        .I4(channel_5_dutycycle_counter_reg[7]),
        .I5(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_65 
       (.I0(channel_5_dutycycle_counter_reg[7]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .I2(channel_5_dutycycle_counter_reg[5]),
        .I3(channel_5_dutycycle_counter_reg[4]),
        .I4(channel_5_dutycycle_counter_reg[6]),
        .I5(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_66 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .I3(channel_5_dutycycle_counter_reg[3]),
        .I4(channel_5_dutycycle_counter_reg[5]),
        .I5(channel_5_dutycycle_counter_reg[7]),
        .O(\channel_5_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_67 
       (.I0(channel_5_dutycycle_counter_reg[5]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[3]),
        .I3(channel_5_dutycycle_counter_reg[4]),
        .I4(channel_5_dutycycle_counter_reg[2]),
        .I5(channel_5_dutycycle_counter_reg[6]),
        .O(\channel_5_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_69 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[1]_i_7 
       (.I0(\channel_5_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_5_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_5_dutycycle_o[1]_i_70 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_71 
       (.I0(channel_5_dutycycle_counter_reg[4]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[6]),
        .I3(channel_5_dutycycle_counter_reg[7]),
        .I4(channel_5_dutycycle_counter_reg[2]),
        .I5(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_5_dutycycle_o[1]_i_72 
       (.I0(channel_5_dutycycle_counter_reg[6]),
        .I1(channel_5_dutycycle_counter_reg[1]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .I3(channel_5_dutycycle_counter_reg[5]),
        .I4(channel_5_dutycycle_counter_reg[0]),
        .O(\channel_5_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_5_dutycycle_o[1]_i_73 
       (.I0(channel_5_dutycycle_counter_reg[0]),
        .I1(channel_5_dutycycle_counter_reg[5]),
        .I2(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[1]_i_74 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[1]_i_75 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_5_dutycycle_o[1]_i_76 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .O(\channel_5_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_5_dutycycle_o[1]_i_77 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .O(\channel_5_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[1]_i_78 
       (.I0(channel_5_dutycycle_counter_reg[4]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .I2(channel_5_dutycycle_counter_reg[2]),
        .I3(channel_5_dutycycle_counter_reg[3]),
        .I4(channel_5_dutycycle_counter_reg[1]),
        .I5(channel_5_dutycycle_counter_reg[5]),
        .O(\channel_5_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_5_dutycycle_o[1]_i_79 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .I2(channel_5_dutycycle_counter_reg[4]),
        .I3(channel_5_dutycycle_counter_reg[1]),
        .I4(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_8 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .I3(\channel_5_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_5_dutycycle_o[1]_i_80 
       (.I0(channel_5_dutycycle_counter_reg[0]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .I2(channel_5_dutycycle_counter_reg[1]),
        .I3(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_5_dutycycle_o[1]_i_81 
       (.I0(channel_5_dutycycle_counter_reg[2]),
        .I1(channel_5_dutycycle_counter_reg[0]),
        .O(\channel_5_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[1]_i_82 
       (.I0(channel_5_dutycycle_counter_reg[1]),
        .I1(channel_5_dutycycle_counter_reg[3]),
        .O(\channel_5_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[1]_i_83 
       (.I0(channel_5_dutycycle_counter_reg[0]),
        .I1(channel_5_dutycycle_counter_reg[2]),
        .O(\channel_5_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_dutycycle_o[1]_i_84 
       (.I0(channel_5_dutycycle_counter_reg[1]),
        .O(\channel_5_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[1]_i_9 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[7]),
        .I3(\channel_5_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_5_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[2]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_5_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[3]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_5_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_dutycycle_o[3]_i_3 
       (.I0(\channel_5_dutycycle_counter_reg[7]_0 ),
        .O(\channel_5_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[4]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_5_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[5]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_5_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[5]_i_10 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .I3(\channel_5_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_5_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[5]_i_13 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_dutycycle_o[5]_i_14 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[5]_i_15 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[13]),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_5_dutycycle_o[5]_i_16 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_5_dutycycle_o[5]_i_17 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .I1(channel_5_dutycycle_counter_reg[15]),
        .I2(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_5_dutycycle_o[5]_i_18 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[14]),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_5_dutycycle_o[5]_i_19 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .I1(channel_5_dutycycle_counter_reg[13]),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .I3(channel_5_dutycycle_counter_reg[16]),
        .I4(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[5]_i_20 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[9]),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[5]_i_21 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(channel_5_dutycycle_counter_reg[8]),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[5]_i_22 
       (.I0(channel_5_dutycycle_counter_reg[12]),
        .I1(channel_5_dutycycle_counter_reg[7]),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[5]_i_23 
       (.I0(channel_5_dutycycle_counter_reg[11]),
        .I1(channel_5_dutycycle_counter_reg[6]),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[5]_i_24 
       (.I0(channel_5_dutycycle_counter_reg[12]),
        .I1(channel_5_dutycycle_counter_reg[9]),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .I3(channel_5_dutycycle_counter_reg[15]),
        .I4(channel_5_dutycycle_counter_reg[10]),
        .I5(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[5]_i_25 
       (.I0(channel_5_dutycycle_counter_reg[11]),
        .I1(channel_5_dutycycle_counter_reg[8]),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .I3(channel_5_dutycycle_counter_reg[14]),
        .I4(channel_5_dutycycle_counter_reg[9]),
        .I5(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[5]_i_26 
       (.I0(channel_5_dutycycle_counter_reg[10]),
        .I1(channel_5_dutycycle_counter_reg[7]),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .I3(channel_5_dutycycle_counter_reg[13]),
        .I4(channel_5_dutycycle_counter_reg[8]),
        .I5(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[5]_i_27 
       (.I0(channel_5_dutycycle_counter_reg[9]),
        .I1(channel_5_dutycycle_counter_reg[6]),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .I3(channel_5_dutycycle_counter_reg[12]),
        .I4(channel_5_dutycycle_counter_reg[7]),
        .I5(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[5]_i_3 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .O(\channel_5_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[5]_i_4 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .O(\channel_5_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[5]_i_5 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[9]),
        .O(\channel_5_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_5_dutycycle_o[5]_i_6 
       (.I0(\channel_5_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[8]),
        .O(\channel_5_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_5_dutycycle_o[5]_i_7 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .I3(\channel_5_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_5_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[5]_i_8 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[11]),
        .I3(\channel_5_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_5_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_5_dutycycle_o[5]_i_9 
       (.I0(\channel_5_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_5_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[10]),
        .I3(\channel_5_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_5_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[6]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_5_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[7]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_5_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[8]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_5_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_5_dutycycle_o[9]_i_1 
       (.I0(\channel_5_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_5_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(\channel_5_dutycycle_o_reg[0]_0 ),
        .I4(\channel_5_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_5_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_5_dutycycle_o[9]_i_10 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .I3(\channel_5_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_5_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_5_dutycycle_o[9]_i_12 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_13 
       (.I0(channel_5_dutycycle_counter_reg[17]),
        .I1(channel_5_dutycycle_counter_reg[12]),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_14 
       (.I0(channel_5_dutycycle_counter_reg[16]),
        .I1(channel_5_dutycycle_counter_reg[11]),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_15 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[10]),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_5_dutycycle_o[9]_i_16 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(channel_5_dutycycle_counter_reg[16]),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .I3(channel_5_dutycycle_counter_reg[17]),
        .O(\channel_5_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_5_dutycycle_o[9]_i_17 
       (.I0(channel_5_dutycycle_counter_reg[15]),
        .I1(channel_5_dutycycle_counter_reg[12]),
        .I2(channel_5_dutycycle_counter_reg[17]),
        .I3(channel_5_dutycycle_counter_reg[13]),
        .I4(channel_5_dutycycle_counter_reg[16]),
        .O(\channel_5_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[9]_i_18 
       (.I0(channel_5_dutycycle_counter_reg[14]),
        .I1(channel_5_dutycycle_counter_reg[11]),
        .I2(channel_5_dutycycle_counter_reg[16]),
        .I3(channel_5_dutycycle_counter_reg[17]),
        .I4(channel_5_dutycycle_counter_reg[12]),
        .I5(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_5_dutycycle_o[9]_i_19 
       (.I0(channel_5_dutycycle_counter_reg[13]),
        .I1(channel_5_dutycycle_counter_reg[10]),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .I3(channel_5_dutycycle_counter_reg[16]),
        .I4(channel_5_dutycycle_counter_reg[11]),
        .I5(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_3 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .O(\channel_5_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_4 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .O(\channel_5_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_5 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_5_dutycycle_counter_reg[13]),
        .O(\channel_5_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_5_dutycycle_o[9]_i_6 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[12]),
        .O(\channel_5_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_5_dutycycle_o[9]_i_7 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_5_dutycycle_counter_reg[16]),
        .I3(\channel_5_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_5_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_5_dutycycle_o[9]_i_8 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_5_dutycycle_counter_reg[15]),
        .I3(\channel_5_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_5_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_5_dutycycle_o[9]_i_9 
       (.I0(\channel_5_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_5_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_5_dutycycle_counter_reg[14]),
        .I3(\channel_5_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_5_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_19_n_0 ,\channel_5_dutycycle_o_reg[11]_i_19_n_1 ,\channel_5_dutycycle_o_reg[11]_i_19_n_2 ,\channel_5_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_39_n_0 ,\channel_5_dutycycle_o[11]_i_40_n_0 ,\channel_5_dutycycle_o[11]_i_41_n_0 ,\channel_5_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_43_n_0 ,\channel_5_dutycycle_o[11]_i_44_n_0 ,\channel_5_dutycycle_o[11]_i_45_n_0 ,\channel_5_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_30_n_0 ,\channel_5_dutycycle_o_reg[11]_i_30_n_1 ,\channel_5_dutycycle_o_reg[11]_i_30_n_2 ,\channel_5_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_5_dutycycle_o[11]_i_57_n_0 ,\channel_5_dutycycle_o[11]_i_58_n_0 ,channel_5_timeout_counter_reg[9]}),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_59_n_0 ,\channel_5_dutycycle_o[11]_i_60_n_0 ,\channel_5_dutycycle_o[11]_i_61_n_0 ,\channel_5_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_5_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_5_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_5_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_5_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_5_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_5_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_5_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_36_n_0 ,\channel_5_dutycycle_o_reg[11]_i_36_n_1 ,\channel_5_dutycycle_o_reg[11]_i_36_n_2 ,\channel_5_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_5_dutycycle_counter_reg[17:15],\channel_5_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_5_dutycycle_o_reg[11]_i_36_n_4 ,\channel_5_dutycycle_o_reg[11]_i_36_n_5 ,\channel_5_dutycycle_o_reg[11]_i_36_n_6 ,\channel_5_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_5_dutycycle_o[11]_i_65_n_0 ,\channel_5_dutycycle_o[11]_i_66_n_0 ,\channel_5_dutycycle_o[11]_i_67_n_0 ,\channel_5_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_5_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_5_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_38_n_0 ,\channel_5_dutycycle_o_reg[11]_i_38_n_1 ,\channel_5_dutycycle_o_reg[11]_i_38_n_2 ,\channel_5_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_70_n_0 ,\channel_5_dutycycle_o[11]_i_71_n_0 ,\channel_5_dutycycle_o[11]_i_72_n_0 ,\channel_5_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_74_n_0 ,\channel_5_dutycycle_o[11]_i_75_n_0 ,\channel_5_dutycycle_o[11]_i_76_n_0 ,\channel_5_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_4_n_0 ,\channel_5_dutycycle_o_reg[11]_i_4_n_1 ,\channel_5_dutycycle_o_reg[11]_i_4_n_2 ,\channel_5_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_10_n_0 ,\channel_5_dutycycle_o[11]_i_11_n_0 ,channel_5_timeout_counter_reg[27],channel_5_timeout_counter_reg[25]}),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_12_n_0 ,\channel_5_dutycycle_o[11]_i_13_n_0 ,\channel_5_dutycycle_o[11]_i_14_n_0 ,\channel_5_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_5_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_5_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_5_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_5_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_5_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_5_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_5_dutycycle_o[11]_i_17_n_0 ,\channel_5_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[11]_i_56_n_0 ,\channel_5_dutycycle_o_reg[11]_i_56_n_1 ,\channel_5_dutycycle_o_reg[11]_i_56_n_2 ,\channel_5_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_5_dutycycle_o[11]_i_87_n_0 ,\channel_5_dutycycle_o[11]_i_88_n_0 ,\channel_5_dutycycle_o[11]_i_89_n_0 ,\channel_5_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_91_n_0 ,\channel_5_dutycycle_o[11]_i_92_n_0 ,\channel_5_dutycycle_o[11]_i_93_n_0 ,\channel_5_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_6_n_0 ,\channel_5_dutycycle_o_reg[11]_i_6_n_1 ,\channel_5_dutycycle_o_reg[11]_i_6_n_2 ,\channel_5_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_20_n_0 ,\channel_5_dutycycle_o[11]_i_21_n_0 ,\channel_5_dutycycle_o[11]_i_22_n_0 ,\channel_5_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_24_n_0 ,\channel_5_dutycycle_o[11]_i_25_n_0 ,\channel_5_dutycycle_o[11]_i_26_n_0 ,\channel_5_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[11]_i_69_n_0 ,\channel_5_dutycycle_o_reg[11]_i_69_n_1 ,\channel_5_dutycycle_o_reg[11]_i_69_n_2 ,\channel_5_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[11]_i_95_n_0 ,\channel_5_dutycycle_o[11]_i_96_n_0 ,\channel_5_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_98_n_0 ,\channel_5_dutycycle_o[11]_i_99_n_0 ,\channel_5_dutycycle_o[11]_i_100_n_0 ,\channel_5_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_5_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_5_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_5_dutycycle_o_reg[11]_i_8_n_1 ,\channel_5_dutycycle_o_reg[11]_i_8_n_2 ,\channel_5_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_dutycycle_o_reg[11]_i_8_n_4 ,\channel_5_dutycycle_o_reg[11]_i_8_n_5 ,\channel_5_dutycycle_o_reg[11]_i_8_n_6 ,\channel_5_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_5_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_5_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[11]_i_9_n_0 ,\channel_5_dutycycle_o_reg[11]_i_9_n_1 ,\channel_5_dutycycle_o_reg[11]_i_9_n_2 ,\channel_5_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_5_timeout_counter_reg[19],channel_5_timeout_counter_reg[17]}),
        .O(\NLW_channel_5_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[11]_i_31_n_0 ,\channel_5_dutycycle_o[11]_i_32_n_0 ,\channel_5_dutycycle_o[11]_i_33_n_0 ,\channel_5_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_5_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_12_n_0 ,\channel_5_dutycycle_o_reg[1]_i_12_n_1 ,\channel_5_dutycycle_o_reg[1]_i_12_n_2 ,\channel_5_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_5_dutycycle_counter_reg[0],\channel_5_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[1]_i_26_n_0 ,\channel_5_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_2_n_0 ,\channel_5_dutycycle_o_reg[1]_i_2_n_1 ,\channel_5_dutycycle_o_reg[1]_i_2_n_2 ,\channel_5_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_4_n_0 ,\channel_5_dutycycle_o[1]_i_5_n_0 ,\channel_5_dutycycle_o[1]_i_6_n_0 ,\channel_5_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_5_dutycycle_counter_reg[11]_0 [0],\channel_5_dutycycle_counter_reg[7]_0 ,\NLW_channel_5_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_5_dutycycle_o[1]_i_8_n_0 ,\channel_5_dutycycle_o[1]_i_9_n_0 ,\channel_5_dutycycle_o[1]_i_10_n_0 ,\channel_5_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_21_n_0 ,\channel_5_dutycycle_o_reg[1]_i_21_n_1 ,\channel_5_dutycycle_o_reg[1]_i_21_n_2 ,\channel_5_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_31_n_0 ,\channel_5_dutycycle_o[1]_i_32_n_0 ,\channel_5_dutycycle_o[1]_i_33_n_0 ,\channel_5_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_5_dutycycle_o_reg[1]_i_21_n_4 ,\channel_5_dutycycle_o_reg[1]_i_21_n_5 ,\channel_5_dutycycle_o_reg[1]_i_21_n_6 ,\channel_5_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_5_dutycycle_o[1]_i_35_n_0 ,\channel_5_dutycycle_o[1]_i_36_n_0 ,\channel_5_dutycycle_o[1]_i_37_n_0 ,\channel_5_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_22_n_0 ,\channel_5_dutycycle_o_reg[1]_i_22_n_1 ,\channel_5_dutycycle_o_reg[1]_i_22_n_2 ,\channel_5_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_39_n_0 ,\channel_5_dutycycle_o[1]_i_40_n_0 ,\channel_5_dutycycle_o[1]_i_41_n_0 ,\channel_5_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_5_dutycycle_o_reg[1]_i_22_n_4 ,\channel_5_dutycycle_o_reg[1]_i_22_n_5 ,\channel_5_dutycycle_o_reg[1]_i_22_n_6 ,\channel_5_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_5_dutycycle_o[1]_i_43_n_0 ,\channel_5_dutycycle_o[1]_i_44_n_0 ,\channel_5_dutycycle_o[1]_i_45_n_0 ,\channel_5_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_24_n_0 ,\channel_5_dutycycle_o_reg[1]_i_24_n_1 ,\channel_5_dutycycle_o_reg[1]_i_24_n_2 ,\channel_5_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_52_n_0 ,\channel_5_dutycycle_o[1]_i_53_n_0 ,\channel_5_dutycycle_o[1]_i_54_n_0 ,\channel_5_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_5_dutycycle_o_reg[1]_i_24_n_4 ,\channel_5_dutycycle_o_reg[1]_i_24_n_5 ,\channel_5_dutycycle_o_reg[1]_i_24_n_6 ,\channel_5_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_5_dutycycle_o[1]_i_56_n_0 ,\channel_5_dutycycle_o[1]_i_57_n_0 ,\channel_5_dutycycle_o[1]_i_58_n_0 ,\channel_5_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_25_n_0 ,\channel_5_dutycycle_o_reg[1]_i_25_n_1 ,\channel_5_dutycycle_o_reg[1]_i_25_n_2 ,\channel_5_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_60_n_0 ,\channel_5_dutycycle_o[1]_i_61_n_0 ,\channel_5_dutycycle_o[1]_i_62_n_0 ,\channel_5_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_5_dutycycle_counter_reg[10]_0 [1:0],\channel_5_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_5_dutycycle_o[1]_i_64_n_0 ,\channel_5_dutycycle_o[1]_i_65_n_0 ,\channel_5_dutycycle_o[1]_i_66_n_0 ,\channel_5_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_3_n_0 ,\channel_5_dutycycle_o_reg[1]_i_3_n_1 ,\channel_5_dutycycle_o_reg[1]_i_3_n_2 ,\channel_5_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_13_n_0 ,\channel_5_dutycycle_o[1]_i_14_n_0 ,\channel_5_dutycycle_o[1]_i_15_n_0 ,\channel_5_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_5_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_5_dutycycle_o[1]_i_17_n_0 ,\channel_5_dutycycle_o[1]_i_18_n_0 ,\channel_5_dutycycle_o[1]_i_19_n_0 ,\channel_5_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[1]_i_30_n_0 ,\channel_5_dutycycle_o_reg[1]_i_30_n_1 ,\channel_5_dutycycle_o_reg[1]_i_30_n_2 ,\channel_5_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_69_n_0 ,\channel_5_dutycycle_o[1]_i_70_n_0 ,channel_5_dutycycle_counter_reg[3:2]}),
        .O({\channel_5_dutycycle_o_reg[1]_i_30_n_4 ,\channel_5_dutycycle_counter_reg[3]_0 }),
        .S({\channel_5_dutycycle_o[1]_i_71_n_0 ,\channel_5_dutycycle_o[1]_i_72_n_0 ,\channel_5_dutycycle_o[1]_i_73_n_0 ,\channel_5_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[1]_i_47_n_0 ,\channel_5_dutycycle_o_reg[1]_i_47_n_1 ,\channel_5_dutycycle_o_reg[1]_i_47_n_2 ,\channel_5_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[1]_i_75_n_0 ,\channel_5_dutycycle_o[1]_i_76_n_0 ,\channel_5_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_5_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_5_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_5_dutycycle_o[1]_i_78_n_0 ,\channel_5_dutycycle_o[1]_i_79_n_0 ,\channel_5_dutycycle_o[1]_i_80_n_0 ,\channel_5_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[1]_i_68_n_0 ,\channel_5_dutycycle_o_reg[1]_i_68_n_1 ,\channel_5_dutycycle_o_reg[1]_i_68_n_2 ,\channel_5_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_5_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_5_dutycycle_counter_reg[1]_0 ),
        .S({\channel_5_dutycycle_o[1]_i_82_n_0 ,\channel_5_dutycycle_o[1]_i_83_n_0 ,\channel_5_dutycycle_o[1]_i_84_n_0 ,channel_5_dutycycle_counter_reg[0]}));
  FDRE \channel_5_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_5_dutycycle_o_reg[3]_i_2_n_0 ,\channel_5_dutycycle_o_reg[3]_i_2_n_1 ,\channel_5_dutycycle_o_reg[3]_i_2_n_2 ,\channel_5_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_5_dutycycle_o_reg[3]_i_2_n_4 ,\channel_5_dutycycle_o_reg[3]_i_2_n_5 ,\channel_5_dutycycle_o_reg[3]_i_2_n_6 ,\channel_5_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_5_dutycycle_counter_reg[11]_0 ,\channel_5_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_5_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[5]_i_11_n_0 ,\channel_5_dutycycle_o_reg[5]_i_11_n_1 ,\channel_5_dutycycle_o_reg[5]_i_11_n_2 ,\channel_5_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_5_dutycycle_counter_reg[16],\channel_5_dutycycle_o[5]_i_13_n_0 ,\channel_5_dutycycle_o[5]_i_14_n_0 ,\channel_5_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_5_dutycycle_o_reg[5]_i_11_n_4 ,\channel_5_dutycycle_o_reg[5]_i_11_n_5 ,\channel_5_dutycycle_o_reg[5]_i_11_n_6 ,\channel_5_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_5_dutycycle_o[5]_i_16_n_0 ,\channel_5_dutycycle_o[5]_i_17_n_0 ,\channel_5_dutycycle_o[5]_i_18_n_0 ,\channel_5_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[5]_i_12_n_0 ,\channel_5_dutycycle_o_reg[5]_i_12_n_1 ,\channel_5_dutycycle_o_reg[5]_i_12_n_2 ,\channel_5_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[5]_i_20_n_0 ,\channel_5_dutycycle_o[5]_i_21_n_0 ,\channel_5_dutycycle_o[5]_i_22_n_0 ,\channel_5_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_5_dutycycle_o_reg[5]_i_12_n_4 ,\channel_5_dutycycle_o_reg[5]_i_12_n_5 ,\channel_5_dutycycle_o_reg[5]_i_12_n_6 ,\channel_5_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_5_dutycycle_o[5]_i_24_n_0 ,\channel_5_dutycycle_o[5]_i_25_n_0 ,\channel_5_dutycycle_o[5]_i_26_n_0 ,\channel_5_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_5_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[5]_i_2_n_0 ,\channel_5_dutycycle_o_reg[5]_i_2_n_1 ,\channel_5_dutycycle_o_reg[5]_i_2_n_2 ,\channel_5_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[5]_i_3_n_0 ,\channel_5_dutycycle_o[5]_i_4_n_0 ,\channel_5_dutycycle_o[5]_i_5_n_0 ,\channel_5_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_5_dutycycle_counter_reg[15]_0 [1:0],\channel_5_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_5_dutycycle_o[5]_i_7_n_0 ,\channel_5_dutycycle_o[5]_i_8_n_0 ,\channel_5_dutycycle_o[5]_i_9_n_0 ,\channel_5_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_5_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_5_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[7]_i_2_n_0 ,\channel_5_dutycycle_o_reg[7]_i_2_n_1 ,\channel_5_dutycycle_o_reg[7]_i_2_n_2 ,\channel_5_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_dutycycle_o_reg[7]_i_2_n_4 ,\channel_5_dutycycle_o_reg[7]_i_2_n_5 ,\channel_5_dutycycle_o_reg[7]_i_2_n_6 ,\channel_5_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_5_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_5_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_5_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_5_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_5_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_5_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_5_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_5_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_5_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[9]_i_11_n_0 ,\channel_5_dutycycle_o_reg[9]_i_11_n_1 ,\channel_5_dutycycle_o_reg[9]_i_11_n_2 ,\channel_5_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[9]_i_12_n_0 ,\channel_5_dutycycle_o[9]_i_13_n_0 ,\channel_5_dutycycle_o[9]_i_14_n_0 ,\channel_5_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_5_dutycycle_o_reg[9]_i_11_n_4 ,\channel_5_dutycycle_o_reg[9]_i_11_n_5 ,\channel_5_dutycycle_o_reg[9]_i_11_n_6 ,\channel_5_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_5_dutycycle_o[9]_i_16_n_0 ,\channel_5_dutycycle_o[9]_i_17_n_0 ,\channel_5_dutycycle_o[9]_i_18_n_0 ,\channel_5_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_5_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_5_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_5_dutycycle_o_reg[9]_i_2_n_0 ,\channel_5_dutycycle_o_reg[9]_i_2_n_1 ,\channel_5_dutycycle_o_reg[9]_i_2_n_2 ,\channel_5_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_5_dutycycle_o[9]_i_3_n_0 ,\channel_5_dutycycle_o[9]_i_4_n_0 ,\channel_5_dutycycle_o[9]_i_5_n_0 ,\channel_5_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_5_dutycycle_counter_reg[16]_0 [1:0],\channel_5_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_5_dutycycle_o[9]_i_7_n_0 ,\channel_5_dutycycle_o[9]_i_8_n_0 ,\channel_5_dutycycle_o[9]_i_9_n_0 ,\channel_5_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_5_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_5_i),
        .Q(channel_5_stage_1),
        .R(1'b0));
  FDRE channel_5_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_5_stage_1),
        .Q(channel_5_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_5_timeout_counter[0]_i_1 
       (.I0(channel_5_stage_1),
        .I1(channel_5_stage_2),
        .O(channel_5_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_5_timeout_counter[0]_i_2 
       (.I0(channel_5_i),
        .I1(\channel_5_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_5_stage_1),
        .I3(channel_5_stage_2),
        .O(\channel_5_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_5_timeout_counter[0]_i_4 
       (.I0(channel_5_timeout_counter_reg[0]),
        .O(\channel_5_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_5_timeout_counter_reg[0]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_5_timeout_counter_reg[0]_i_3_n_0 ,\channel_5_timeout_counter_reg[0]_i_3_n_1 ,\channel_5_timeout_counter_reg[0]_i_3_n_2 ,\channel_5_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_5_timeout_counter_reg[0]_i_3_n_4 ,\channel_5_timeout_counter_reg[0]_i_3_n_5 ,\channel_5_timeout_counter_reg[0]_i_3_n_6 ,\channel_5_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_5_timeout_counter_reg[3:1],\channel_5_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[10]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[11]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[12]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[12]_i_1 
       (.CI(\channel_5_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_5_timeout_counter_reg[12]_i_1_n_0 ,\channel_5_timeout_counter_reg[12]_i_1_n_1 ,\channel_5_timeout_counter_reg[12]_i_1_n_2 ,\channel_5_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[12]_i_1_n_4 ,\channel_5_timeout_counter_reg[12]_i_1_n_5 ,\channel_5_timeout_counter_reg[12]_i_1_n_6 ,\channel_5_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[13]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[14]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[15]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[16]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[16]_i_1 
       (.CI(\channel_5_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_5_timeout_counter_reg[16]_i_1_n_0 ,\channel_5_timeout_counter_reg[16]_i_1_n_1 ,\channel_5_timeout_counter_reg[16]_i_1_n_2 ,\channel_5_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[16]_i_1_n_4 ,\channel_5_timeout_counter_reg[16]_i_1_n_5 ,\channel_5_timeout_counter_reg[16]_i_1_n_6 ,\channel_5_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[17]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[18]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[19]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_5_timeout_counter_reg[1]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[20]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[20]_i_1 
       (.CI(\channel_5_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_5_timeout_counter_reg[20]_i_1_n_0 ,\channel_5_timeout_counter_reg[20]_i_1_n_1 ,\channel_5_timeout_counter_reg[20]_i_1_n_2 ,\channel_5_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[20]_i_1_n_4 ,\channel_5_timeout_counter_reg[20]_i_1_n_5 ,\channel_5_timeout_counter_reg[20]_i_1_n_6 ,\channel_5_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[21]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[22]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[23]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[24]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[24]_i_1 
       (.CI(\channel_5_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_5_timeout_counter_reg[24]_i_1_n_0 ,\channel_5_timeout_counter_reg[24]_i_1_n_1 ,\channel_5_timeout_counter_reg[24]_i_1_n_2 ,\channel_5_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[24]_i_1_n_4 ,\channel_5_timeout_counter_reg[24]_i_1_n_5 ,\channel_5_timeout_counter_reg[24]_i_1_n_6 ,\channel_5_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[25]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[26]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[27]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[28]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[28]_i_1 
       (.CI(\channel_5_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_5_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_5_timeout_counter_reg[28]_i_1_n_1 ,\channel_5_timeout_counter_reg[28]_i_1_n_2 ,\channel_5_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[28]_i_1_n_4 ,\channel_5_timeout_counter_reg[28]_i_1_n_5 ,\channel_5_timeout_counter_reg[28]_i_1_n_6 ,\channel_5_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[29]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_5_timeout_counter_reg[2]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[30]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[31]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_5_timeout_counter_reg[3]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[4]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[4]_i_1 
       (.CI(\channel_5_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_5_timeout_counter_reg[4]_i_1_n_0 ,\channel_5_timeout_counter_reg[4]_i_1_n_1 ,\channel_5_timeout_counter_reg[4]_i_1_n_2 ,\channel_5_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[4]_i_1_n_4 ,\channel_5_timeout_counter_reg[4]_i_1_n_5 ,\channel_5_timeout_counter_reg[4]_i_1_n_6 ,\channel_5_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[5]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_5_timeout_counter_reg[6]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_5_timeout_counter_reg[7]),
        .R(channel_5_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_5_timeout_counter_reg[8]),
        .R(channel_5_dutycycle_counter0));
  CARRY4 \channel_5_timeout_counter_reg[8]_i_1 
       (.CI(\channel_5_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_5_timeout_counter_reg[8]_i_1_n_0 ,\channel_5_timeout_counter_reg[8]_i_1_n_1 ,\channel_5_timeout_counter_reg[8]_i_1_n_2 ,\channel_5_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_5_timeout_counter_reg[8]_i_1_n_4 ,\channel_5_timeout_counter_reg[8]_i_1_n_5 ,\channel_5_timeout_counter_reg[8]_i_1_n_6 ,\channel_5_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_5_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_5_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_5_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_5_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_5_timeout_counter_reg[9]),
        .R(channel_5_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_6_dutycycle_counter[0]_i_1 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_6_i),
        .I2(channel_6_stage_1),
        .I3(channel_6_stage_2),
        .O(\channel_6_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_dutycycle_counter[0]_i_3 
       (.I0(channel_6_dutycycle_counter_reg[0]),
        .O(\channel_6_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_6_dutycycle_counter_reg[0]),
        .S(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_6_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_6_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_6_dutycycle_counter_reg[3:1],\channel_6_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_6_dutycycle_counter_reg[10]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_6_dutycycle_counter_reg[11]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_6_dutycycle_counter_reg[12]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_6_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_6_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_6_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_6_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_6_dutycycle_counter_reg[13]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_6_dutycycle_counter_reg[14]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_6_dutycycle_counter_reg[15]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_6_dutycycle_counter_reg[16]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_6_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_6_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_6_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_6_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_6_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_6_dutycycle_counter_reg[17]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_6_dutycycle_counter_reg[1]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_6_dutycycle_counter_reg[2]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_6_dutycycle_counter_reg[3]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_6_dutycycle_counter_reg[4]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_6_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_6_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_6_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_6_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_6_dutycycle_counter_reg[5]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_6_dutycycle_counter_reg[6]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_6_dutycycle_counter_reg[7]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_6_dutycycle_counter_reg[8]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_6_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_6_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_6_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_6_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_6_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_6_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_6_dutycycle_counter_reg[9]),
        .R(channel_6_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[0]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_6_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[10]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_6_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_6_dutycycle_o[11]_i_1 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_6_stage_2),
        .I2(channel_6_stage_1),
        .O(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_10 
       (.I0(channel_6_timeout_counter_reg[30]),
        .I1(channel_6_timeout_counter_reg[31]),
        .O(\channel_6_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_6_dutycycle_o[11]_i_100 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(\channel_6_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_6_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[11]_i_101 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(\channel_6_dutycycle_counter_reg[7]_0 ),
        .O(\channel_6_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_11 
       (.I0(channel_6_timeout_counter_reg[28]),
        .I1(channel_6_timeout_counter_reg[29]),
        .O(\channel_6_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_12 
       (.I0(channel_6_timeout_counter_reg[30]),
        .I1(channel_6_timeout_counter_reg[31]),
        .O(\channel_6_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_13 
       (.I0(channel_6_timeout_counter_reg[28]),
        .I1(channel_6_timeout_counter_reg[29]),
        .O(\channel_6_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_14 
       (.I0(channel_6_timeout_counter_reg[26]),
        .I1(channel_6_timeout_counter_reg[27]),
        .O(\channel_6_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_15 
       (.I0(channel_6_timeout_counter_reg[24]),
        .I1(channel_6_timeout_counter_reg[25]),
        .O(\channel_6_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[11]_i_16 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_6_dutycycle_o[11]_i_17 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_6_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[11]_i_18 
       (.I0(\channel_6_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_6_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_2 
       (.I0(channel_6_stage_2),
        .I1(channel_6_stage_1),
        .O(\channel_6_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_20 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_21 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_22 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_23 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_24 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_6_dutycycle_o_reg[0]_0 ),
        .I3(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_25 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_26 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_27 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[11]_i_3 
       (.I0(\channel_6_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_6_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_6_dutycycle_o[11]_i_31 
       (.I0(channel_6_timeout_counter_reg[22]),
        .I1(channel_6_timeout_counter_reg[23]),
        .O(\channel_6_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_6_dutycycle_o[11]_i_32 
       (.I0(channel_6_timeout_counter_reg[20]),
        .I1(channel_6_timeout_counter_reg[21]),
        .O(\channel_6_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_33 
       (.I0(channel_6_timeout_counter_reg[18]),
        .I1(channel_6_timeout_counter_reg[19]),
        .O(\channel_6_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_34 
       (.I0(channel_6_timeout_counter_reg[16]),
        .I1(channel_6_timeout_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_39 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_40 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_41 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_42 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_43 
       (.I0(channel_6_dutycycle_counter_reg[12]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_44 
       (.I0(channel_6_dutycycle_counter_reg[11]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_45 
       (.I0(channel_6_dutycycle_counter_reg[10]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_46 
       (.I0(channel_6_dutycycle_counter_reg[9]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_6_dutycycle_o[11]_i_57 
       (.I0(channel_6_timeout_counter_reg[12]),
        .I1(channel_6_timeout_counter_reg[13]),
        .O(\channel_6_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_58 
       (.I0(channel_6_timeout_counter_reg[10]),
        .I1(channel_6_timeout_counter_reg[11]),
        .O(\channel_6_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_6_dutycycle_o[11]_i_59 
       (.I0(channel_6_timeout_counter_reg[14]),
        .I1(channel_6_timeout_counter_reg[15]),
        .O(\channel_6_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_60 
       (.I0(channel_6_timeout_counter_reg[13]),
        .I1(channel_6_timeout_counter_reg[12]),
        .O(\channel_6_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_61 
       (.I0(channel_6_timeout_counter_reg[10]),
        .I1(channel_6_timeout_counter_reg[11]),
        .O(\channel_6_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_62 
       (.I0(channel_6_timeout_counter_reg[8]),
        .I1(channel_6_timeout_counter_reg[9]),
        .O(\channel_6_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_dutycycle_o[11]_i_63 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_64 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .I1(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_dutycycle_o[11]_i_65 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[11]_i_66 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[11]_i_67 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_6_dutycycle_o[11]_i_68 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[17]),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_70 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_71 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_6_dutycycle_o[11]_i_72 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_6_dutycycle_o[11]_i_73 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_74 
       (.I0(channel_6_dutycycle_counter_reg[8]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_75 
       (.I0(channel_6_dutycycle_counter_reg[7]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_6_dutycycle_o[11]_i_76 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_6_dutycycle_o[11]_i_77 
       (.I0(channel_6_dutycycle_counter_reg[5]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_87 
       (.I0(channel_6_timeout_counter_reg[6]),
        .I1(channel_6_timeout_counter_reg[7]),
        .O(\channel_6_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_88 
       (.I0(channel_6_timeout_counter_reg[4]),
        .I1(channel_6_timeout_counter_reg[5]),
        .O(\channel_6_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_89 
       (.I0(channel_6_timeout_counter_reg[2]),
        .I1(channel_6_timeout_counter_reg[3]),
        .O(\channel_6_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[11]_i_90 
       (.I0(channel_6_timeout_counter_reg[0]),
        .I1(channel_6_timeout_counter_reg[1]),
        .O(\channel_6_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_91 
       (.I0(channel_6_timeout_counter_reg[6]),
        .I1(channel_6_timeout_counter_reg[7]),
        .O(\channel_6_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_92 
       (.I0(channel_6_timeout_counter_reg[4]),
        .I1(channel_6_timeout_counter_reg[5]),
        .O(\channel_6_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_93 
       (.I0(channel_6_timeout_counter_reg[2]),
        .I1(channel_6_timeout_counter_reg[3]),
        .O(\channel_6_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_6_dutycycle_o[11]_i_94 
       (.I0(channel_6_timeout_counter_reg[0]),
        .I1(channel_6_timeout_counter_reg[1]),
        .O(\channel_6_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_95 
       (.I0(\channel_6_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[11]_i_96 
       (.I0(\channel_6_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_6_dutycycle_o[11]_i_97 
       (.I0(\channel_6_dutycycle_counter_reg[7]_0 ),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .O(\channel_6_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_6_dutycycle_o[11]_i_98 
       (.I0(channel_6_dutycycle_counter_reg[4]),
        .I1(\channel_6_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_6_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[11]_i_99 
       (.I0(channel_6_dutycycle_counter_reg[3]),
        .I1(\channel_6_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_6_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[1]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_6_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_10 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .I3(\channel_6_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_11 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[5]),
        .I3(\channel_6_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_13 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_14 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[2]),
        .O(\channel_6_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_15 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[1]),
        .O(\channel_6_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_6_dutycycle_o[1]_i_16 
       (.I0(channel_6_dutycycle_counter_reg[1]),
        .I1(\channel_6_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_6_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_6_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_17 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .I3(\channel_6_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_18 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[3]),
        .I3(\channel_6_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_19 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[2]),
        .I3(\channel_6_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_6_dutycycle_o[1]_i_20 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[1]),
        .I3(\channel_6_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_6_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_6_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_6_dutycycle_o[1]_i_26 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[0]),
        .O(\channel_6_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_31 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[12]),
        .I2(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_32 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(channel_6_dutycycle_counter_reg[11]),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_33 
       (.I0(channel_6_dutycycle_counter_reg[12]),
        .I1(channel_6_dutycycle_counter_reg[10]),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_34 
       (.I0(channel_6_dutycycle_counter_reg[11]),
        .I1(channel_6_dutycycle_counter_reg[9]),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_35 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[12]),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .I3(channel_6_dutycycle_counter_reg[13]),
        .I4(channel_6_dutycycle_counter_reg[15]),
        .I5(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_36 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[11]),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .I3(channel_6_dutycycle_counter_reg[12]),
        .I4(channel_6_dutycycle_counter_reg[14]),
        .I5(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_37 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[10]),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .I3(channel_6_dutycycle_counter_reg[11]),
        .I4(channel_6_dutycycle_counter_reg[13]),
        .I5(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_38 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(channel_6_dutycycle_counter_reg[9]),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .I3(channel_6_dutycycle_counter_reg[10]),
        .I4(channel_6_dutycycle_counter_reg[12]),
        .I5(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_39 
       (.I0(channel_6_dutycycle_counter_reg[10]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_4 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_40 
       (.I0(channel_6_dutycycle_counter_reg[9]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_41 
       (.I0(channel_6_dutycycle_counter_reg[8]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_42 
       (.I0(channel_6_dutycycle_counter_reg[7]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .I2(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_43 
       (.I0(channel_6_dutycycle_counter_reg[8]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .I3(channel_6_dutycycle_counter_reg[11]),
        .I4(channel_6_dutycycle_counter_reg[6]),
        .I5(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_44 
       (.I0(channel_6_dutycycle_counter_reg[7]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .I3(channel_6_dutycycle_counter_reg[10]),
        .I4(channel_6_dutycycle_counter_reg[5]),
        .I5(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_45 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .I3(channel_6_dutycycle_counter_reg[9]),
        .I4(channel_6_dutycycle_counter_reg[4]),
        .I5(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_46 
       (.I0(channel_6_dutycycle_counter_reg[5]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .I3(channel_6_dutycycle_counter_reg[8]),
        .I4(channel_6_dutycycle_counter_reg[3]),
        .I5(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_5 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_52 
       (.I0(channel_6_dutycycle_counter_reg[10]),
        .I1(channel_6_dutycycle_counter_reg[8]),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_53 
       (.I0(channel_6_dutycycle_counter_reg[9]),
        .I1(channel_6_dutycycle_counter_reg[7]),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_54 
       (.I0(channel_6_dutycycle_counter_reg[8]),
        .I1(channel_6_dutycycle_counter_reg[6]),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_55 
       (.I0(channel_6_dutycycle_counter_reg[7]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_56 
       (.I0(channel_6_dutycycle_counter_reg[12]),
        .I1(channel_6_dutycycle_counter_reg[8]),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .I3(channel_6_dutycycle_counter_reg[9]),
        .I4(channel_6_dutycycle_counter_reg[11]),
        .I5(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_57 
       (.I0(channel_6_dutycycle_counter_reg[11]),
        .I1(channel_6_dutycycle_counter_reg[7]),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .I3(channel_6_dutycycle_counter_reg[8]),
        .I4(channel_6_dutycycle_counter_reg[10]),
        .I5(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_58 
       (.I0(channel_6_dutycycle_counter_reg[10]),
        .I1(channel_6_dutycycle_counter_reg[6]),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .I3(channel_6_dutycycle_counter_reg[7]),
        .I4(channel_6_dutycycle_counter_reg[9]),
        .I5(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_59 
       (.I0(channel_6_dutycycle_counter_reg[9]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .I3(channel_6_dutycycle_counter_reg[6]),
        .I4(channel_6_dutycycle_counter_reg[8]),
        .I5(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_6 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_60 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_61 
       (.I0(channel_6_dutycycle_counter_reg[5]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_62 
       (.I0(channel_6_dutycycle_counter_reg[4]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_63 
       (.I0(channel_6_dutycycle_counter_reg[3]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_64 
       (.I0(channel_6_dutycycle_counter_reg[8]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .I3(channel_6_dutycycle_counter_reg[5]),
        .I4(channel_6_dutycycle_counter_reg[7]),
        .I5(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_65 
       (.I0(channel_6_dutycycle_counter_reg[7]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .I2(channel_6_dutycycle_counter_reg[5]),
        .I3(channel_6_dutycycle_counter_reg[4]),
        .I4(channel_6_dutycycle_counter_reg[6]),
        .I5(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_66 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .I3(channel_6_dutycycle_counter_reg[3]),
        .I4(channel_6_dutycycle_counter_reg[5]),
        .I5(channel_6_dutycycle_counter_reg[7]),
        .O(\channel_6_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_67 
       (.I0(channel_6_dutycycle_counter_reg[5]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[3]),
        .I3(channel_6_dutycycle_counter_reg[4]),
        .I4(channel_6_dutycycle_counter_reg[2]),
        .I5(channel_6_dutycycle_counter_reg[6]),
        .O(\channel_6_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_69 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[1]_i_7 
       (.I0(\channel_6_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_6_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_6_dutycycle_o[1]_i_70 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_71 
       (.I0(channel_6_dutycycle_counter_reg[4]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[6]),
        .I3(channel_6_dutycycle_counter_reg[7]),
        .I4(channel_6_dutycycle_counter_reg[2]),
        .I5(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_6_dutycycle_o[1]_i_72 
       (.I0(channel_6_dutycycle_counter_reg[6]),
        .I1(channel_6_dutycycle_counter_reg[1]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .I3(channel_6_dutycycle_counter_reg[5]),
        .I4(channel_6_dutycycle_counter_reg[0]),
        .O(\channel_6_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_6_dutycycle_o[1]_i_73 
       (.I0(channel_6_dutycycle_counter_reg[0]),
        .I1(channel_6_dutycycle_counter_reg[5]),
        .I2(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[1]_i_74 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[1]_i_75 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_6_dutycycle_o[1]_i_76 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .O(\channel_6_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_6_dutycycle_o[1]_i_77 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .O(\channel_6_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[1]_i_78 
       (.I0(channel_6_dutycycle_counter_reg[4]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .I2(channel_6_dutycycle_counter_reg[2]),
        .I3(channel_6_dutycycle_counter_reg[3]),
        .I4(channel_6_dutycycle_counter_reg[1]),
        .I5(channel_6_dutycycle_counter_reg[5]),
        .O(\channel_6_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_6_dutycycle_o[1]_i_79 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .I2(channel_6_dutycycle_counter_reg[4]),
        .I3(channel_6_dutycycle_counter_reg[1]),
        .I4(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_8 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .I3(\channel_6_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_6_dutycycle_o[1]_i_80 
       (.I0(channel_6_dutycycle_counter_reg[0]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .I2(channel_6_dutycycle_counter_reg[1]),
        .I3(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_6_dutycycle_o[1]_i_81 
       (.I0(channel_6_dutycycle_counter_reg[2]),
        .I1(channel_6_dutycycle_counter_reg[0]),
        .O(\channel_6_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[1]_i_82 
       (.I0(channel_6_dutycycle_counter_reg[1]),
        .I1(channel_6_dutycycle_counter_reg[3]),
        .O(\channel_6_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[1]_i_83 
       (.I0(channel_6_dutycycle_counter_reg[0]),
        .I1(channel_6_dutycycle_counter_reg[2]),
        .O(\channel_6_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_dutycycle_o[1]_i_84 
       (.I0(channel_6_dutycycle_counter_reg[1]),
        .O(\channel_6_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[1]_i_9 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[7]),
        .I3(\channel_6_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_6_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[2]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_6_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[3]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_6_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_dutycycle_o[3]_i_3 
       (.I0(\channel_6_dutycycle_counter_reg[7]_0 ),
        .O(\channel_6_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[4]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_6_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[5]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_6_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[5]_i_10 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .I3(\channel_6_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_6_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[5]_i_13 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_dutycycle_o[5]_i_14 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[5]_i_15 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[13]),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_6_dutycycle_o[5]_i_16 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_6_dutycycle_o[5]_i_17 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .I1(channel_6_dutycycle_counter_reg[15]),
        .I2(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_6_dutycycle_o[5]_i_18 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[14]),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_6_dutycycle_o[5]_i_19 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .I1(channel_6_dutycycle_counter_reg[13]),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .I3(channel_6_dutycycle_counter_reg[16]),
        .I4(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[5]_i_20 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[9]),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[5]_i_21 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(channel_6_dutycycle_counter_reg[8]),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[5]_i_22 
       (.I0(channel_6_dutycycle_counter_reg[12]),
        .I1(channel_6_dutycycle_counter_reg[7]),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[5]_i_23 
       (.I0(channel_6_dutycycle_counter_reg[11]),
        .I1(channel_6_dutycycle_counter_reg[6]),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[5]_i_24 
       (.I0(channel_6_dutycycle_counter_reg[12]),
        .I1(channel_6_dutycycle_counter_reg[9]),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .I3(channel_6_dutycycle_counter_reg[15]),
        .I4(channel_6_dutycycle_counter_reg[10]),
        .I5(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[5]_i_25 
       (.I0(channel_6_dutycycle_counter_reg[11]),
        .I1(channel_6_dutycycle_counter_reg[8]),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .I3(channel_6_dutycycle_counter_reg[14]),
        .I4(channel_6_dutycycle_counter_reg[9]),
        .I5(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[5]_i_26 
       (.I0(channel_6_dutycycle_counter_reg[10]),
        .I1(channel_6_dutycycle_counter_reg[7]),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .I3(channel_6_dutycycle_counter_reg[13]),
        .I4(channel_6_dutycycle_counter_reg[8]),
        .I5(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[5]_i_27 
       (.I0(channel_6_dutycycle_counter_reg[9]),
        .I1(channel_6_dutycycle_counter_reg[6]),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .I3(channel_6_dutycycle_counter_reg[12]),
        .I4(channel_6_dutycycle_counter_reg[7]),
        .I5(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[5]_i_3 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .O(\channel_6_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[5]_i_4 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .O(\channel_6_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[5]_i_5 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[9]),
        .O(\channel_6_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_6_dutycycle_o[5]_i_6 
       (.I0(\channel_6_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[8]),
        .O(\channel_6_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_6_dutycycle_o[5]_i_7 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .I3(\channel_6_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_6_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[5]_i_8 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[11]),
        .I3(\channel_6_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_6_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_6_dutycycle_o[5]_i_9 
       (.I0(\channel_6_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_6_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[10]),
        .I3(\channel_6_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_6_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[6]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_6_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[7]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_6_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[8]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_6_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_6_dutycycle_o[9]_i_1 
       (.I0(\channel_6_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_6_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(\channel_6_dutycycle_o_reg[0]_0 ),
        .I4(\channel_6_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_6_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_6_dutycycle_o[9]_i_10 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .I3(\channel_6_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_6_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_6_dutycycle_o[9]_i_12 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_13 
       (.I0(channel_6_dutycycle_counter_reg[17]),
        .I1(channel_6_dutycycle_counter_reg[12]),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_14 
       (.I0(channel_6_dutycycle_counter_reg[16]),
        .I1(channel_6_dutycycle_counter_reg[11]),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_15 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[10]),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_6_dutycycle_o[9]_i_16 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(channel_6_dutycycle_counter_reg[16]),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .I3(channel_6_dutycycle_counter_reg[17]),
        .O(\channel_6_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_6_dutycycle_o[9]_i_17 
       (.I0(channel_6_dutycycle_counter_reg[15]),
        .I1(channel_6_dutycycle_counter_reg[12]),
        .I2(channel_6_dutycycle_counter_reg[17]),
        .I3(channel_6_dutycycle_counter_reg[13]),
        .I4(channel_6_dutycycle_counter_reg[16]),
        .O(\channel_6_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[9]_i_18 
       (.I0(channel_6_dutycycle_counter_reg[14]),
        .I1(channel_6_dutycycle_counter_reg[11]),
        .I2(channel_6_dutycycle_counter_reg[16]),
        .I3(channel_6_dutycycle_counter_reg[17]),
        .I4(channel_6_dutycycle_counter_reg[12]),
        .I5(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_6_dutycycle_o[9]_i_19 
       (.I0(channel_6_dutycycle_counter_reg[13]),
        .I1(channel_6_dutycycle_counter_reg[10]),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .I3(channel_6_dutycycle_counter_reg[16]),
        .I4(channel_6_dutycycle_counter_reg[11]),
        .I5(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_3 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .O(\channel_6_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_4 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .O(\channel_6_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_5 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_6_dutycycle_counter_reg[13]),
        .O(\channel_6_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_6_dutycycle_o[9]_i_6 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[12]),
        .O(\channel_6_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_6_dutycycle_o[9]_i_7 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_6_dutycycle_counter_reg[16]),
        .I3(\channel_6_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_6_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_6_dutycycle_o[9]_i_8 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_6_dutycycle_counter_reg[15]),
        .I3(\channel_6_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_6_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_6_dutycycle_o[9]_i_9 
       (.I0(\channel_6_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_6_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_6_dutycycle_counter_reg[14]),
        .I3(\channel_6_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_6_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_19_n_0 ,\channel_6_dutycycle_o_reg[11]_i_19_n_1 ,\channel_6_dutycycle_o_reg[11]_i_19_n_2 ,\channel_6_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_39_n_0 ,\channel_6_dutycycle_o[11]_i_40_n_0 ,\channel_6_dutycycle_o[11]_i_41_n_0 ,\channel_6_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_43_n_0 ,\channel_6_dutycycle_o[11]_i_44_n_0 ,\channel_6_dutycycle_o[11]_i_45_n_0 ,\channel_6_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_30_n_0 ,\channel_6_dutycycle_o_reg[11]_i_30_n_1 ,\channel_6_dutycycle_o_reg[11]_i_30_n_2 ,\channel_6_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_6_dutycycle_o[11]_i_57_n_0 ,\channel_6_dutycycle_o[11]_i_58_n_0 ,channel_6_timeout_counter_reg[9]}),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_59_n_0 ,\channel_6_dutycycle_o[11]_i_60_n_0 ,\channel_6_dutycycle_o[11]_i_61_n_0 ,\channel_6_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_6_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_6_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_6_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_6_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_6_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_6_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_6_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_36_n_0 ,\channel_6_dutycycle_o_reg[11]_i_36_n_1 ,\channel_6_dutycycle_o_reg[11]_i_36_n_2 ,\channel_6_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_6_dutycycle_counter_reg[17:15],\channel_6_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_6_dutycycle_o_reg[11]_i_36_n_4 ,\channel_6_dutycycle_o_reg[11]_i_36_n_5 ,\channel_6_dutycycle_o_reg[11]_i_36_n_6 ,\channel_6_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_6_dutycycle_o[11]_i_65_n_0 ,\channel_6_dutycycle_o[11]_i_66_n_0 ,\channel_6_dutycycle_o[11]_i_67_n_0 ,\channel_6_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_6_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_6_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_38_n_0 ,\channel_6_dutycycle_o_reg[11]_i_38_n_1 ,\channel_6_dutycycle_o_reg[11]_i_38_n_2 ,\channel_6_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_70_n_0 ,\channel_6_dutycycle_o[11]_i_71_n_0 ,\channel_6_dutycycle_o[11]_i_72_n_0 ,\channel_6_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_74_n_0 ,\channel_6_dutycycle_o[11]_i_75_n_0 ,\channel_6_dutycycle_o[11]_i_76_n_0 ,\channel_6_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_4_n_0 ,\channel_6_dutycycle_o_reg[11]_i_4_n_1 ,\channel_6_dutycycle_o_reg[11]_i_4_n_2 ,\channel_6_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_10_n_0 ,\channel_6_dutycycle_o[11]_i_11_n_0 ,channel_6_timeout_counter_reg[27],channel_6_timeout_counter_reg[25]}),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_12_n_0 ,\channel_6_dutycycle_o[11]_i_13_n_0 ,\channel_6_dutycycle_o[11]_i_14_n_0 ,\channel_6_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_6_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_6_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_6_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_6_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_6_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_6_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_6_dutycycle_o[11]_i_17_n_0 ,\channel_6_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[11]_i_56_n_0 ,\channel_6_dutycycle_o_reg[11]_i_56_n_1 ,\channel_6_dutycycle_o_reg[11]_i_56_n_2 ,\channel_6_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_6_dutycycle_o[11]_i_87_n_0 ,\channel_6_dutycycle_o[11]_i_88_n_0 ,\channel_6_dutycycle_o[11]_i_89_n_0 ,\channel_6_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_91_n_0 ,\channel_6_dutycycle_o[11]_i_92_n_0 ,\channel_6_dutycycle_o[11]_i_93_n_0 ,\channel_6_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_6_n_0 ,\channel_6_dutycycle_o_reg[11]_i_6_n_1 ,\channel_6_dutycycle_o_reg[11]_i_6_n_2 ,\channel_6_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_20_n_0 ,\channel_6_dutycycle_o[11]_i_21_n_0 ,\channel_6_dutycycle_o[11]_i_22_n_0 ,\channel_6_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_24_n_0 ,\channel_6_dutycycle_o[11]_i_25_n_0 ,\channel_6_dutycycle_o[11]_i_26_n_0 ,\channel_6_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[11]_i_69_n_0 ,\channel_6_dutycycle_o_reg[11]_i_69_n_1 ,\channel_6_dutycycle_o_reg[11]_i_69_n_2 ,\channel_6_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[11]_i_95_n_0 ,\channel_6_dutycycle_o[11]_i_96_n_0 ,\channel_6_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_98_n_0 ,\channel_6_dutycycle_o[11]_i_99_n_0 ,\channel_6_dutycycle_o[11]_i_100_n_0 ,\channel_6_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_6_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_6_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_6_dutycycle_o_reg[11]_i_8_n_1 ,\channel_6_dutycycle_o_reg[11]_i_8_n_2 ,\channel_6_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_dutycycle_o_reg[11]_i_8_n_4 ,\channel_6_dutycycle_o_reg[11]_i_8_n_5 ,\channel_6_dutycycle_o_reg[11]_i_8_n_6 ,\channel_6_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_6_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_6_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[11]_i_9_n_0 ,\channel_6_dutycycle_o_reg[11]_i_9_n_1 ,\channel_6_dutycycle_o_reg[11]_i_9_n_2 ,\channel_6_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_6_timeout_counter_reg[19],channel_6_timeout_counter_reg[17]}),
        .O(\NLW_channel_6_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[11]_i_31_n_0 ,\channel_6_dutycycle_o[11]_i_32_n_0 ,\channel_6_dutycycle_o[11]_i_33_n_0 ,\channel_6_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_6_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_12_n_0 ,\channel_6_dutycycle_o_reg[1]_i_12_n_1 ,\channel_6_dutycycle_o_reg[1]_i_12_n_2 ,\channel_6_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_6_dutycycle_counter_reg[0],\channel_6_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[1]_i_26_n_0 ,\channel_6_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_2_n_0 ,\channel_6_dutycycle_o_reg[1]_i_2_n_1 ,\channel_6_dutycycle_o_reg[1]_i_2_n_2 ,\channel_6_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_4_n_0 ,\channel_6_dutycycle_o[1]_i_5_n_0 ,\channel_6_dutycycle_o[1]_i_6_n_0 ,\channel_6_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_6_dutycycle_counter_reg[11]_0 [0],\channel_6_dutycycle_counter_reg[7]_0 ,\NLW_channel_6_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_6_dutycycle_o[1]_i_8_n_0 ,\channel_6_dutycycle_o[1]_i_9_n_0 ,\channel_6_dutycycle_o[1]_i_10_n_0 ,\channel_6_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_21_n_0 ,\channel_6_dutycycle_o_reg[1]_i_21_n_1 ,\channel_6_dutycycle_o_reg[1]_i_21_n_2 ,\channel_6_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_31_n_0 ,\channel_6_dutycycle_o[1]_i_32_n_0 ,\channel_6_dutycycle_o[1]_i_33_n_0 ,\channel_6_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_6_dutycycle_o_reg[1]_i_21_n_4 ,\channel_6_dutycycle_o_reg[1]_i_21_n_5 ,\channel_6_dutycycle_o_reg[1]_i_21_n_6 ,\channel_6_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_6_dutycycle_o[1]_i_35_n_0 ,\channel_6_dutycycle_o[1]_i_36_n_0 ,\channel_6_dutycycle_o[1]_i_37_n_0 ,\channel_6_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_22_n_0 ,\channel_6_dutycycle_o_reg[1]_i_22_n_1 ,\channel_6_dutycycle_o_reg[1]_i_22_n_2 ,\channel_6_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_39_n_0 ,\channel_6_dutycycle_o[1]_i_40_n_0 ,\channel_6_dutycycle_o[1]_i_41_n_0 ,\channel_6_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_6_dutycycle_o_reg[1]_i_22_n_4 ,\channel_6_dutycycle_o_reg[1]_i_22_n_5 ,\channel_6_dutycycle_o_reg[1]_i_22_n_6 ,\channel_6_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_6_dutycycle_o[1]_i_43_n_0 ,\channel_6_dutycycle_o[1]_i_44_n_0 ,\channel_6_dutycycle_o[1]_i_45_n_0 ,\channel_6_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_24_n_0 ,\channel_6_dutycycle_o_reg[1]_i_24_n_1 ,\channel_6_dutycycle_o_reg[1]_i_24_n_2 ,\channel_6_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_52_n_0 ,\channel_6_dutycycle_o[1]_i_53_n_0 ,\channel_6_dutycycle_o[1]_i_54_n_0 ,\channel_6_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_6_dutycycle_o_reg[1]_i_24_n_4 ,\channel_6_dutycycle_o_reg[1]_i_24_n_5 ,\channel_6_dutycycle_o_reg[1]_i_24_n_6 ,\channel_6_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_6_dutycycle_o[1]_i_56_n_0 ,\channel_6_dutycycle_o[1]_i_57_n_0 ,\channel_6_dutycycle_o[1]_i_58_n_0 ,\channel_6_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_25_n_0 ,\channel_6_dutycycle_o_reg[1]_i_25_n_1 ,\channel_6_dutycycle_o_reg[1]_i_25_n_2 ,\channel_6_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_60_n_0 ,\channel_6_dutycycle_o[1]_i_61_n_0 ,\channel_6_dutycycle_o[1]_i_62_n_0 ,\channel_6_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_6_dutycycle_counter_reg[10]_0 [1:0],\channel_6_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_6_dutycycle_o[1]_i_64_n_0 ,\channel_6_dutycycle_o[1]_i_65_n_0 ,\channel_6_dutycycle_o[1]_i_66_n_0 ,\channel_6_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_3_n_0 ,\channel_6_dutycycle_o_reg[1]_i_3_n_1 ,\channel_6_dutycycle_o_reg[1]_i_3_n_2 ,\channel_6_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_13_n_0 ,\channel_6_dutycycle_o[1]_i_14_n_0 ,\channel_6_dutycycle_o[1]_i_15_n_0 ,\channel_6_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_6_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_6_dutycycle_o[1]_i_17_n_0 ,\channel_6_dutycycle_o[1]_i_18_n_0 ,\channel_6_dutycycle_o[1]_i_19_n_0 ,\channel_6_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[1]_i_30_n_0 ,\channel_6_dutycycle_o_reg[1]_i_30_n_1 ,\channel_6_dutycycle_o_reg[1]_i_30_n_2 ,\channel_6_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_69_n_0 ,\channel_6_dutycycle_o[1]_i_70_n_0 ,channel_6_dutycycle_counter_reg[3:2]}),
        .O({\channel_6_dutycycle_o_reg[1]_i_30_n_4 ,\channel_6_dutycycle_counter_reg[3]_0 }),
        .S({\channel_6_dutycycle_o[1]_i_71_n_0 ,\channel_6_dutycycle_o[1]_i_72_n_0 ,\channel_6_dutycycle_o[1]_i_73_n_0 ,\channel_6_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[1]_i_47_n_0 ,\channel_6_dutycycle_o_reg[1]_i_47_n_1 ,\channel_6_dutycycle_o_reg[1]_i_47_n_2 ,\channel_6_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[1]_i_75_n_0 ,\channel_6_dutycycle_o[1]_i_76_n_0 ,\channel_6_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_6_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_6_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_6_dutycycle_o[1]_i_78_n_0 ,\channel_6_dutycycle_o[1]_i_79_n_0 ,\channel_6_dutycycle_o[1]_i_80_n_0 ,\channel_6_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[1]_i_68_n_0 ,\channel_6_dutycycle_o_reg[1]_i_68_n_1 ,\channel_6_dutycycle_o_reg[1]_i_68_n_2 ,\channel_6_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_6_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_6_dutycycle_counter_reg[1]_0 ),
        .S({\channel_6_dutycycle_o[1]_i_82_n_0 ,\channel_6_dutycycle_o[1]_i_83_n_0 ,\channel_6_dutycycle_o[1]_i_84_n_0 ,channel_6_dutycycle_counter_reg[0]}));
  FDRE \channel_6_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_6_dutycycle_o_reg[3]_i_2_n_0 ,\channel_6_dutycycle_o_reg[3]_i_2_n_1 ,\channel_6_dutycycle_o_reg[3]_i_2_n_2 ,\channel_6_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_6_dutycycle_o_reg[3]_i_2_n_4 ,\channel_6_dutycycle_o_reg[3]_i_2_n_5 ,\channel_6_dutycycle_o_reg[3]_i_2_n_6 ,\channel_6_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_6_dutycycle_counter_reg[11]_0 ,\channel_6_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_6_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[5]_i_11_n_0 ,\channel_6_dutycycle_o_reg[5]_i_11_n_1 ,\channel_6_dutycycle_o_reg[5]_i_11_n_2 ,\channel_6_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_6_dutycycle_counter_reg[16],\channel_6_dutycycle_o[5]_i_13_n_0 ,\channel_6_dutycycle_o[5]_i_14_n_0 ,\channel_6_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_6_dutycycle_o_reg[5]_i_11_n_4 ,\channel_6_dutycycle_o_reg[5]_i_11_n_5 ,\channel_6_dutycycle_o_reg[5]_i_11_n_6 ,\channel_6_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_6_dutycycle_o[5]_i_16_n_0 ,\channel_6_dutycycle_o[5]_i_17_n_0 ,\channel_6_dutycycle_o[5]_i_18_n_0 ,\channel_6_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[5]_i_12_n_0 ,\channel_6_dutycycle_o_reg[5]_i_12_n_1 ,\channel_6_dutycycle_o_reg[5]_i_12_n_2 ,\channel_6_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[5]_i_20_n_0 ,\channel_6_dutycycle_o[5]_i_21_n_0 ,\channel_6_dutycycle_o[5]_i_22_n_0 ,\channel_6_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_6_dutycycle_o_reg[5]_i_12_n_4 ,\channel_6_dutycycle_o_reg[5]_i_12_n_5 ,\channel_6_dutycycle_o_reg[5]_i_12_n_6 ,\channel_6_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_6_dutycycle_o[5]_i_24_n_0 ,\channel_6_dutycycle_o[5]_i_25_n_0 ,\channel_6_dutycycle_o[5]_i_26_n_0 ,\channel_6_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_6_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[5]_i_2_n_0 ,\channel_6_dutycycle_o_reg[5]_i_2_n_1 ,\channel_6_dutycycle_o_reg[5]_i_2_n_2 ,\channel_6_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[5]_i_3_n_0 ,\channel_6_dutycycle_o[5]_i_4_n_0 ,\channel_6_dutycycle_o[5]_i_5_n_0 ,\channel_6_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_6_dutycycle_counter_reg[15]_0 [1:0],\channel_6_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_6_dutycycle_o[5]_i_7_n_0 ,\channel_6_dutycycle_o[5]_i_8_n_0 ,\channel_6_dutycycle_o[5]_i_9_n_0 ,\channel_6_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_6_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_6_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[7]_i_2_n_0 ,\channel_6_dutycycle_o_reg[7]_i_2_n_1 ,\channel_6_dutycycle_o_reg[7]_i_2_n_2 ,\channel_6_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_dutycycle_o_reg[7]_i_2_n_4 ,\channel_6_dutycycle_o_reg[7]_i_2_n_5 ,\channel_6_dutycycle_o_reg[7]_i_2_n_6 ,\channel_6_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_6_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_6_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_6_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_6_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_6_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_6_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_6_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_6_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_6_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[9]_i_11_n_0 ,\channel_6_dutycycle_o_reg[9]_i_11_n_1 ,\channel_6_dutycycle_o_reg[9]_i_11_n_2 ,\channel_6_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[9]_i_12_n_0 ,\channel_6_dutycycle_o[9]_i_13_n_0 ,\channel_6_dutycycle_o[9]_i_14_n_0 ,\channel_6_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_6_dutycycle_o_reg[9]_i_11_n_4 ,\channel_6_dutycycle_o_reg[9]_i_11_n_5 ,\channel_6_dutycycle_o_reg[9]_i_11_n_6 ,\channel_6_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_6_dutycycle_o[9]_i_16_n_0 ,\channel_6_dutycycle_o[9]_i_17_n_0 ,\channel_6_dutycycle_o[9]_i_18_n_0 ,\channel_6_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_6_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_6_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_6_dutycycle_o_reg[9]_i_2_n_0 ,\channel_6_dutycycle_o_reg[9]_i_2_n_1 ,\channel_6_dutycycle_o_reg[9]_i_2_n_2 ,\channel_6_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_6_dutycycle_o[9]_i_3_n_0 ,\channel_6_dutycycle_o[9]_i_4_n_0 ,\channel_6_dutycycle_o[9]_i_5_n_0 ,\channel_6_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_6_dutycycle_counter_reg[16]_0 [1:0],\channel_6_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_6_dutycycle_o[9]_i_7_n_0 ,\channel_6_dutycycle_o[9]_i_8_n_0 ,\channel_6_dutycycle_o[9]_i_9_n_0 ,\channel_6_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_6_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_6_i),
        .Q(channel_6_stage_1),
        .R(1'b0));
  FDRE channel_6_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_6_stage_1),
        .Q(channel_6_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_6_timeout_counter[0]_i_1 
       (.I0(channel_6_stage_1),
        .I1(channel_6_stage_2),
        .O(channel_6_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_6_timeout_counter[0]_i_2 
       (.I0(channel_6_i),
        .I1(\channel_6_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_6_stage_1),
        .I3(channel_6_stage_2),
        .O(\channel_6_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_6_timeout_counter[0]_i_4 
       (.I0(channel_6_timeout_counter_reg[0]),
        .O(\channel_6_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_6_timeout_counter_reg[0]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_6_timeout_counter_reg[0]_i_3_n_0 ,\channel_6_timeout_counter_reg[0]_i_3_n_1 ,\channel_6_timeout_counter_reg[0]_i_3_n_2 ,\channel_6_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_6_timeout_counter_reg[0]_i_3_n_4 ,\channel_6_timeout_counter_reg[0]_i_3_n_5 ,\channel_6_timeout_counter_reg[0]_i_3_n_6 ,\channel_6_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_6_timeout_counter_reg[3:1],\channel_6_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[10]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[11]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[12]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[12]_i_1 
       (.CI(\channel_6_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_6_timeout_counter_reg[12]_i_1_n_0 ,\channel_6_timeout_counter_reg[12]_i_1_n_1 ,\channel_6_timeout_counter_reg[12]_i_1_n_2 ,\channel_6_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[12]_i_1_n_4 ,\channel_6_timeout_counter_reg[12]_i_1_n_5 ,\channel_6_timeout_counter_reg[12]_i_1_n_6 ,\channel_6_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[13]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[14]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[15]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[16]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[16]_i_1 
       (.CI(\channel_6_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_6_timeout_counter_reg[16]_i_1_n_0 ,\channel_6_timeout_counter_reg[16]_i_1_n_1 ,\channel_6_timeout_counter_reg[16]_i_1_n_2 ,\channel_6_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[16]_i_1_n_4 ,\channel_6_timeout_counter_reg[16]_i_1_n_5 ,\channel_6_timeout_counter_reg[16]_i_1_n_6 ,\channel_6_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[17]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[18]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[19]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_6_timeout_counter_reg[1]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[20]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[20]_i_1 
       (.CI(\channel_6_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_6_timeout_counter_reg[20]_i_1_n_0 ,\channel_6_timeout_counter_reg[20]_i_1_n_1 ,\channel_6_timeout_counter_reg[20]_i_1_n_2 ,\channel_6_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[20]_i_1_n_4 ,\channel_6_timeout_counter_reg[20]_i_1_n_5 ,\channel_6_timeout_counter_reg[20]_i_1_n_6 ,\channel_6_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[21]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[22]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[23]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[24]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[24]_i_1 
       (.CI(\channel_6_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_6_timeout_counter_reg[24]_i_1_n_0 ,\channel_6_timeout_counter_reg[24]_i_1_n_1 ,\channel_6_timeout_counter_reg[24]_i_1_n_2 ,\channel_6_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[24]_i_1_n_4 ,\channel_6_timeout_counter_reg[24]_i_1_n_5 ,\channel_6_timeout_counter_reg[24]_i_1_n_6 ,\channel_6_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[25]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[26]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[27]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[28]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[28]_i_1 
       (.CI(\channel_6_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_6_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_6_timeout_counter_reg[28]_i_1_n_1 ,\channel_6_timeout_counter_reg[28]_i_1_n_2 ,\channel_6_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[28]_i_1_n_4 ,\channel_6_timeout_counter_reg[28]_i_1_n_5 ,\channel_6_timeout_counter_reg[28]_i_1_n_6 ,\channel_6_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[29]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_6_timeout_counter_reg[2]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[30]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[31]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_6_timeout_counter_reg[3]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[4]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[4]_i_1 
       (.CI(\channel_6_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_6_timeout_counter_reg[4]_i_1_n_0 ,\channel_6_timeout_counter_reg[4]_i_1_n_1 ,\channel_6_timeout_counter_reg[4]_i_1_n_2 ,\channel_6_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[4]_i_1_n_4 ,\channel_6_timeout_counter_reg[4]_i_1_n_5 ,\channel_6_timeout_counter_reg[4]_i_1_n_6 ,\channel_6_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[5]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_6_timeout_counter_reg[6]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_6_timeout_counter_reg[7]),
        .R(channel_6_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_6_timeout_counter_reg[8]),
        .R(channel_6_dutycycle_counter0));
  CARRY4 \channel_6_timeout_counter_reg[8]_i_1 
       (.CI(\channel_6_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_6_timeout_counter_reg[8]_i_1_n_0 ,\channel_6_timeout_counter_reg[8]_i_1_n_1 ,\channel_6_timeout_counter_reg[8]_i_1_n_2 ,\channel_6_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_6_timeout_counter_reg[8]_i_1_n_4 ,\channel_6_timeout_counter_reg[8]_i_1_n_5 ,\channel_6_timeout_counter_reg[8]_i_1_n_6 ,\channel_6_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_6_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_6_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_6_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_6_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_6_timeout_counter_reg[9]),
        .R(channel_6_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_7_dutycycle_counter[0]_i_1 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_7_i),
        .I2(channel_7_stage_1),
        .I3(channel_7_stage_2),
        .O(\channel_7_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_dutycycle_counter[0]_i_3 
       (.I0(channel_7_dutycycle_counter_reg[0]),
        .O(\channel_7_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_7_dutycycle_counter_reg[0]),
        .S(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_7_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_7_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_7_dutycycle_counter_reg[3:1],\channel_7_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_7_dutycycle_counter_reg[10]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_7_dutycycle_counter_reg[11]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_7_dutycycle_counter_reg[12]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_7_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_7_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_7_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_7_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_7_dutycycle_counter_reg[13]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_7_dutycycle_counter_reg[14]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_7_dutycycle_counter_reg[15]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_7_dutycycle_counter_reg[16]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_7_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_7_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_7_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_7_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_7_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_7_dutycycle_counter_reg[17]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_7_dutycycle_counter_reg[1]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_7_dutycycle_counter_reg[2]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_7_dutycycle_counter_reg[3]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_7_dutycycle_counter_reg[4]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_7_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_7_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_7_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_7_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_7_dutycycle_counter_reg[5]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_7_dutycycle_counter_reg[6]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_7_dutycycle_counter_reg[7]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_7_dutycycle_counter_reg[8]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_7_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_7_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_7_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_7_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_7_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_7_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_7_dutycycle_counter_reg[9]),
        .R(channel_7_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[0]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_7_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[10]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_7_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_7_dutycycle_o[11]_i_1 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_7_stage_2),
        .I2(channel_7_stage_1),
        .O(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_10 
       (.I0(channel_7_timeout_counter_reg[30]),
        .I1(channel_7_timeout_counter_reg[31]),
        .O(\channel_7_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_7_dutycycle_o[11]_i_100 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(\channel_7_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_7_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[11]_i_101 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(\channel_7_dutycycle_counter_reg[7]_0 ),
        .O(\channel_7_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_11 
       (.I0(channel_7_timeout_counter_reg[28]),
        .I1(channel_7_timeout_counter_reg[29]),
        .O(\channel_7_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_12 
       (.I0(channel_7_timeout_counter_reg[30]),
        .I1(channel_7_timeout_counter_reg[31]),
        .O(\channel_7_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_13 
       (.I0(channel_7_timeout_counter_reg[28]),
        .I1(channel_7_timeout_counter_reg[29]),
        .O(\channel_7_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_14 
       (.I0(channel_7_timeout_counter_reg[26]),
        .I1(channel_7_timeout_counter_reg[27]),
        .O(\channel_7_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_15 
       (.I0(channel_7_timeout_counter_reg[24]),
        .I1(channel_7_timeout_counter_reg[25]),
        .O(\channel_7_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[11]_i_16 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_7_dutycycle_o[11]_i_17 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_7_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[11]_i_18 
       (.I0(\channel_7_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_7_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_2 
       (.I0(channel_7_stage_2),
        .I1(channel_7_stage_1),
        .O(\channel_7_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_20 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_21 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_22 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_23 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_24 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_7_dutycycle_o_reg[0]_0 ),
        .I3(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_25 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_26 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_27 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[11]_i_3 
       (.I0(\channel_7_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_7_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_7_dutycycle_o[11]_i_31 
       (.I0(channel_7_timeout_counter_reg[22]),
        .I1(channel_7_timeout_counter_reg[23]),
        .O(\channel_7_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_7_dutycycle_o[11]_i_32 
       (.I0(channel_7_timeout_counter_reg[20]),
        .I1(channel_7_timeout_counter_reg[21]),
        .O(\channel_7_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_33 
       (.I0(channel_7_timeout_counter_reg[18]),
        .I1(channel_7_timeout_counter_reg[19]),
        .O(\channel_7_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_34 
       (.I0(channel_7_timeout_counter_reg[16]),
        .I1(channel_7_timeout_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_39 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_40 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_41 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_42 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_43 
       (.I0(channel_7_dutycycle_counter_reg[12]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_44 
       (.I0(channel_7_dutycycle_counter_reg[11]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_45 
       (.I0(channel_7_dutycycle_counter_reg[10]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_46 
       (.I0(channel_7_dutycycle_counter_reg[9]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_7_dutycycle_o[11]_i_57 
       (.I0(channel_7_timeout_counter_reg[12]),
        .I1(channel_7_timeout_counter_reg[13]),
        .O(\channel_7_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_58 
       (.I0(channel_7_timeout_counter_reg[10]),
        .I1(channel_7_timeout_counter_reg[11]),
        .O(\channel_7_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_7_dutycycle_o[11]_i_59 
       (.I0(channel_7_timeout_counter_reg[14]),
        .I1(channel_7_timeout_counter_reg[15]),
        .O(\channel_7_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_60 
       (.I0(channel_7_timeout_counter_reg[13]),
        .I1(channel_7_timeout_counter_reg[12]),
        .O(\channel_7_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_61 
       (.I0(channel_7_timeout_counter_reg[10]),
        .I1(channel_7_timeout_counter_reg[11]),
        .O(\channel_7_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_62 
       (.I0(channel_7_timeout_counter_reg[8]),
        .I1(channel_7_timeout_counter_reg[9]),
        .O(\channel_7_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_dutycycle_o[11]_i_63 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_64 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .I1(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_dutycycle_o[11]_i_65 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[11]_i_66 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[11]_i_67 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_7_dutycycle_o[11]_i_68 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[17]),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_70 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_71 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_7_dutycycle_o[11]_i_72 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_7_dutycycle_o[11]_i_73 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_74 
       (.I0(channel_7_dutycycle_counter_reg[8]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_75 
       (.I0(channel_7_dutycycle_counter_reg[7]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_7_dutycycle_o[11]_i_76 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_7_dutycycle_o[11]_i_77 
       (.I0(channel_7_dutycycle_counter_reg[5]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_87 
       (.I0(channel_7_timeout_counter_reg[6]),
        .I1(channel_7_timeout_counter_reg[7]),
        .O(\channel_7_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_88 
       (.I0(channel_7_timeout_counter_reg[4]),
        .I1(channel_7_timeout_counter_reg[5]),
        .O(\channel_7_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_89 
       (.I0(channel_7_timeout_counter_reg[2]),
        .I1(channel_7_timeout_counter_reg[3]),
        .O(\channel_7_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[11]_i_90 
       (.I0(channel_7_timeout_counter_reg[0]),
        .I1(channel_7_timeout_counter_reg[1]),
        .O(\channel_7_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_91 
       (.I0(channel_7_timeout_counter_reg[6]),
        .I1(channel_7_timeout_counter_reg[7]),
        .O(\channel_7_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_92 
       (.I0(channel_7_timeout_counter_reg[4]),
        .I1(channel_7_timeout_counter_reg[5]),
        .O(\channel_7_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_93 
       (.I0(channel_7_timeout_counter_reg[2]),
        .I1(channel_7_timeout_counter_reg[3]),
        .O(\channel_7_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_7_dutycycle_o[11]_i_94 
       (.I0(channel_7_timeout_counter_reg[0]),
        .I1(channel_7_timeout_counter_reg[1]),
        .O(\channel_7_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_95 
       (.I0(\channel_7_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[11]_i_96 
       (.I0(\channel_7_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_7_dutycycle_o[11]_i_97 
       (.I0(\channel_7_dutycycle_counter_reg[7]_0 ),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .O(\channel_7_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_7_dutycycle_o[11]_i_98 
       (.I0(channel_7_dutycycle_counter_reg[4]),
        .I1(\channel_7_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_7_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[11]_i_99 
       (.I0(channel_7_dutycycle_counter_reg[3]),
        .I1(\channel_7_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_7_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[1]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_7_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_10 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .I3(\channel_7_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_11 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[5]),
        .I3(\channel_7_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_13 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_14 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[2]),
        .O(\channel_7_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_15 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[1]),
        .O(\channel_7_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_7_dutycycle_o[1]_i_16 
       (.I0(channel_7_dutycycle_counter_reg[1]),
        .I1(\channel_7_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_7_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_7_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_17 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .I3(\channel_7_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_18 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[3]),
        .I3(\channel_7_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_19 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[2]),
        .I3(\channel_7_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_7_dutycycle_o[1]_i_20 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[1]),
        .I3(\channel_7_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_7_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_7_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_7_dutycycle_o[1]_i_26 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[0]),
        .O(\channel_7_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_31 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[12]),
        .I2(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_32 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(channel_7_dutycycle_counter_reg[11]),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_33 
       (.I0(channel_7_dutycycle_counter_reg[12]),
        .I1(channel_7_dutycycle_counter_reg[10]),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_34 
       (.I0(channel_7_dutycycle_counter_reg[11]),
        .I1(channel_7_dutycycle_counter_reg[9]),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_35 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[12]),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .I3(channel_7_dutycycle_counter_reg[13]),
        .I4(channel_7_dutycycle_counter_reg[15]),
        .I5(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_36 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[11]),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .I3(channel_7_dutycycle_counter_reg[12]),
        .I4(channel_7_dutycycle_counter_reg[14]),
        .I5(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_37 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[10]),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .I3(channel_7_dutycycle_counter_reg[11]),
        .I4(channel_7_dutycycle_counter_reg[13]),
        .I5(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_38 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(channel_7_dutycycle_counter_reg[9]),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .I3(channel_7_dutycycle_counter_reg[10]),
        .I4(channel_7_dutycycle_counter_reg[12]),
        .I5(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_39 
       (.I0(channel_7_dutycycle_counter_reg[10]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_4 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_40 
       (.I0(channel_7_dutycycle_counter_reg[9]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_41 
       (.I0(channel_7_dutycycle_counter_reg[8]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_42 
       (.I0(channel_7_dutycycle_counter_reg[7]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .I2(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_43 
       (.I0(channel_7_dutycycle_counter_reg[8]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .I3(channel_7_dutycycle_counter_reg[11]),
        .I4(channel_7_dutycycle_counter_reg[6]),
        .I5(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_44 
       (.I0(channel_7_dutycycle_counter_reg[7]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .I3(channel_7_dutycycle_counter_reg[10]),
        .I4(channel_7_dutycycle_counter_reg[5]),
        .I5(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_45 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .I3(channel_7_dutycycle_counter_reg[9]),
        .I4(channel_7_dutycycle_counter_reg[4]),
        .I5(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_46 
       (.I0(channel_7_dutycycle_counter_reg[5]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .I3(channel_7_dutycycle_counter_reg[8]),
        .I4(channel_7_dutycycle_counter_reg[3]),
        .I5(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_5 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_52 
       (.I0(channel_7_dutycycle_counter_reg[10]),
        .I1(channel_7_dutycycle_counter_reg[8]),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_53 
       (.I0(channel_7_dutycycle_counter_reg[9]),
        .I1(channel_7_dutycycle_counter_reg[7]),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_54 
       (.I0(channel_7_dutycycle_counter_reg[8]),
        .I1(channel_7_dutycycle_counter_reg[6]),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_55 
       (.I0(channel_7_dutycycle_counter_reg[7]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_56 
       (.I0(channel_7_dutycycle_counter_reg[12]),
        .I1(channel_7_dutycycle_counter_reg[8]),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .I3(channel_7_dutycycle_counter_reg[9]),
        .I4(channel_7_dutycycle_counter_reg[11]),
        .I5(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_57 
       (.I0(channel_7_dutycycle_counter_reg[11]),
        .I1(channel_7_dutycycle_counter_reg[7]),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .I3(channel_7_dutycycle_counter_reg[8]),
        .I4(channel_7_dutycycle_counter_reg[10]),
        .I5(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_58 
       (.I0(channel_7_dutycycle_counter_reg[10]),
        .I1(channel_7_dutycycle_counter_reg[6]),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .I3(channel_7_dutycycle_counter_reg[7]),
        .I4(channel_7_dutycycle_counter_reg[9]),
        .I5(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_59 
       (.I0(channel_7_dutycycle_counter_reg[9]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .I3(channel_7_dutycycle_counter_reg[6]),
        .I4(channel_7_dutycycle_counter_reg[8]),
        .I5(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_6 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_60 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_61 
       (.I0(channel_7_dutycycle_counter_reg[5]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_62 
       (.I0(channel_7_dutycycle_counter_reg[4]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_63 
       (.I0(channel_7_dutycycle_counter_reg[3]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_64 
       (.I0(channel_7_dutycycle_counter_reg[8]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .I3(channel_7_dutycycle_counter_reg[5]),
        .I4(channel_7_dutycycle_counter_reg[7]),
        .I5(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_65 
       (.I0(channel_7_dutycycle_counter_reg[7]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .I2(channel_7_dutycycle_counter_reg[5]),
        .I3(channel_7_dutycycle_counter_reg[4]),
        .I4(channel_7_dutycycle_counter_reg[6]),
        .I5(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_66 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .I3(channel_7_dutycycle_counter_reg[3]),
        .I4(channel_7_dutycycle_counter_reg[5]),
        .I5(channel_7_dutycycle_counter_reg[7]),
        .O(\channel_7_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_67 
       (.I0(channel_7_dutycycle_counter_reg[5]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[3]),
        .I3(channel_7_dutycycle_counter_reg[4]),
        .I4(channel_7_dutycycle_counter_reg[2]),
        .I5(channel_7_dutycycle_counter_reg[6]),
        .O(\channel_7_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_69 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[1]_i_7 
       (.I0(\channel_7_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_7_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_7_dutycycle_o[1]_i_70 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_71 
       (.I0(channel_7_dutycycle_counter_reg[4]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[6]),
        .I3(channel_7_dutycycle_counter_reg[7]),
        .I4(channel_7_dutycycle_counter_reg[2]),
        .I5(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_7_dutycycle_o[1]_i_72 
       (.I0(channel_7_dutycycle_counter_reg[6]),
        .I1(channel_7_dutycycle_counter_reg[1]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .I3(channel_7_dutycycle_counter_reg[5]),
        .I4(channel_7_dutycycle_counter_reg[0]),
        .O(\channel_7_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_7_dutycycle_o[1]_i_73 
       (.I0(channel_7_dutycycle_counter_reg[0]),
        .I1(channel_7_dutycycle_counter_reg[5]),
        .I2(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[1]_i_74 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[1]_i_75 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_7_dutycycle_o[1]_i_76 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .O(\channel_7_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_7_dutycycle_o[1]_i_77 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .O(\channel_7_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[1]_i_78 
       (.I0(channel_7_dutycycle_counter_reg[4]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .I2(channel_7_dutycycle_counter_reg[2]),
        .I3(channel_7_dutycycle_counter_reg[3]),
        .I4(channel_7_dutycycle_counter_reg[1]),
        .I5(channel_7_dutycycle_counter_reg[5]),
        .O(\channel_7_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_7_dutycycle_o[1]_i_79 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .I2(channel_7_dutycycle_counter_reg[4]),
        .I3(channel_7_dutycycle_counter_reg[1]),
        .I4(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_8 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .I3(\channel_7_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_7_dutycycle_o[1]_i_80 
       (.I0(channel_7_dutycycle_counter_reg[0]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .I2(channel_7_dutycycle_counter_reg[1]),
        .I3(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_7_dutycycle_o[1]_i_81 
       (.I0(channel_7_dutycycle_counter_reg[2]),
        .I1(channel_7_dutycycle_counter_reg[0]),
        .O(\channel_7_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[1]_i_82 
       (.I0(channel_7_dutycycle_counter_reg[1]),
        .I1(channel_7_dutycycle_counter_reg[3]),
        .O(\channel_7_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[1]_i_83 
       (.I0(channel_7_dutycycle_counter_reg[0]),
        .I1(channel_7_dutycycle_counter_reg[2]),
        .O(\channel_7_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_dutycycle_o[1]_i_84 
       (.I0(channel_7_dutycycle_counter_reg[1]),
        .O(\channel_7_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[1]_i_9 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[7]),
        .I3(\channel_7_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_7_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[2]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_7_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[3]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_7_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_dutycycle_o[3]_i_3 
       (.I0(\channel_7_dutycycle_counter_reg[7]_0 ),
        .O(\channel_7_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[4]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_7_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[5]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_7_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[5]_i_10 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .I3(\channel_7_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_7_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[5]_i_13 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_dutycycle_o[5]_i_14 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[5]_i_15 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[13]),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_7_dutycycle_o[5]_i_16 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_7_dutycycle_o[5]_i_17 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .I1(channel_7_dutycycle_counter_reg[15]),
        .I2(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_7_dutycycle_o[5]_i_18 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[14]),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_7_dutycycle_o[5]_i_19 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .I1(channel_7_dutycycle_counter_reg[13]),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .I3(channel_7_dutycycle_counter_reg[16]),
        .I4(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[5]_i_20 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[9]),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[5]_i_21 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(channel_7_dutycycle_counter_reg[8]),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[5]_i_22 
       (.I0(channel_7_dutycycle_counter_reg[12]),
        .I1(channel_7_dutycycle_counter_reg[7]),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[5]_i_23 
       (.I0(channel_7_dutycycle_counter_reg[11]),
        .I1(channel_7_dutycycle_counter_reg[6]),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[5]_i_24 
       (.I0(channel_7_dutycycle_counter_reg[12]),
        .I1(channel_7_dutycycle_counter_reg[9]),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .I3(channel_7_dutycycle_counter_reg[15]),
        .I4(channel_7_dutycycle_counter_reg[10]),
        .I5(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[5]_i_25 
       (.I0(channel_7_dutycycle_counter_reg[11]),
        .I1(channel_7_dutycycle_counter_reg[8]),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .I3(channel_7_dutycycle_counter_reg[14]),
        .I4(channel_7_dutycycle_counter_reg[9]),
        .I5(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[5]_i_26 
       (.I0(channel_7_dutycycle_counter_reg[10]),
        .I1(channel_7_dutycycle_counter_reg[7]),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .I3(channel_7_dutycycle_counter_reg[13]),
        .I4(channel_7_dutycycle_counter_reg[8]),
        .I5(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[5]_i_27 
       (.I0(channel_7_dutycycle_counter_reg[9]),
        .I1(channel_7_dutycycle_counter_reg[6]),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .I3(channel_7_dutycycle_counter_reg[12]),
        .I4(channel_7_dutycycle_counter_reg[7]),
        .I5(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[5]_i_3 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .O(\channel_7_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[5]_i_4 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .O(\channel_7_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[5]_i_5 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[9]),
        .O(\channel_7_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_7_dutycycle_o[5]_i_6 
       (.I0(\channel_7_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[8]),
        .O(\channel_7_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_7_dutycycle_o[5]_i_7 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .I3(\channel_7_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_7_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[5]_i_8 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[11]),
        .I3(\channel_7_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_7_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_7_dutycycle_o[5]_i_9 
       (.I0(\channel_7_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_7_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[10]),
        .I3(\channel_7_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_7_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[6]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_7_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[7]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_7_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[8]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_7_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_7_dutycycle_o[9]_i_1 
       (.I0(\channel_7_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_7_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(\channel_7_dutycycle_o_reg[0]_0 ),
        .I4(\channel_7_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_7_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_7_dutycycle_o[9]_i_10 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .I3(\channel_7_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_7_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_7_dutycycle_o[9]_i_12 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_13 
       (.I0(channel_7_dutycycle_counter_reg[17]),
        .I1(channel_7_dutycycle_counter_reg[12]),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_14 
       (.I0(channel_7_dutycycle_counter_reg[16]),
        .I1(channel_7_dutycycle_counter_reg[11]),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_15 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[10]),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_7_dutycycle_o[9]_i_16 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(channel_7_dutycycle_counter_reg[16]),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .I3(channel_7_dutycycle_counter_reg[17]),
        .O(\channel_7_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_7_dutycycle_o[9]_i_17 
       (.I0(channel_7_dutycycle_counter_reg[15]),
        .I1(channel_7_dutycycle_counter_reg[12]),
        .I2(channel_7_dutycycle_counter_reg[17]),
        .I3(channel_7_dutycycle_counter_reg[13]),
        .I4(channel_7_dutycycle_counter_reg[16]),
        .O(\channel_7_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[9]_i_18 
       (.I0(channel_7_dutycycle_counter_reg[14]),
        .I1(channel_7_dutycycle_counter_reg[11]),
        .I2(channel_7_dutycycle_counter_reg[16]),
        .I3(channel_7_dutycycle_counter_reg[17]),
        .I4(channel_7_dutycycle_counter_reg[12]),
        .I5(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_7_dutycycle_o[9]_i_19 
       (.I0(channel_7_dutycycle_counter_reg[13]),
        .I1(channel_7_dutycycle_counter_reg[10]),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .I3(channel_7_dutycycle_counter_reg[16]),
        .I4(channel_7_dutycycle_counter_reg[11]),
        .I5(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_3 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .O(\channel_7_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_4 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .O(\channel_7_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_5 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_7_dutycycle_counter_reg[13]),
        .O(\channel_7_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_7_dutycycle_o[9]_i_6 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[12]),
        .O(\channel_7_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_7_dutycycle_o[9]_i_7 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_7_dutycycle_counter_reg[16]),
        .I3(\channel_7_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_7_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_7_dutycycle_o[9]_i_8 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_7_dutycycle_counter_reg[15]),
        .I3(\channel_7_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_7_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_7_dutycycle_o[9]_i_9 
       (.I0(\channel_7_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_7_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_7_dutycycle_counter_reg[14]),
        .I3(\channel_7_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_7_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_19_n_0 ,\channel_7_dutycycle_o_reg[11]_i_19_n_1 ,\channel_7_dutycycle_o_reg[11]_i_19_n_2 ,\channel_7_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_39_n_0 ,\channel_7_dutycycle_o[11]_i_40_n_0 ,\channel_7_dutycycle_o[11]_i_41_n_0 ,\channel_7_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_43_n_0 ,\channel_7_dutycycle_o[11]_i_44_n_0 ,\channel_7_dutycycle_o[11]_i_45_n_0 ,\channel_7_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_30_n_0 ,\channel_7_dutycycle_o_reg[11]_i_30_n_1 ,\channel_7_dutycycle_o_reg[11]_i_30_n_2 ,\channel_7_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_7_dutycycle_o[11]_i_57_n_0 ,\channel_7_dutycycle_o[11]_i_58_n_0 ,channel_7_timeout_counter_reg[9]}),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_59_n_0 ,\channel_7_dutycycle_o[11]_i_60_n_0 ,\channel_7_dutycycle_o[11]_i_61_n_0 ,\channel_7_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_7_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_7_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_7_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_7_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_7_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_7_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_7_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_36_n_0 ,\channel_7_dutycycle_o_reg[11]_i_36_n_1 ,\channel_7_dutycycle_o_reg[11]_i_36_n_2 ,\channel_7_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_7_dutycycle_counter_reg[17:15],\channel_7_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_7_dutycycle_o_reg[11]_i_36_n_4 ,\channel_7_dutycycle_o_reg[11]_i_36_n_5 ,\channel_7_dutycycle_o_reg[11]_i_36_n_6 ,\channel_7_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_7_dutycycle_o[11]_i_65_n_0 ,\channel_7_dutycycle_o[11]_i_66_n_0 ,\channel_7_dutycycle_o[11]_i_67_n_0 ,\channel_7_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_7_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_7_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_38_n_0 ,\channel_7_dutycycle_o_reg[11]_i_38_n_1 ,\channel_7_dutycycle_o_reg[11]_i_38_n_2 ,\channel_7_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_70_n_0 ,\channel_7_dutycycle_o[11]_i_71_n_0 ,\channel_7_dutycycle_o[11]_i_72_n_0 ,\channel_7_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_74_n_0 ,\channel_7_dutycycle_o[11]_i_75_n_0 ,\channel_7_dutycycle_o[11]_i_76_n_0 ,\channel_7_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_4_n_0 ,\channel_7_dutycycle_o_reg[11]_i_4_n_1 ,\channel_7_dutycycle_o_reg[11]_i_4_n_2 ,\channel_7_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_10_n_0 ,\channel_7_dutycycle_o[11]_i_11_n_0 ,channel_7_timeout_counter_reg[27],channel_7_timeout_counter_reg[25]}),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_12_n_0 ,\channel_7_dutycycle_o[11]_i_13_n_0 ,\channel_7_dutycycle_o[11]_i_14_n_0 ,\channel_7_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_7_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_7_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_7_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_7_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_7_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_7_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_7_dutycycle_o[11]_i_17_n_0 ,\channel_7_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[11]_i_56_n_0 ,\channel_7_dutycycle_o_reg[11]_i_56_n_1 ,\channel_7_dutycycle_o_reg[11]_i_56_n_2 ,\channel_7_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_7_dutycycle_o[11]_i_87_n_0 ,\channel_7_dutycycle_o[11]_i_88_n_0 ,\channel_7_dutycycle_o[11]_i_89_n_0 ,\channel_7_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_91_n_0 ,\channel_7_dutycycle_o[11]_i_92_n_0 ,\channel_7_dutycycle_o[11]_i_93_n_0 ,\channel_7_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_6_n_0 ,\channel_7_dutycycle_o_reg[11]_i_6_n_1 ,\channel_7_dutycycle_o_reg[11]_i_6_n_2 ,\channel_7_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_20_n_0 ,\channel_7_dutycycle_o[11]_i_21_n_0 ,\channel_7_dutycycle_o[11]_i_22_n_0 ,\channel_7_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_24_n_0 ,\channel_7_dutycycle_o[11]_i_25_n_0 ,\channel_7_dutycycle_o[11]_i_26_n_0 ,\channel_7_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[11]_i_69_n_0 ,\channel_7_dutycycle_o_reg[11]_i_69_n_1 ,\channel_7_dutycycle_o_reg[11]_i_69_n_2 ,\channel_7_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[11]_i_95_n_0 ,\channel_7_dutycycle_o[11]_i_96_n_0 ,\channel_7_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_98_n_0 ,\channel_7_dutycycle_o[11]_i_99_n_0 ,\channel_7_dutycycle_o[11]_i_100_n_0 ,\channel_7_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_7_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_7_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_7_dutycycle_o_reg[11]_i_8_n_1 ,\channel_7_dutycycle_o_reg[11]_i_8_n_2 ,\channel_7_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_dutycycle_o_reg[11]_i_8_n_4 ,\channel_7_dutycycle_o_reg[11]_i_8_n_5 ,\channel_7_dutycycle_o_reg[11]_i_8_n_6 ,\channel_7_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_7_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_7_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[11]_i_9_n_0 ,\channel_7_dutycycle_o_reg[11]_i_9_n_1 ,\channel_7_dutycycle_o_reg[11]_i_9_n_2 ,\channel_7_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_7_timeout_counter_reg[19],channel_7_timeout_counter_reg[17]}),
        .O(\NLW_channel_7_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[11]_i_31_n_0 ,\channel_7_dutycycle_o[11]_i_32_n_0 ,\channel_7_dutycycle_o[11]_i_33_n_0 ,\channel_7_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_7_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_12_n_0 ,\channel_7_dutycycle_o_reg[1]_i_12_n_1 ,\channel_7_dutycycle_o_reg[1]_i_12_n_2 ,\channel_7_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_7_dutycycle_counter_reg[0],\channel_7_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[1]_i_26_n_0 ,\channel_7_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_2_n_0 ,\channel_7_dutycycle_o_reg[1]_i_2_n_1 ,\channel_7_dutycycle_o_reg[1]_i_2_n_2 ,\channel_7_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_4_n_0 ,\channel_7_dutycycle_o[1]_i_5_n_0 ,\channel_7_dutycycle_o[1]_i_6_n_0 ,\channel_7_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_7_dutycycle_counter_reg[11]_0 [0],\channel_7_dutycycle_counter_reg[7]_0 ,\NLW_channel_7_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_7_dutycycle_o[1]_i_8_n_0 ,\channel_7_dutycycle_o[1]_i_9_n_0 ,\channel_7_dutycycle_o[1]_i_10_n_0 ,\channel_7_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_21_n_0 ,\channel_7_dutycycle_o_reg[1]_i_21_n_1 ,\channel_7_dutycycle_o_reg[1]_i_21_n_2 ,\channel_7_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_31_n_0 ,\channel_7_dutycycle_o[1]_i_32_n_0 ,\channel_7_dutycycle_o[1]_i_33_n_0 ,\channel_7_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_7_dutycycle_o_reg[1]_i_21_n_4 ,\channel_7_dutycycle_o_reg[1]_i_21_n_5 ,\channel_7_dutycycle_o_reg[1]_i_21_n_6 ,\channel_7_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_7_dutycycle_o[1]_i_35_n_0 ,\channel_7_dutycycle_o[1]_i_36_n_0 ,\channel_7_dutycycle_o[1]_i_37_n_0 ,\channel_7_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_22_n_0 ,\channel_7_dutycycle_o_reg[1]_i_22_n_1 ,\channel_7_dutycycle_o_reg[1]_i_22_n_2 ,\channel_7_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_39_n_0 ,\channel_7_dutycycle_o[1]_i_40_n_0 ,\channel_7_dutycycle_o[1]_i_41_n_0 ,\channel_7_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_7_dutycycle_o_reg[1]_i_22_n_4 ,\channel_7_dutycycle_o_reg[1]_i_22_n_5 ,\channel_7_dutycycle_o_reg[1]_i_22_n_6 ,\channel_7_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_7_dutycycle_o[1]_i_43_n_0 ,\channel_7_dutycycle_o[1]_i_44_n_0 ,\channel_7_dutycycle_o[1]_i_45_n_0 ,\channel_7_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_24_n_0 ,\channel_7_dutycycle_o_reg[1]_i_24_n_1 ,\channel_7_dutycycle_o_reg[1]_i_24_n_2 ,\channel_7_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_52_n_0 ,\channel_7_dutycycle_o[1]_i_53_n_0 ,\channel_7_dutycycle_o[1]_i_54_n_0 ,\channel_7_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_7_dutycycle_o_reg[1]_i_24_n_4 ,\channel_7_dutycycle_o_reg[1]_i_24_n_5 ,\channel_7_dutycycle_o_reg[1]_i_24_n_6 ,\channel_7_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_7_dutycycle_o[1]_i_56_n_0 ,\channel_7_dutycycle_o[1]_i_57_n_0 ,\channel_7_dutycycle_o[1]_i_58_n_0 ,\channel_7_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_25_n_0 ,\channel_7_dutycycle_o_reg[1]_i_25_n_1 ,\channel_7_dutycycle_o_reg[1]_i_25_n_2 ,\channel_7_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_60_n_0 ,\channel_7_dutycycle_o[1]_i_61_n_0 ,\channel_7_dutycycle_o[1]_i_62_n_0 ,\channel_7_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_7_dutycycle_counter_reg[10]_0 [1:0],\channel_7_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_7_dutycycle_o[1]_i_64_n_0 ,\channel_7_dutycycle_o[1]_i_65_n_0 ,\channel_7_dutycycle_o[1]_i_66_n_0 ,\channel_7_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_3_n_0 ,\channel_7_dutycycle_o_reg[1]_i_3_n_1 ,\channel_7_dutycycle_o_reg[1]_i_3_n_2 ,\channel_7_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_13_n_0 ,\channel_7_dutycycle_o[1]_i_14_n_0 ,\channel_7_dutycycle_o[1]_i_15_n_0 ,\channel_7_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_7_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_7_dutycycle_o[1]_i_17_n_0 ,\channel_7_dutycycle_o[1]_i_18_n_0 ,\channel_7_dutycycle_o[1]_i_19_n_0 ,\channel_7_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[1]_i_30_n_0 ,\channel_7_dutycycle_o_reg[1]_i_30_n_1 ,\channel_7_dutycycle_o_reg[1]_i_30_n_2 ,\channel_7_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_69_n_0 ,\channel_7_dutycycle_o[1]_i_70_n_0 ,channel_7_dutycycle_counter_reg[3:2]}),
        .O({\channel_7_dutycycle_o_reg[1]_i_30_n_4 ,\channel_7_dutycycle_counter_reg[3]_0 }),
        .S({\channel_7_dutycycle_o[1]_i_71_n_0 ,\channel_7_dutycycle_o[1]_i_72_n_0 ,\channel_7_dutycycle_o[1]_i_73_n_0 ,\channel_7_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[1]_i_47_n_0 ,\channel_7_dutycycle_o_reg[1]_i_47_n_1 ,\channel_7_dutycycle_o_reg[1]_i_47_n_2 ,\channel_7_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[1]_i_75_n_0 ,\channel_7_dutycycle_o[1]_i_76_n_0 ,\channel_7_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_7_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_7_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_7_dutycycle_o[1]_i_78_n_0 ,\channel_7_dutycycle_o[1]_i_79_n_0 ,\channel_7_dutycycle_o[1]_i_80_n_0 ,\channel_7_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[1]_i_68_n_0 ,\channel_7_dutycycle_o_reg[1]_i_68_n_1 ,\channel_7_dutycycle_o_reg[1]_i_68_n_2 ,\channel_7_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_7_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_7_dutycycle_counter_reg[1]_0 ),
        .S({\channel_7_dutycycle_o[1]_i_82_n_0 ,\channel_7_dutycycle_o[1]_i_83_n_0 ,\channel_7_dutycycle_o[1]_i_84_n_0 ,channel_7_dutycycle_counter_reg[0]}));
  FDRE \channel_7_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_7_dutycycle_o_reg[3]_i_2_n_0 ,\channel_7_dutycycle_o_reg[3]_i_2_n_1 ,\channel_7_dutycycle_o_reg[3]_i_2_n_2 ,\channel_7_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_7_dutycycle_o_reg[3]_i_2_n_4 ,\channel_7_dutycycle_o_reg[3]_i_2_n_5 ,\channel_7_dutycycle_o_reg[3]_i_2_n_6 ,\channel_7_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_7_dutycycle_counter_reg[11]_0 ,\channel_7_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_7_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[5]_i_11_n_0 ,\channel_7_dutycycle_o_reg[5]_i_11_n_1 ,\channel_7_dutycycle_o_reg[5]_i_11_n_2 ,\channel_7_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_7_dutycycle_counter_reg[16],\channel_7_dutycycle_o[5]_i_13_n_0 ,\channel_7_dutycycle_o[5]_i_14_n_0 ,\channel_7_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_7_dutycycle_o_reg[5]_i_11_n_4 ,\channel_7_dutycycle_o_reg[5]_i_11_n_5 ,\channel_7_dutycycle_o_reg[5]_i_11_n_6 ,\channel_7_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_7_dutycycle_o[5]_i_16_n_0 ,\channel_7_dutycycle_o[5]_i_17_n_0 ,\channel_7_dutycycle_o[5]_i_18_n_0 ,\channel_7_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[5]_i_12_n_0 ,\channel_7_dutycycle_o_reg[5]_i_12_n_1 ,\channel_7_dutycycle_o_reg[5]_i_12_n_2 ,\channel_7_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[5]_i_20_n_0 ,\channel_7_dutycycle_o[5]_i_21_n_0 ,\channel_7_dutycycle_o[5]_i_22_n_0 ,\channel_7_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_7_dutycycle_o_reg[5]_i_12_n_4 ,\channel_7_dutycycle_o_reg[5]_i_12_n_5 ,\channel_7_dutycycle_o_reg[5]_i_12_n_6 ,\channel_7_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_7_dutycycle_o[5]_i_24_n_0 ,\channel_7_dutycycle_o[5]_i_25_n_0 ,\channel_7_dutycycle_o[5]_i_26_n_0 ,\channel_7_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_7_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[5]_i_2_n_0 ,\channel_7_dutycycle_o_reg[5]_i_2_n_1 ,\channel_7_dutycycle_o_reg[5]_i_2_n_2 ,\channel_7_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[5]_i_3_n_0 ,\channel_7_dutycycle_o[5]_i_4_n_0 ,\channel_7_dutycycle_o[5]_i_5_n_0 ,\channel_7_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_7_dutycycle_counter_reg[15]_0 [1:0],\channel_7_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_7_dutycycle_o[5]_i_7_n_0 ,\channel_7_dutycycle_o[5]_i_8_n_0 ,\channel_7_dutycycle_o[5]_i_9_n_0 ,\channel_7_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_7_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_7_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[7]_i_2_n_0 ,\channel_7_dutycycle_o_reg[7]_i_2_n_1 ,\channel_7_dutycycle_o_reg[7]_i_2_n_2 ,\channel_7_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_dutycycle_o_reg[7]_i_2_n_4 ,\channel_7_dutycycle_o_reg[7]_i_2_n_5 ,\channel_7_dutycycle_o_reg[7]_i_2_n_6 ,\channel_7_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_7_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_7_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_7_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_7_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_7_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_7_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_7_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_7_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_7_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[9]_i_11_n_0 ,\channel_7_dutycycle_o_reg[9]_i_11_n_1 ,\channel_7_dutycycle_o_reg[9]_i_11_n_2 ,\channel_7_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[9]_i_12_n_0 ,\channel_7_dutycycle_o[9]_i_13_n_0 ,\channel_7_dutycycle_o[9]_i_14_n_0 ,\channel_7_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_7_dutycycle_o_reg[9]_i_11_n_4 ,\channel_7_dutycycle_o_reg[9]_i_11_n_5 ,\channel_7_dutycycle_o_reg[9]_i_11_n_6 ,\channel_7_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_7_dutycycle_o[9]_i_16_n_0 ,\channel_7_dutycycle_o[9]_i_17_n_0 ,\channel_7_dutycycle_o[9]_i_18_n_0 ,\channel_7_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_7_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_7_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_7_dutycycle_o_reg[9]_i_2_n_0 ,\channel_7_dutycycle_o_reg[9]_i_2_n_1 ,\channel_7_dutycycle_o_reg[9]_i_2_n_2 ,\channel_7_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_7_dutycycle_o[9]_i_3_n_0 ,\channel_7_dutycycle_o[9]_i_4_n_0 ,\channel_7_dutycycle_o[9]_i_5_n_0 ,\channel_7_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_7_dutycycle_counter_reg[16]_0 [1:0],\channel_7_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_7_dutycycle_o[9]_i_7_n_0 ,\channel_7_dutycycle_o[9]_i_8_n_0 ,\channel_7_dutycycle_o[9]_i_9_n_0 ,\channel_7_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_7_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_7_i),
        .Q(channel_7_stage_1),
        .R(1'b0));
  FDRE channel_7_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_7_stage_1),
        .Q(channel_7_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_7_timeout_counter[0]_i_1 
       (.I0(channel_7_stage_1),
        .I1(channel_7_stage_2),
        .O(channel_7_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_7_timeout_counter[0]_i_2 
       (.I0(channel_7_i),
        .I1(\channel_7_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_7_stage_1),
        .I3(channel_7_stage_2),
        .O(\channel_7_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_7_timeout_counter[0]_i_4 
       (.I0(channel_7_timeout_counter_reg[0]),
        .O(\channel_7_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_7_timeout_counter_reg[0]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_7_timeout_counter_reg[0]_i_3_n_0 ,\channel_7_timeout_counter_reg[0]_i_3_n_1 ,\channel_7_timeout_counter_reg[0]_i_3_n_2 ,\channel_7_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_7_timeout_counter_reg[0]_i_3_n_4 ,\channel_7_timeout_counter_reg[0]_i_3_n_5 ,\channel_7_timeout_counter_reg[0]_i_3_n_6 ,\channel_7_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_7_timeout_counter_reg[3:1],\channel_7_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[10]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[11]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[12]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[12]_i_1 
       (.CI(\channel_7_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_7_timeout_counter_reg[12]_i_1_n_0 ,\channel_7_timeout_counter_reg[12]_i_1_n_1 ,\channel_7_timeout_counter_reg[12]_i_1_n_2 ,\channel_7_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[12]_i_1_n_4 ,\channel_7_timeout_counter_reg[12]_i_1_n_5 ,\channel_7_timeout_counter_reg[12]_i_1_n_6 ,\channel_7_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[13]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[14]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[15]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[16]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[16]_i_1 
       (.CI(\channel_7_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_7_timeout_counter_reg[16]_i_1_n_0 ,\channel_7_timeout_counter_reg[16]_i_1_n_1 ,\channel_7_timeout_counter_reg[16]_i_1_n_2 ,\channel_7_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[16]_i_1_n_4 ,\channel_7_timeout_counter_reg[16]_i_1_n_5 ,\channel_7_timeout_counter_reg[16]_i_1_n_6 ,\channel_7_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[17]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[18]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[19]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_7_timeout_counter_reg[1]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[20]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[20]_i_1 
       (.CI(\channel_7_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_7_timeout_counter_reg[20]_i_1_n_0 ,\channel_7_timeout_counter_reg[20]_i_1_n_1 ,\channel_7_timeout_counter_reg[20]_i_1_n_2 ,\channel_7_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[20]_i_1_n_4 ,\channel_7_timeout_counter_reg[20]_i_1_n_5 ,\channel_7_timeout_counter_reg[20]_i_1_n_6 ,\channel_7_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[21]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[22]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[23]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[24]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[24]_i_1 
       (.CI(\channel_7_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_7_timeout_counter_reg[24]_i_1_n_0 ,\channel_7_timeout_counter_reg[24]_i_1_n_1 ,\channel_7_timeout_counter_reg[24]_i_1_n_2 ,\channel_7_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[24]_i_1_n_4 ,\channel_7_timeout_counter_reg[24]_i_1_n_5 ,\channel_7_timeout_counter_reg[24]_i_1_n_6 ,\channel_7_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[25]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[26]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[27]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[28]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[28]_i_1 
       (.CI(\channel_7_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_7_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_7_timeout_counter_reg[28]_i_1_n_1 ,\channel_7_timeout_counter_reg[28]_i_1_n_2 ,\channel_7_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[28]_i_1_n_4 ,\channel_7_timeout_counter_reg[28]_i_1_n_5 ,\channel_7_timeout_counter_reg[28]_i_1_n_6 ,\channel_7_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[29]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_7_timeout_counter_reg[2]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[30]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[31]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_7_timeout_counter_reg[3]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[4]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[4]_i_1 
       (.CI(\channel_7_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_7_timeout_counter_reg[4]_i_1_n_0 ,\channel_7_timeout_counter_reg[4]_i_1_n_1 ,\channel_7_timeout_counter_reg[4]_i_1_n_2 ,\channel_7_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[4]_i_1_n_4 ,\channel_7_timeout_counter_reg[4]_i_1_n_5 ,\channel_7_timeout_counter_reg[4]_i_1_n_6 ,\channel_7_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[5]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_7_timeout_counter_reg[6]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_7_timeout_counter_reg[7]),
        .R(channel_7_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_7_timeout_counter_reg[8]),
        .R(channel_7_dutycycle_counter0));
  CARRY4 \channel_7_timeout_counter_reg[8]_i_1 
       (.CI(\channel_7_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_7_timeout_counter_reg[8]_i_1_n_0 ,\channel_7_timeout_counter_reg[8]_i_1_n_1 ,\channel_7_timeout_counter_reg[8]_i_1_n_2 ,\channel_7_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_7_timeout_counter_reg[8]_i_1_n_4 ,\channel_7_timeout_counter_reg[8]_i_1_n_5 ,\channel_7_timeout_counter_reg[8]_i_1_n_6 ,\channel_7_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_7_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_7_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_7_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_7_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_7_timeout_counter_reg[9]),
        .R(channel_7_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h4044)) 
    \channel_8_dutycycle_counter[0]_i_1 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_8_i),
        .I2(channel_8_stage_1),
        .I3(channel_8_stage_2),
        .O(\channel_8_dutycycle_counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_dutycycle_counter[0]_i_3 
       (.I0(channel_8_dutycycle_counter_reg[0]),
        .O(\channel_8_dutycycle_counter[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[0] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[0]_i_2_n_7 ),
        .Q(channel_8_dutycycle_counter_reg[0]),
        .S(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_dutycycle_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_counter_reg[0]_i_2_n_0 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_1 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_2 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_8_dutycycle_counter_reg[0]_i_2_n_4 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_5 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_6 ,\channel_8_dutycycle_counter_reg[0]_i_2_n_7 }),
        .S({channel_8_dutycycle_counter_reg[3:1],\channel_8_dutycycle_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[10] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[8]_i_1_n_5 ),
        .Q(channel_8_dutycycle_counter_reg[10]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[11] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[8]_i_1_n_4 ),
        .Q(channel_8_dutycycle_counter_reg[11]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[12] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[12]_i_1_n_7 ),
        .Q(channel_8_dutycycle_counter_reg[12]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_dutycycle_counter_reg[12]_i_1 
       (.CI(\channel_8_dutycycle_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_8_dutycycle_counter_reg[12]_i_1_n_0 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_1 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_2 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_dutycycle_counter_reg[12]_i_1_n_4 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_5 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_6 ,\channel_8_dutycycle_counter_reg[12]_i_1_n_7 }),
        .S(channel_8_dutycycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[13] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[12]_i_1_n_6 ),
        .Q(channel_8_dutycycle_counter_reg[13]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[14] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[12]_i_1_n_5 ),
        .Q(channel_8_dutycycle_counter_reg[14]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[15] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[12]_i_1_n_4 ),
        .Q(channel_8_dutycycle_counter_reg[15]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[16] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[16]_i_1_n_7 ),
        .Q(channel_8_dutycycle_counter_reg[16]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_dutycycle_counter_reg[16]_i_1 
       (.CI(\channel_8_dutycycle_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\channel_8_dutycycle_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\channel_8_dutycycle_counter_reg[16]_i_1_n_6 ,\channel_8_dutycycle_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,channel_8_dutycycle_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[17] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[16]_i_1_n_6 ),
        .Q(channel_8_dutycycle_counter_reg[17]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[1] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[0]_i_2_n_6 ),
        .Q(channel_8_dutycycle_counter_reg[1]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[2] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[0]_i_2_n_5 ),
        .Q(channel_8_dutycycle_counter_reg[2]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[3] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[0]_i_2_n_4 ),
        .Q(channel_8_dutycycle_counter_reg[3]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[4] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[4]_i_1_n_7 ),
        .Q(channel_8_dutycycle_counter_reg[4]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_dutycycle_counter_reg[4]_i_1 
       (.CI(\channel_8_dutycycle_counter_reg[0]_i_2_n_0 ),
        .CO({\channel_8_dutycycle_counter_reg[4]_i_1_n_0 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_1 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_2 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_dutycycle_counter_reg[4]_i_1_n_4 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_5 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_6 ,\channel_8_dutycycle_counter_reg[4]_i_1_n_7 }),
        .S(channel_8_dutycycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[5] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[4]_i_1_n_6 ),
        .Q(channel_8_dutycycle_counter_reg[5]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[6] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[4]_i_1_n_5 ),
        .Q(channel_8_dutycycle_counter_reg[6]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[7] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[4]_i_1_n_4 ),
        .Q(channel_8_dutycycle_counter_reg[7]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[8] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[8]_i_1_n_7 ),
        .Q(channel_8_dutycycle_counter_reg[8]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_dutycycle_counter_reg[8]_i_1 
       (.CI(\channel_8_dutycycle_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_8_dutycycle_counter_reg[8]_i_1_n_0 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_1 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_2 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_dutycycle_counter_reg[8]_i_1_n_4 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_5 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_6 ,\channel_8_dutycycle_counter_reg[8]_i_1_n_7 }),
        .S(channel_8_dutycycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_dutycycle_counter_reg[9] 
       (.C(clock),
        .CE(\channel_8_dutycycle_counter[0]_i_1_n_0 ),
        .D(\channel_8_dutycycle_counter_reg[8]_i_1_n_6 ),
        .Q(channel_8_dutycycle_counter_reg[9]),
        .R(channel_8_dutycycle_counter0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[0]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[7]_0 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[3]_i_2_n_7 ),
        .O(\channel_8_dutycycle_o[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[10]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[16]_0 [2]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[11]_i_8_n_5 ),
        .O(\channel_8_dutycycle_o[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \channel_8_dutycycle_o[11]_i_1 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_4_n_0 ),
        .I1(channel_8_stage_2),
        .I2(channel_8_stage_1),
        .O(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_10 
       (.I0(channel_8_timeout_counter_reg[30]),
        .I1(channel_8_timeout_counter_reg[31]),
        .O(\channel_8_dutycycle_o[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_8_dutycycle_o[11]_i_100 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(\channel_8_dutycycle_counter_reg[7]_0 ),
        .I2(\channel_8_dutycycle_counter_reg[11]_0 [0]),
        .I3(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[11]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[11]_i_101 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(\channel_8_dutycycle_counter_reg[7]_0 ),
        .O(\channel_8_dutycycle_o[11]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_11 
       (.I0(channel_8_timeout_counter_reg[28]),
        .I1(channel_8_timeout_counter_reg[29]),
        .O(\channel_8_dutycycle_o[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_12 
       (.I0(channel_8_timeout_counter_reg[30]),
        .I1(channel_8_timeout_counter_reg[31]),
        .O(\channel_8_dutycycle_o[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_13 
       (.I0(channel_8_timeout_counter_reg[28]),
        .I1(channel_8_timeout_counter_reg[29]),
        .O(\channel_8_dutycycle_o[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_14 
       (.I0(channel_8_timeout_counter_reg[26]),
        .I1(channel_8_timeout_counter_reg[27]),
        .O(\channel_8_dutycycle_o[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_15 
       (.I0(channel_8_timeout_counter_reg[24]),
        .I1(channel_8_timeout_counter_reg[25]),
        .O(\channel_8_dutycycle_o[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[11]_i_16 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \channel_8_dutycycle_o[11]_i_17 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_37_n_3 ),
        .I2(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .O(\channel_8_dutycycle_o[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[11]_i_18 
       (.I0(\channel_8_dutycycle_o[11]_i_16_n_0 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I2(\channel_8_dutycycle_o_reg[11]_i_37_n_3 ),
        .I3(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_2 
       (.I0(channel_8_stage_2),
        .I1(channel_8_stage_1),
        .O(\channel_8_dutycycle_o[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_20 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_6_0 [3]),
        .I1(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_21 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_6_0 [2]),
        .I1(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_22 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_6_0 [1]),
        .I1(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_23 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_6_0 [0]),
        .I1(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_24 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_0 [3]),
        .I2(\channel_8_dutycycle_o_reg[0]_0 ),
        .I3(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_25 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_0 [2]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_6_0 [3]),
        .I3(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_26 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_0 [1]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_6_0 [2]),
        .I3(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_27 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_0 [0]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_6_0 [1]),
        .I3(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[11]_i_3 
       (.I0(\channel_8_dutycycle_counter_reg[16]_0 [3]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[11]_i_8_n_4 ),
        .O(\channel_8_dutycycle_o[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_8_dutycycle_o[11]_i_31 
       (.I0(channel_8_timeout_counter_reg[22]),
        .I1(channel_8_timeout_counter_reg[23]),
        .O(\channel_8_dutycycle_o[11]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_8_dutycycle_o[11]_i_32 
       (.I0(channel_8_timeout_counter_reg[20]),
        .I1(channel_8_timeout_counter_reg[21]),
        .O(\channel_8_dutycycle_o[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_33 
       (.I0(channel_8_timeout_counter_reg[18]),
        .I1(channel_8_timeout_counter_reg[19]),
        .O(\channel_8_dutycycle_o[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_34 
       (.I0(channel_8_timeout_counter_reg[16]),
        .I1(channel_8_timeout_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_39 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_19_0 [3]),
        .I1(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_40 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_19_0 [2]),
        .I1(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[11]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_41 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_19_0 [1]),
        .I1(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[11]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_42 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_19_0 [0]),
        .I1(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[11]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_43 
       (.I0(channel_8_dutycycle_counter_reg[12]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_19_0 [3]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_6_0 [0]),
        .I3(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[11]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_44 
       (.I0(channel_8_dutycycle_counter_reg[11]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_19_0 [2]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_19_0 [3]),
        .I3(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_45 
       (.I0(channel_8_dutycycle_counter_reg[10]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_19_0 [1]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_19_0 [2]),
        .I3(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_46 
       (.I0(channel_8_dutycycle_counter_reg[9]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_19_0 [0]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_19_0 [1]),
        .I3(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[11]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_8_dutycycle_o[11]_i_57 
       (.I0(channel_8_timeout_counter_reg[12]),
        .I1(channel_8_timeout_counter_reg[13]),
        .O(\channel_8_dutycycle_o[11]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_58 
       (.I0(channel_8_timeout_counter_reg[10]),
        .I1(channel_8_timeout_counter_reg[11]),
        .O(\channel_8_dutycycle_o[11]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_8_dutycycle_o[11]_i_59 
       (.I0(channel_8_timeout_counter_reg[14]),
        .I1(channel_8_timeout_counter_reg[15]),
        .O(\channel_8_dutycycle_o[11]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_60 
       (.I0(channel_8_timeout_counter_reg[13]),
        .I1(channel_8_timeout_counter_reg[12]),
        .O(\channel_8_dutycycle_o[11]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_61 
       (.I0(channel_8_timeout_counter_reg[10]),
        .I1(channel_8_timeout_counter_reg[11]),
        .O(\channel_8_dutycycle_o[11]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_62 
       (.I0(channel_8_timeout_counter_reg[8]),
        .I1(channel_8_timeout_counter_reg[9]),
        .O(\channel_8_dutycycle_o[11]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_dutycycle_o[11]_i_63 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_64 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .I1(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_dutycycle_o[11]_i_65 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[11]_i_66 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[11]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[11]_i_67 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[11]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \channel_8_dutycycle_o[11]_i_68 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[17]),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[11]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_70 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_38_0 [3]),
        .I1(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[11]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_71 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_38_0 [2]),
        .I1(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[11]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_8_dutycycle_o[11]_i_72 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_38_0 [1]),
        .I1(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[11]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_8_dutycycle_o[11]_i_73 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_38_0 [0]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_74 
       (.I0(channel_8_dutycycle_counter_reg[8]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_38_0 [3]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_19_0 [0]),
        .I3(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_75 
       (.I0(channel_8_dutycycle_counter_reg[7]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_38_0 [2]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_38_0 [3]),
        .I3(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_8_dutycycle_o[11]_i_76 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_38_0 [1]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_38_0 [2]),
        .I3(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \channel_8_dutycycle_o[11]_i_77 
       (.I0(channel_8_dutycycle_counter_reg[5]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_38_0 [0]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_38_0 [1]),
        .I3(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[11]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_87 
       (.I0(channel_8_timeout_counter_reg[6]),
        .I1(channel_8_timeout_counter_reg[7]),
        .O(\channel_8_dutycycle_o[11]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_88 
       (.I0(channel_8_timeout_counter_reg[4]),
        .I1(channel_8_timeout_counter_reg[5]),
        .O(\channel_8_dutycycle_o[11]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_89 
       (.I0(channel_8_timeout_counter_reg[2]),
        .I1(channel_8_timeout_counter_reg[3]),
        .O(\channel_8_dutycycle_o[11]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[11]_i_90 
       (.I0(channel_8_timeout_counter_reg[0]),
        .I1(channel_8_timeout_counter_reg[1]),
        .O(\channel_8_dutycycle_o[11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_91 
       (.I0(channel_8_timeout_counter_reg[6]),
        .I1(channel_8_timeout_counter_reg[7]),
        .O(\channel_8_dutycycle_o[11]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_92 
       (.I0(channel_8_timeout_counter_reg[4]),
        .I1(channel_8_timeout_counter_reg[5]),
        .O(\channel_8_dutycycle_o[11]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_93 
       (.I0(channel_8_timeout_counter_reg[2]),
        .I1(channel_8_timeout_counter_reg[3]),
        .O(\channel_8_dutycycle_o[11]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_8_dutycycle_o[11]_i_94 
       (.I0(channel_8_timeout_counter_reg[0]),
        .I1(channel_8_timeout_counter_reg[1]),
        .O(\channel_8_dutycycle_o[11]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_95 
       (.I0(\channel_8_dutycycle_counter_reg[11]_0 [1]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[11]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[11]_i_96 
       (.I0(\channel_8_dutycycle_counter_reg[11]_0 [0]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[11]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_8_dutycycle_o[11]_i_97 
       (.I0(\channel_8_dutycycle_counter_reg[7]_0 ),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .O(\channel_8_dutycycle_o[11]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \channel_8_dutycycle_o[11]_i_98 
       (.I0(channel_8_dutycycle_counter_reg[4]),
        .I1(\channel_8_dutycycle_counter_reg[11]_0 [1]),
        .I2(\channel_8_dutycycle_o_reg[11]_i_38_0 [0]),
        .I3(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[11]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[11]_i_99 
       (.I0(channel_8_dutycycle_counter_reg[3]),
        .I1(\channel_8_dutycycle_counter_reg[11]_0 [0]),
        .I2(\channel_8_dutycycle_counter_reg[11]_0 [1]),
        .I3(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[1]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[11]_0 [0]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[3]_i_2_n_6 ),
        .O(\channel_8_dutycycle_o[1]_i_1_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_10 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .I3(\channel_8_dutycycle_o[1]_i_6_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_11 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[5]),
        .I3(\channel_8_dutycycle_o[1]_i_7_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_13 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[1]_i_13_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_14 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[2]),
        .O(\channel_8_dutycycle_o[1]_i_14_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_15 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[1]),
        .O(\channel_8_dutycycle_o[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_8_dutycycle_o[1]_i_16 
       (.I0(channel_8_dutycycle_counter_reg[1]),
        .I1(\channel_8_dutycycle_o_reg[1]_i_22_n_7 ),
        .I2(\channel_8_dutycycle_o_reg[1]_i_24_n_5 ),
        .O(\channel_8_dutycycle_o[1]_i_16_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_17 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .I3(\channel_8_dutycycle_o[1]_i_13_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_17_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_18 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[3]),
        .I3(\channel_8_dutycycle_o[1]_i_14_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_18_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_19 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_24_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[2]),
        .I3(\channel_8_dutycycle_o[1]_i_15_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \channel_8_dutycycle_o[1]_i_20 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_24_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[1]),
        .I3(\channel_8_dutycycle_o_reg[1]_i_24_n_6 ),
        .I4(\channel_8_dutycycle_o_reg[1]_i_30_n_4 ),
        .O(\channel_8_dutycycle_o[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \channel_8_dutycycle_o[1]_i_26 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_30_n_4 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_24_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[0]),
        .O(\channel_8_dutycycle_o[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_31 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[12]),
        .I2(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_32 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(channel_8_dutycycle_counter_reg[11]),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_33 
       (.I0(channel_8_dutycycle_counter_reg[12]),
        .I1(channel_8_dutycycle_counter_reg[10]),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_34 
       (.I0(channel_8_dutycycle_counter_reg[11]),
        .I1(channel_8_dutycycle_counter_reg[9]),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_35 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[12]),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .I3(channel_8_dutycycle_counter_reg[13]),
        .I4(channel_8_dutycycle_counter_reg[15]),
        .I5(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_36 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[11]),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .I3(channel_8_dutycycle_counter_reg[12]),
        .I4(channel_8_dutycycle_counter_reg[14]),
        .I5(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_37 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[10]),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .I3(channel_8_dutycycle_counter_reg[11]),
        .I4(channel_8_dutycycle_counter_reg[13]),
        .I5(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_38 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(channel_8_dutycycle_counter_reg[9]),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .I3(channel_8_dutycycle_counter_reg[10]),
        .I4(channel_8_dutycycle_counter_reg[12]),
        .I5(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_39 
       (.I0(channel_8_dutycycle_counter_reg[10]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_4 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_40 
       (.I0(channel_8_dutycycle_counter_reg[9]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_41 
       (.I0(channel_8_dutycycle_counter_reg[8]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_42 
       (.I0(channel_8_dutycycle_counter_reg[7]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .I2(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_43 
       (.I0(channel_8_dutycycle_counter_reg[8]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .I3(channel_8_dutycycle_counter_reg[11]),
        .I4(channel_8_dutycycle_counter_reg[6]),
        .I5(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_44 
       (.I0(channel_8_dutycycle_counter_reg[7]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .I3(channel_8_dutycycle_counter_reg[10]),
        .I4(channel_8_dutycycle_counter_reg[5]),
        .I5(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_45 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .I3(channel_8_dutycycle_counter_reg[9]),
        .I4(channel_8_dutycycle_counter_reg[4]),
        .I5(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_46 
       (.I0(channel_8_dutycycle_counter_reg[5]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .I3(channel_8_dutycycle_counter_reg[8]),
        .I4(channel_8_dutycycle_counter_reg[3]),
        .I5(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[1]_i_46_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_5 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_52 
       (.I0(channel_8_dutycycle_counter_reg[10]),
        .I1(channel_8_dutycycle_counter_reg[8]),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[1]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_53 
       (.I0(channel_8_dutycycle_counter_reg[9]),
        .I1(channel_8_dutycycle_counter_reg[7]),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[1]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_54 
       (.I0(channel_8_dutycycle_counter_reg[8]),
        .I1(channel_8_dutycycle_counter_reg[6]),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_55 
       (.I0(channel_8_dutycycle_counter_reg[7]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_56 
       (.I0(channel_8_dutycycle_counter_reg[12]),
        .I1(channel_8_dutycycle_counter_reg[8]),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .I3(channel_8_dutycycle_counter_reg[9]),
        .I4(channel_8_dutycycle_counter_reg[11]),
        .I5(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_57 
       (.I0(channel_8_dutycycle_counter_reg[11]),
        .I1(channel_8_dutycycle_counter_reg[7]),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .I3(channel_8_dutycycle_counter_reg[8]),
        .I4(channel_8_dutycycle_counter_reg[10]),
        .I5(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_58 
       (.I0(channel_8_dutycycle_counter_reg[10]),
        .I1(channel_8_dutycycle_counter_reg[6]),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .I3(channel_8_dutycycle_counter_reg[7]),
        .I4(channel_8_dutycycle_counter_reg[9]),
        .I5(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_59 
       (.I0(channel_8_dutycycle_counter_reg[9]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .I3(channel_8_dutycycle_counter_reg[6]),
        .I4(channel_8_dutycycle_counter_reg[8]),
        .I5(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_6 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_60 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_61 
       (.I0(channel_8_dutycycle_counter_reg[5]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_62 
       (.I0(channel_8_dutycycle_counter_reg[4]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[1]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_63 
       (.I0(channel_8_dutycycle_counter_reg[3]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_64 
       (.I0(channel_8_dutycycle_counter_reg[8]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .I3(channel_8_dutycycle_counter_reg[5]),
        .I4(channel_8_dutycycle_counter_reg[7]),
        .I5(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_65 
       (.I0(channel_8_dutycycle_counter_reg[7]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .I2(channel_8_dutycycle_counter_reg[5]),
        .I3(channel_8_dutycycle_counter_reg[4]),
        .I4(channel_8_dutycycle_counter_reg[6]),
        .I5(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_66 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .I3(channel_8_dutycycle_counter_reg[3]),
        .I4(channel_8_dutycycle_counter_reg[5]),
        .I5(channel_8_dutycycle_counter_reg[7]),
        .O(\channel_8_dutycycle_o[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_67 
       (.I0(channel_8_dutycycle_counter_reg[5]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[3]),
        .I3(channel_8_dutycycle_counter_reg[4]),
        .I4(channel_8_dutycycle_counter_reg[2]),
        .I5(channel_8_dutycycle_counter_reg[6]),
        .O(\channel_8_dutycycle_o[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_69 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[1]_i_7 
       (.I0(\channel_8_dutycycle_o_reg[1]_i_22_n_4 ),
        .I1(\channel_8_dutycycle_o_reg[1]_i_21_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_8_dutycycle_o[1]_i_70 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_71 
       (.I0(channel_8_dutycycle_counter_reg[4]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[6]),
        .I3(channel_8_dutycycle_counter_reg[7]),
        .I4(channel_8_dutycycle_counter_reg[2]),
        .I5(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[1]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_8_dutycycle_o[1]_i_72 
       (.I0(channel_8_dutycycle_counter_reg[6]),
        .I1(channel_8_dutycycle_counter_reg[1]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .I3(channel_8_dutycycle_counter_reg[5]),
        .I4(channel_8_dutycycle_counter_reg[0]),
        .O(\channel_8_dutycycle_o[1]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_8_dutycycle_o[1]_i_73 
       (.I0(channel_8_dutycycle_counter_reg[0]),
        .I1(channel_8_dutycycle_counter_reg[5]),
        .I2(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[1]_i_74 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[1]_i_75 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \channel_8_dutycycle_o[1]_i_76 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .O(\channel_8_dutycycle_o[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \channel_8_dutycycle_o[1]_i_77 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .O(\channel_8_dutycycle_o[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[1]_i_78 
       (.I0(channel_8_dutycycle_counter_reg[4]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .I2(channel_8_dutycycle_counter_reg[2]),
        .I3(channel_8_dutycycle_counter_reg[3]),
        .I4(channel_8_dutycycle_counter_reg[1]),
        .I5(channel_8_dutycycle_counter_reg[5]),
        .O(\channel_8_dutycycle_o[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \channel_8_dutycycle_o[1]_i_79 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .I2(channel_8_dutycycle_counter_reg[4]),
        .I3(channel_8_dutycycle_counter_reg[1]),
        .I4(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_8 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .I3(\channel_8_dutycycle_o[1]_i_4_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \channel_8_dutycycle_o[1]_i_80 
       (.I0(channel_8_dutycycle_counter_reg[0]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .I2(channel_8_dutycycle_counter_reg[1]),
        .I3(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[1]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \channel_8_dutycycle_o[1]_i_81 
       (.I0(channel_8_dutycycle_counter_reg[2]),
        .I1(channel_8_dutycycle_counter_reg[0]),
        .O(\channel_8_dutycycle_o[1]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[1]_i_82 
       (.I0(channel_8_dutycycle_counter_reg[1]),
        .I1(channel_8_dutycycle_counter_reg[3]),
        .O(\channel_8_dutycycle_o[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[1]_i_83 
       (.I0(channel_8_dutycycle_counter_reg[0]),
        .I1(channel_8_dutycycle_counter_reg[2]),
        .O(\channel_8_dutycycle_o[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_dutycycle_o[1]_i_84 
       (.I0(channel_8_dutycycle_counter_reg[1]),
        .O(\channel_8_dutycycle_o[1]_i_84_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[1]_i_9 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[7]),
        .I3(\channel_8_dutycycle_o[1]_i_5_n_0 ),
        .O(\channel_8_dutycycle_o[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[2]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[11]_0 [1]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[3]_i_2_n_5 ),
        .O(\channel_8_dutycycle_o[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[3]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[11]_0 [2]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[3]_i_2_n_4 ),
        .O(\channel_8_dutycycle_o[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_dutycycle_o[3]_i_3 
       (.I0(\channel_8_dutycycle_counter_reg[7]_0 ),
        .O(\channel_8_dutycycle_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[4]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[15]_0 [0]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[7]_i_2_n_7 ),
        .O(\channel_8_dutycycle_o[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[5]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[15]_0 [1]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[7]_i_2_n_6 ),
        .O(\channel_8_dutycycle_o[5]_i_1_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[5]_i_10 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .I3(\channel_8_dutycycle_o[5]_i_6_n_0 ),
        .O(\channel_8_dutycycle_o[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[5]_i_13 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_dutycycle_o[5]_i_14 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[5]_i_15 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[13]),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \channel_8_dutycycle_o[5]_i_16 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \channel_8_dutycycle_o[5]_i_17 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .I1(channel_8_dutycycle_counter_reg[15]),
        .I2(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \channel_8_dutycycle_o[5]_i_18 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[14]),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_8_dutycycle_o[5]_i_19 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .I1(channel_8_dutycycle_counter_reg[13]),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .I3(channel_8_dutycycle_counter_reg[16]),
        .I4(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[5]_i_20 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[9]),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[5]_i_21 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(channel_8_dutycycle_counter_reg[8]),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[5]_i_22 
       (.I0(channel_8_dutycycle_counter_reg[12]),
        .I1(channel_8_dutycycle_counter_reg[7]),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[5]_i_23 
       (.I0(channel_8_dutycycle_counter_reg[11]),
        .I1(channel_8_dutycycle_counter_reg[6]),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[5]_i_24 
       (.I0(channel_8_dutycycle_counter_reg[12]),
        .I1(channel_8_dutycycle_counter_reg[9]),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .I3(channel_8_dutycycle_counter_reg[15]),
        .I4(channel_8_dutycycle_counter_reg[10]),
        .I5(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[5]_i_25 
       (.I0(channel_8_dutycycle_counter_reg[11]),
        .I1(channel_8_dutycycle_counter_reg[8]),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .I3(channel_8_dutycycle_counter_reg[14]),
        .I4(channel_8_dutycycle_counter_reg[9]),
        .I5(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[5]_i_26 
       (.I0(channel_8_dutycycle_counter_reg[10]),
        .I1(channel_8_dutycycle_counter_reg[7]),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .I3(channel_8_dutycycle_counter_reg[13]),
        .I4(channel_8_dutycycle_counter_reg[8]),
        .I5(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[5]_i_27 
       (.I0(channel_8_dutycycle_counter_reg[9]),
        .I1(channel_8_dutycycle_counter_reg[6]),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .I3(channel_8_dutycycle_counter_reg[12]),
        .I4(channel_8_dutycycle_counter_reg[7]),
        .I5(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[5]_i_27_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[5]_i_3 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .O(\channel_8_dutycycle_o[5]_i_3_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[5]_i_4 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .O(\channel_8_dutycycle_o[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[5]_i_5 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_7 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[9]),
        .O(\channel_8_dutycycle_o[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \channel_8_dutycycle_o[5]_i_6 
       (.I0(\channel_8_dutycycle_o_reg[5]_i_12_n_4 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[8]),
        .O(\channel_8_dutycycle_o[5]_i_6_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_8_dutycycle_o[5]_i_7 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .I3(\channel_8_dutycycle_o[5]_i_3_n_0 ),
        .O(\channel_8_dutycycle_o[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[5]_i_8 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_5 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_35_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[11]),
        .I3(\channel_8_dutycycle_o[5]_i_4_n_0 ),
        .O(\channel_8_dutycycle_o[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \channel_8_dutycycle_o[5]_i_9 
       (.I0(\channel_8_dutycycle_o_reg[9]_i_11_n_6 ),
        .I1(\channel_8_dutycycle_o_reg[5]_i_11_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[10]),
        .I3(\channel_8_dutycycle_o[5]_i_5_n_0 ),
        .O(\channel_8_dutycycle_o[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[6]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[15]_0 [2]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[7]_i_2_n_5 ),
        .O(\channel_8_dutycycle_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[7]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[15]_0 [3]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[7]_i_2_n_4 ),
        .O(\channel_8_dutycycle_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[8]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[16]_0 [0]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[11]_i_8_n_7 ),
        .O(\channel_8_dutycycle_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \channel_8_dutycycle_o[9]_i_1 
       (.I0(\channel_8_dutycycle_counter_reg[16]_0 [1]),
        .I1(\channel_8_dutycycle_o_reg[11]_i_6_n_0 ),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(\channel_8_dutycycle_o_reg[0]_0 ),
        .I4(\channel_8_dutycycle_o_reg[11]_i_8_n_6 ),
        .O(\channel_8_dutycycle_o[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_8_dutycycle_o[9]_i_10 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .I3(\channel_8_dutycycle_o[9]_i_6_n_0 ),
        .O(\channel_8_dutycycle_o[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \channel_8_dutycycle_o[9]_i_12 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_13 
       (.I0(channel_8_dutycycle_counter_reg[17]),
        .I1(channel_8_dutycycle_counter_reg[12]),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_14 
       (.I0(channel_8_dutycycle_counter_reg[16]),
        .I1(channel_8_dutycycle_counter_reg[11]),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_15 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[10]),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \channel_8_dutycycle_o[9]_i_16 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(channel_8_dutycycle_counter_reg[16]),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .I3(channel_8_dutycycle_counter_reg[17]),
        .O(\channel_8_dutycycle_o[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_8_dutycycle_o[9]_i_17 
       (.I0(channel_8_dutycycle_counter_reg[15]),
        .I1(channel_8_dutycycle_counter_reg[12]),
        .I2(channel_8_dutycycle_counter_reg[17]),
        .I3(channel_8_dutycycle_counter_reg[13]),
        .I4(channel_8_dutycycle_counter_reg[16]),
        .O(\channel_8_dutycycle_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[9]_i_18 
       (.I0(channel_8_dutycycle_counter_reg[14]),
        .I1(channel_8_dutycycle_counter_reg[11]),
        .I2(channel_8_dutycycle_counter_reg[16]),
        .I3(channel_8_dutycycle_counter_reg[17]),
        .I4(channel_8_dutycycle_counter_reg[12]),
        .I5(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \channel_8_dutycycle_o[9]_i_19 
       (.I0(channel_8_dutycycle_counter_reg[13]),
        .I1(channel_8_dutycycle_counter_reg[10]),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .I3(channel_8_dutycycle_counter_reg[16]),
        .I4(channel_8_dutycycle_counter_reg[11]),
        .I5(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_3 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .O(\channel_8_dutycycle_o[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_4 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .O(\channel_8_dutycycle_o[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_5 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_7 ),
        .I2(channel_8_dutycycle_counter_reg[13]),
        .O(\channel_8_dutycycle_o[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \channel_8_dutycycle_o[9]_i_6 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[9]_i_11_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[12]),
        .O(\channel_8_dutycycle_o[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_8_dutycycle_o[9]_i_7 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_4 ),
        .I2(channel_8_dutycycle_counter_reg[16]),
        .I3(\channel_8_dutycycle_o[9]_i_3_n_0 ),
        .O(\channel_8_dutycycle_o[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_8_dutycycle_o[9]_i_8 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_5 ),
        .I2(channel_8_dutycycle_counter_reg[15]),
        .I3(\channel_8_dutycycle_o[9]_i_4_n_0 ),
        .O(\channel_8_dutycycle_o[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \channel_8_dutycycle_o[9]_i_9 
       (.I0(\channel_8_dutycycle_o_reg[11]_i_35_n_2 ),
        .I1(\channel_8_dutycycle_o_reg[11]_i_36_n_6 ),
        .I2(channel_8_dutycycle_counter_reg[14]),
        .I3(\channel_8_dutycycle_o[9]_i_5_n_0 ),
        .O(\channel_8_dutycycle_o[9]_i_9_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[0] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[0]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [0]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[10] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[10]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [10]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[11] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[11]_i_3_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [11]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_19 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_38_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_19_n_0 ,\channel_8_dutycycle_o_reg[11]_i_19_n_1 ,\channel_8_dutycycle_o_reg[11]_i_19_n_2 ,\channel_8_dutycycle_o_reg[11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_39_n_0 ,\channel_8_dutycycle_o[11]_i_40_n_0 ,\channel_8_dutycycle_o[11]_i_41_n_0 ,\channel_8_dutycycle_o[11]_i_42_n_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_19_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_43_n_0 ,\channel_8_dutycycle_o[11]_i_44_n_0 ,\channel_8_dutycycle_o[11]_i_45_n_0 ,\channel_8_dutycycle_o[11]_i_46_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_30 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_56_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_30_n_0 ,\channel_8_dutycycle_o_reg[11]_i_30_n_1 ,\channel_8_dutycycle_o_reg[11]_i_30_n_2 ,\channel_8_dutycycle_o_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\channel_8_dutycycle_o[11]_i_57_n_0 ,\channel_8_dutycycle_o[11]_i_58_n_0 ,channel_8_timeout_counter_reg[9]}),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_30_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_59_n_0 ,\channel_8_dutycycle_o[11]_i_60_n_0 ,\channel_8_dutycycle_o[11]_i_61_n_0 ,\channel_8_dutycycle_o[11]_i_62_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_35 
       (.CI(\channel_8_dutycycle_o_reg[5]_i_11_n_0 ),
        .CO({\NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [3:2],\channel_8_dutycycle_o_reg[11]_i_35_n_2 ,\NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,channel_8_dutycycle_counter_reg[17]}),
        .O({\NLW_channel_8_dutycycle_o_reg[11]_i_35_O_UNCONNECTED [3:1],\channel_8_dutycycle_o_reg[11]_i_35_n_7 }),
        .S({1'b0,1'b0,1'b1,\channel_8_dutycycle_o[11]_i_63_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_36 
       (.CI(\channel_8_dutycycle_o_reg[9]_i_11_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_36_n_0 ,\channel_8_dutycycle_o_reg[11]_i_36_n_1 ,\channel_8_dutycycle_o_reg[11]_i_36_n_2 ,\channel_8_dutycycle_o_reg[11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_8_dutycycle_counter_reg[17:15],\channel_8_dutycycle_o[11]_i_64_n_0 }),
        .O({\channel_8_dutycycle_o_reg[11]_i_36_n_4 ,\channel_8_dutycycle_o_reg[11]_i_36_n_5 ,\channel_8_dutycycle_o_reg[11]_i_36_n_6 ,\channel_8_dutycycle_o_reg[11]_i_36_n_7 }),
        .S({\channel_8_dutycycle_o[11]_i_65_n_0 ,\channel_8_dutycycle_o[11]_i_66_n_0 ,\channel_8_dutycycle_o[11]_i_67_n_0 ,\channel_8_dutycycle_o[11]_i_68_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_37 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_36_n_0 ),
        .CO({\NLW_channel_8_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED [3:1],\channel_8_dutycycle_o_reg[11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_38 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_69_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_38_n_0 ,\channel_8_dutycycle_o_reg[11]_i_38_n_1 ,\channel_8_dutycycle_o_reg[11]_i_38_n_2 ,\channel_8_dutycycle_o_reg[11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_70_n_0 ,\channel_8_dutycycle_o[11]_i_71_n_0 ,\channel_8_dutycycle_o[11]_i_72_n_0 ,\channel_8_dutycycle_o[11]_i_73_n_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_38_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_74_n_0 ,\channel_8_dutycycle_o[11]_i_75_n_0 ,\channel_8_dutycycle_o[11]_i_76_n_0 ,\channel_8_dutycycle_o[11]_i_77_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_4 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_9_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_4_n_0 ,\channel_8_dutycycle_o_reg[11]_i_4_n_1 ,\channel_8_dutycycle_o_reg[11]_i_4_n_2 ,\channel_8_dutycycle_o_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_10_n_0 ,\channel_8_dutycycle_o[11]_i_11_n_0 ,channel_8_timeout_counter_reg[27],channel_8_timeout_counter_reg[25]}),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_12_n_0 ,\channel_8_dutycycle_o[11]_i_13_n_0 ,\channel_8_dutycycle_o[11]_i_14_n_0 ,\channel_8_dutycycle_o[11]_i_15_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_5 
       (.CI(\channel_8_dutycycle_o_reg[9]_i_2_n_0 ),
        .CO({\NLW_channel_8_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED [3:1],\channel_8_dutycycle_o_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\channel_8_dutycycle_o[11]_i_16_n_0 }),
        .O({\NLW_channel_8_dutycycle_o_reg[11]_i_5_O_UNCONNECTED [3:2],\channel_8_dutycycle_counter_reg[16]_0 [3:2]}),
        .S({1'b0,1'b0,\channel_8_dutycycle_o[11]_i_17_n_0 ,\channel_8_dutycycle_o[11]_i_18_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_56 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[11]_i_56_n_0 ,\channel_8_dutycycle_o_reg[11]_i_56_n_1 ,\channel_8_dutycycle_o_reg[11]_i_56_n_2 ,\channel_8_dutycycle_o_reg[11]_i_56_n_3 }),
        .CYINIT(1'b1),
        .DI({\channel_8_dutycycle_o[11]_i_87_n_0 ,\channel_8_dutycycle_o[11]_i_88_n_0 ,\channel_8_dutycycle_o[11]_i_89_n_0 ,\channel_8_dutycycle_o[11]_i_90_n_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_56_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_91_n_0 ,\channel_8_dutycycle_o[11]_i_92_n_0 ,\channel_8_dutycycle_o[11]_i_93_n_0 ,\channel_8_dutycycle_o[11]_i_94_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_6 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_19_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_6_n_0 ,\channel_8_dutycycle_o_reg[11]_i_6_n_1 ,\channel_8_dutycycle_o_reg[11]_i_6_n_2 ,\channel_8_dutycycle_o_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_20_n_0 ,\channel_8_dutycycle_o[11]_i_21_n_0 ,\channel_8_dutycycle_o[11]_i_22_n_0 ,\channel_8_dutycycle_o[11]_i_23_n_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_24_n_0 ,\channel_8_dutycycle_o[11]_i_25_n_0 ,\channel_8_dutycycle_o[11]_i_26_n_0 ,\channel_8_dutycycle_o[11]_i_27_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_69 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[11]_i_69_n_0 ,\channel_8_dutycycle_o_reg[11]_i_69_n_1 ,\channel_8_dutycycle_o_reg[11]_i_69_n_2 ,\channel_8_dutycycle_o_reg[11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[11]_i_95_n_0 ,\channel_8_dutycycle_o[11]_i_96_n_0 ,\channel_8_dutycycle_o[11]_i_97_n_0 ,1'b0}),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_69_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_98_n_0 ,\channel_8_dutycycle_o[11]_i_99_n_0 ,\channel_8_dutycycle_o[11]_i_100_n_0 ,\channel_8_dutycycle_o[11]_i_101_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_8 
       (.CI(\channel_8_dutycycle_o_reg[7]_i_2_n_0 ),
        .CO({\NLW_channel_8_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED [3],\channel_8_dutycycle_o_reg[11]_i_8_n_1 ,\channel_8_dutycycle_o_reg[11]_i_8_n_2 ,\channel_8_dutycycle_o_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_dutycycle_o_reg[11]_i_8_n_4 ,\channel_8_dutycycle_o_reg[11]_i_8_n_5 ,\channel_8_dutycycle_o_reg[11]_i_8_n_6 ,\channel_8_dutycycle_o_reg[11]_i_8_n_7 }),
        .S(\channel_8_dutycycle_counter_reg[16]_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[11]_i_9 
       (.CI(\channel_8_dutycycle_o_reg[11]_i_30_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[11]_i_9_n_0 ,\channel_8_dutycycle_o_reg[11]_i_9_n_1 ,\channel_8_dutycycle_o_reg[11]_i_9_n_2 ,\channel_8_dutycycle_o_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,channel_8_timeout_counter_reg[19],channel_8_timeout_counter_reg[17]}),
        .O(\NLW_channel_8_dutycycle_o_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[11]_i_31_n_0 ,\channel_8_dutycycle_o[11]_i_32_n_0 ,\channel_8_dutycycle_o[11]_i_33_n_0 ,\channel_8_dutycycle_o[11]_i_34_n_0 }));
  FDRE \channel_8_dutycycle_o_reg[1] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[1]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [1]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_12 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_3_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_12_n_0 ,\channel_8_dutycycle_o_reg[1]_i_12_n_1 ,\channel_8_dutycycle_o_reg[1]_i_12_n_2 ,\channel_8_dutycycle_o_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_8_dutycycle_counter_reg[0],\channel_8_dutycycle_counter_reg[10]_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[1]_i_26_n_0 ,\channel_8_dutycycle_o_reg[1]_i_3_1 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_2 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_3_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_2_n_0 ,\channel_8_dutycycle_o_reg[1]_i_2_n_1 ,\channel_8_dutycycle_o_reg[1]_i_2_n_2 ,\channel_8_dutycycle_o_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_4_n_0 ,\channel_8_dutycycle_o[1]_i_5_n_0 ,\channel_8_dutycycle_o[1]_i_6_n_0 ,\channel_8_dutycycle_o[1]_i_7_n_0 }),
        .O({\channel_8_dutycycle_counter_reg[11]_0 [0],\channel_8_dutycycle_counter_reg[7]_0 ,\NLW_channel_8_dutycycle_o_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\channel_8_dutycycle_o[1]_i_8_n_0 ,\channel_8_dutycycle_o[1]_i_9_n_0 ,\channel_8_dutycycle_o[1]_i_10_n_0 ,\channel_8_dutycycle_o[1]_i_11_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_21 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_24_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_21_n_0 ,\channel_8_dutycycle_o_reg[1]_i_21_n_1 ,\channel_8_dutycycle_o_reg[1]_i_21_n_2 ,\channel_8_dutycycle_o_reg[1]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_31_n_0 ,\channel_8_dutycycle_o[1]_i_32_n_0 ,\channel_8_dutycycle_o[1]_i_33_n_0 ,\channel_8_dutycycle_o[1]_i_34_n_0 }),
        .O({\channel_8_dutycycle_o_reg[1]_i_21_n_4 ,\channel_8_dutycycle_o_reg[1]_i_21_n_5 ,\channel_8_dutycycle_o_reg[1]_i_21_n_6 ,\channel_8_dutycycle_o_reg[1]_i_21_n_7 }),
        .S({\channel_8_dutycycle_o[1]_i_35_n_0 ,\channel_8_dutycycle_o[1]_i_36_n_0 ,\channel_8_dutycycle_o[1]_i_37_n_0 ,\channel_8_dutycycle_o[1]_i_38_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_22 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_30_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_22_n_0 ,\channel_8_dutycycle_o_reg[1]_i_22_n_1 ,\channel_8_dutycycle_o_reg[1]_i_22_n_2 ,\channel_8_dutycycle_o_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_39_n_0 ,\channel_8_dutycycle_o[1]_i_40_n_0 ,\channel_8_dutycycle_o[1]_i_41_n_0 ,\channel_8_dutycycle_o[1]_i_42_n_0 }),
        .O({\channel_8_dutycycle_o_reg[1]_i_22_n_4 ,\channel_8_dutycycle_o_reg[1]_i_22_n_5 ,\channel_8_dutycycle_o_reg[1]_i_22_n_6 ,\channel_8_dutycycle_o_reg[1]_i_22_n_7 }),
        .S({\channel_8_dutycycle_o[1]_i_43_n_0 ,\channel_8_dutycycle_o[1]_i_44_n_0 ,\channel_8_dutycycle_o[1]_i_45_n_0 ,\channel_8_dutycycle_o[1]_i_46_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_24 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_25_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_24_n_0 ,\channel_8_dutycycle_o_reg[1]_i_24_n_1 ,\channel_8_dutycycle_o_reg[1]_i_24_n_2 ,\channel_8_dutycycle_o_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_52_n_0 ,\channel_8_dutycycle_o[1]_i_53_n_0 ,\channel_8_dutycycle_o[1]_i_54_n_0 ,\channel_8_dutycycle_o[1]_i_55_n_0 }),
        .O({\channel_8_dutycycle_o_reg[1]_i_24_n_4 ,\channel_8_dutycycle_o_reg[1]_i_24_n_5 ,\channel_8_dutycycle_o_reg[1]_i_24_n_6 ,\channel_8_dutycycle_counter_reg[10]_0 [2]}),
        .S({\channel_8_dutycycle_o[1]_i_56_n_0 ,\channel_8_dutycycle_o[1]_i_57_n_0 ,\channel_8_dutycycle_o[1]_i_58_n_0 ,\channel_8_dutycycle_o[1]_i_59_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_25 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_47_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_25_n_0 ,\channel_8_dutycycle_o_reg[1]_i_25_n_1 ,\channel_8_dutycycle_o_reg[1]_i_25_n_2 ,\channel_8_dutycycle_o_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_60_n_0 ,\channel_8_dutycycle_o[1]_i_61_n_0 ,\channel_8_dutycycle_o[1]_i_62_n_0 ,\channel_8_dutycycle_o[1]_i_63_n_0 }),
        .O({\channel_8_dutycycle_counter_reg[10]_0 [1:0],\channel_8_dutycycle_counter_reg[6]_0 [3:2]}),
        .S({\channel_8_dutycycle_o[1]_i_64_n_0 ,\channel_8_dutycycle_o[1]_i_65_n_0 ,\channel_8_dutycycle_o[1]_i_66_n_0 ,\channel_8_dutycycle_o[1]_i_67_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_3 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_12_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_3_n_0 ,\channel_8_dutycycle_o_reg[1]_i_3_n_1 ,\channel_8_dutycycle_o_reg[1]_i_3_n_2 ,\channel_8_dutycycle_o_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_13_n_0 ,\channel_8_dutycycle_o[1]_i_14_n_0 ,\channel_8_dutycycle_o[1]_i_15_n_0 ,\channel_8_dutycycle_o[1]_i_16_n_0 }),
        .O(\NLW_channel_8_dutycycle_o_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\channel_8_dutycycle_o[1]_i_17_n_0 ,\channel_8_dutycycle_o[1]_i_18_n_0 ,\channel_8_dutycycle_o[1]_i_19_n_0 ,\channel_8_dutycycle_o[1]_i_20_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_30 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_68_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[1]_i_30_n_0 ,\channel_8_dutycycle_o_reg[1]_i_30_n_1 ,\channel_8_dutycycle_o_reg[1]_i_30_n_2 ,\channel_8_dutycycle_o_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_69_n_0 ,\channel_8_dutycycle_o[1]_i_70_n_0 ,channel_8_dutycycle_counter_reg[3:2]}),
        .O({\channel_8_dutycycle_o_reg[1]_i_30_n_4 ,\channel_8_dutycycle_counter_reg[3]_0 }),
        .S({\channel_8_dutycycle_o[1]_i_71_n_0 ,\channel_8_dutycycle_o[1]_i_72_n_0 ,\channel_8_dutycycle_o[1]_i_73_n_0 ,\channel_8_dutycycle_o[1]_i_74_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[1]_i_47_n_0 ,\channel_8_dutycycle_o_reg[1]_i_47_n_1 ,\channel_8_dutycycle_o_reg[1]_i_47_n_2 ,\channel_8_dutycycle_o_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[1]_i_75_n_0 ,\channel_8_dutycycle_o[1]_i_76_n_0 ,\channel_8_dutycycle_o[1]_i_77_n_0 ,1'b0}),
        .O({\channel_8_dutycycle_counter_reg[6]_0 [1:0],\NLW_channel_8_dutycycle_o_reg[1]_i_47_O_UNCONNECTED [1:0]}),
        .S({\channel_8_dutycycle_o[1]_i_78_n_0 ,\channel_8_dutycycle_o[1]_i_79_n_0 ,\channel_8_dutycycle_o[1]_i_80_n_0 ,\channel_8_dutycycle_o[1]_i_81_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[1]_i_68 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[1]_i_68_n_0 ,\channel_8_dutycycle_o_reg[1]_i_68_n_1 ,\channel_8_dutycycle_o_reg[1]_i_68_n_2 ,\channel_8_dutycycle_o_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_8_dutycycle_counter_reg[1:0],1'b0,1'b1}),
        .O(\channel_8_dutycycle_counter_reg[1]_0 ),
        .S({\channel_8_dutycycle_o[1]_i_82_n_0 ,\channel_8_dutycycle_o[1]_i_83_n_0 ,\channel_8_dutycycle_o[1]_i_84_n_0 ,channel_8_dutycycle_counter_reg[0]}));
  FDRE \channel_8_dutycycle_o_reg[2] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[2]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [2]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[3] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[3]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [3]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\channel_8_dutycycle_o_reg[3]_i_2_n_0 ,\channel_8_dutycycle_o_reg[3]_i_2_n_1 ,\channel_8_dutycycle_o_reg[3]_i_2_n_2 ,\channel_8_dutycycle_o_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_8_dutycycle_o_reg[3]_i_2_n_4 ,\channel_8_dutycycle_o_reg[3]_i_2_n_5 ,\channel_8_dutycycle_o_reg[3]_i_2_n_6 ,\channel_8_dutycycle_o_reg[3]_i_2_n_7 }),
        .S({\channel_8_dutycycle_counter_reg[11]_0 ,\channel_8_dutycycle_o[3]_i_3_n_0 }));
  FDRE \channel_8_dutycycle_o_reg[4] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[4]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [4]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[5] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[5]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [5]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[5]_i_11 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_21_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[5]_i_11_n_0 ,\channel_8_dutycycle_o_reg[5]_i_11_n_1 ,\channel_8_dutycycle_o_reg[5]_i_11_n_2 ,\channel_8_dutycycle_o_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({channel_8_dutycycle_counter_reg[16],\channel_8_dutycycle_o[5]_i_13_n_0 ,\channel_8_dutycycle_o[5]_i_14_n_0 ,\channel_8_dutycycle_o[5]_i_15_n_0 }),
        .O({\channel_8_dutycycle_o_reg[5]_i_11_n_4 ,\channel_8_dutycycle_o_reg[5]_i_11_n_5 ,\channel_8_dutycycle_o_reg[5]_i_11_n_6 ,\channel_8_dutycycle_o_reg[5]_i_11_n_7 }),
        .S({\channel_8_dutycycle_o[5]_i_16_n_0 ,\channel_8_dutycycle_o[5]_i_17_n_0 ,\channel_8_dutycycle_o[5]_i_18_n_0 ,\channel_8_dutycycle_o[5]_i_19_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[5]_i_12 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_22_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[5]_i_12_n_0 ,\channel_8_dutycycle_o_reg[5]_i_12_n_1 ,\channel_8_dutycycle_o_reg[5]_i_12_n_2 ,\channel_8_dutycycle_o_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[5]_i_20_n_0 ,\channel_8_dutycycle_o[5]_i_21_n_0 ,\channel_8_dutycycle_o[5]_i_22_n_0 ,\channel_8_dutycycle_o[5]_i_23_n_0 }),
        .O({\channel_8_dutycycle_o_reg[5]_i_12_n_4 ,\channel_8_dutycycle_o_reg[5]_i_12_n_5 ,\channel_8_dutycycle_o_reg[5]_i_12_n_6 ,\channel_8_dutycycle_o_reg[5]_i_12_n_7 }),
        .S({\channel_8_dutycycle_o[5]_i_24_n_0 ,\channel_8_dutycycle_o[5]_i_25_n_0 ,\channel_8_dutycycle_o[5]_i_26_n_0 ,\channel_8_dutycycle_o[5]_i_27_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[5]_i_2 
       (.CI(\channel_8_dutycycle_o_reg[1]_i_2_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[5]_i_2_n_0 ,\channel_8_dutycycle_o_reg[5]_i_2_n_1 ,\channel_8_dutycycle_o_reg[5]_i_2_n_2 ,\channel_8_dutycycle_o_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[5]_i_3_n_0 ,\channel_8_dutycycle_o[5]_i_4_n_0 ,\channel_8_dutycycle_o[5]_i_5_n_0 ,\channel_8_dutycycle_o[5]_i_6_n_0 }),
        .O({\channel_8_dutycycle_counter_reg[15]_0 [1:0],\channel_8_dutycycle_counter_reg[11]_0 [2:1]}),
        .S({\channel_8_dutycycle_o[5]_i_7_n_0 ,\channel_8_dutycycle_o[5]_i_8_n_0 ,\channel_8_dutycycle_o[5]_i_9_n_0 ,\channel_8_dutycycle_o[5]_i_10_n_0 }));
  FDRE \channel_8_dutycycle_o_reg[6] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[6]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [6]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[7] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[7]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [7]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[7]_i_2 
       (.CI(\channel_8_dutycycle_o_reg[3]_i_2_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[7]_i_2_n_0 ,\channel_8_dutycycle_o_reg[7]_i_2_n_1 ,\channel_8_dutycycle_o_reg[7]_i_2_n_2 ,\channel_8_dutycycle_o_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_dutycycle_o_reg[7]_i_2_n_4 ,\channel_8_dutycycle_o_reg[7]_i_2_n_5 ,\channel_8_dutycycle_o_reg[7]_i_2_n_6 ,\channel_8_dutycycle_o_reg[7]_i_2_n_7 }),
        .S(\channel_8_dutycycle_counter_reg[15]_0 ));
  FDRE \channel_8_dutycycle_o_reg[8] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[8]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [8]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  FDRE \channel_8_dutycycle_o_reg[9] 
       (.C(clock),
        .CE(\channel_8_dutycycle_o[11]_i_2_n_0 ),
        .D(\channel_8_dutycycle_o[9]_i_1_n_0 ),
        .Q(\channel_8_dutycycle_o_reg[11]_0 [9]),
        .R(\channel_8_dutycycle_o[11]_i_1_n_0 ));
  CARRY4 \channel_8_dutycycle_o_reg[9]_i_11 
       (.CI(\channel_8_dutycycle_o_reg[5]_i_12_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[9]_i_11_n_0 ,\channel_8_dutycycle_o_reg[9]_i_11_n_1 ,\channel_8_dutycycle_o_reg[9]_i_11_n_2 ,\channel_8_dutycycle_o_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[9]_i_12_n_0 ,\channel_8_dutycycle_o[9]_i_13_n_0 ,\channel_8_dutycycle_o[9]_i_14_n_0 ,\channel_8_dutycycle_o[9]_i_15_n_0 }),
        .O({\channel_8_dutycycle_o_reg[9]_i_11_n_4 ,\channel_8_dutycycle_o_reg[9]_i_11_n_5 ,\channel_8_dutycycle_o_reg[9]_i_11_n_6 ,\channel_8_dutycycle_o_reg[9]_i_11_n_7 }),
        .S({\channel_8_dutycycle_o[9]_i_16_n_0 ,\channel_8_dutycycle_o[9]_i_17_n_0 ,\channel_8_dutycycle_o[9]_i_18_n_0 ,\channel_8_dutycycle_o[9]_i_19_n_0 }));
  CARRY4 \channel_8_dutycycle_o_reg[9]_i_2 
       (.CI(\channel_8_dutycycle_o_reg[5]_i_2_n_0 ),
        .CO({\channel_8_dutycycle_o_reg[9]_i_2_n_0 ,\channel_8_dutycycle_o_reg[9]_i_2_n_1 ,\channel_8_dutycycle_o_reg[9]_i_2_n_2 ,\channel_8_dutycycle_o_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\channel_8_dutycycle_o[9]_i_3_n_0 ,\channel_8_dutycycle_o[9]_i_4_n_0 ,\channel_8_dutycycle_o[9]_i_5_n_0 ,\channel_8_dutycycle_o[9]_i_6_n_0 }),
        .O({\channel_8_dutycycle_counter_reg[16]_0 [1:0],\channel_8_dutycycle_counter_reg[15]_0 [3:2]}),
        .S({\channel_8_dutycycle_o[9]_i_7_n_0 ,\channel_8_dutycycle_o[9]_i_8_n_0 ,\channel_8_dutycycle_o[9]_i_9_n_0 ,\channel_8_dutycycle_o[9]_i_10_n_0 }));
  FDRE channel_8_stage_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_8_i),
        .Q(channel_8_stage_1),
        .R(1'b0));
  FDRE channel_8_stage_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(channel_8_stage_1),
        .Q(channel_8_stage_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_8_timeout_counter[0]_i_1 
       (.I0(channel_8_stage_1),
        .I1(channel_8_stage_2),
        .O(channel_8_dutycycle_counter0));
  LUT4 #(
    .INIT(16'h1011)) 
    \channel_8_timeout_counter[0]_i_2 
       (.I0(channel_8_i),
        .I1(\channel_8_dutycycle_o_reg[11]_i_4_n_0 ),
        .I2(channel_8_stage_1),
        .I3(channel_8_stage_2),
        .O(\channel_8_timeout_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \channel_8_timeout_counter[0]_i_4 
       (.I0(channel_8_timeout_counter_reg[0]),
        .O(\channel_8_timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[0] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[0]_i_3_n_7 ),
        .Q(channel_8_timeout_counter_reg[0]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\channel_8_timeout_counter_reg[0]_i_3_n_0 ,\channel_8_timeout_counter_reg[0]_i_3_n_1 ,\channel_8_timeout_counter_reg[0]_i_3_n_2 ,\channel_8_timeout_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\channel_8_timeout_counter_reg[0]_i_3_n_4 ,\channel_8_timeout_counter_reg[0]_i_3_n_5 ,\channel_8_timeout_counter_reg[0]_i_3_n_6 ,\channel_8_timeout_counter_reg[0]_i_3_n_7 }),
        .S({channel_8_timeout_counter_reg[3:1],\channel_8_timeout_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[10] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[8]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[10]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[11] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[8]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[11]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[12] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[12]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[12]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[12]_i_1 
       (.CI(\channel_8_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\channel_8_timeout_counter_reg[12]_i_1_n_0 ,\channel_8_timeout_counter_reg[12]_i_1_n_1 ,\channel_8_timeout_counter_reg[12]_i_1_n_2 ,\channel_8_timeout_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[12]_i_1_n_4 ,\channel_8_timeout_counter_reg[12]_i_1_n_5 ,\channel_8_timeout_counter_reg[12]_i_1_n_6 ,\channel_8_timeout_counter_reg[12]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[13] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[12]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[13]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[14] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[12]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[14]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[15] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[12]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[15]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[16] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[16]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[16]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[16]_i_1 
       (.CI(\channel_8_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\channel_8_timeout_counter_reg[16]_i_1_n_0 ,\channel_8_timeout_counter_reg[16]_i_1_n_1 ,\channel_8_timeout_counter_reg[16]_i_1_n_2 ,\channel_8_timeout_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[16]_i_1_n_4 ,\channel_8_timeout_counter_reg[16]_i_1_n_5 ,\channel_8_timeout_counter_reg[16]_i_1_n_6 ,\channel_8_timeout_counter_reg[16]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[17] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[16]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[17]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[18] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[16]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[18]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[19] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[16]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[19]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[1] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[0]_i_3_n_6 ),
        .Q(channel_8_timeout_counter_reg[1]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[20] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[20]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[20]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[20]_i_1 
       (.CI(\channel_8_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\channel_8_timeout_counter_reg[20]_i_1_n_0 ,\channel_8_timeout_counter_reg[20]_i_1_n_1 ,\channel_8_timeout_counter_reg[20]_i_1_n_2 ,\channel_8_timeout_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[20]_i_1_n_4 ,\channel_8_timeout_counter_reg[20]_i_1_n_5 ,\channel_8_timeout_counter_reg[20]_i_1_n_6 ,\channel_8_timeout_counter_reg[20]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[21] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[20]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[21]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[22] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[20]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[22]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[23] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[20]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[23]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[24] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[24]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[24]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[24]_i_1 
       (.CI(\channel_8_timeout_counter_reg[20]_i_1_n_0 ),
        .CO({\channel_8_timeout_counter_reg[24]_i_1_n_0 ,\channel_8_timeout_counter_reg[24]_i_1_n_1 ,\channel_8_timeout_counter_reg[24]_i_1_n_2 ,\channel_8_timeout_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[24]_i_1_n_4 ,\channel_8_timeout_counter_reg[24]_i_1_n_5 ,\channel_8_timeout_counter_reg[24]_i_1_n_6 ,\channel_8_timeout_counter_reg[24]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[25] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[24]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[25]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[26] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[24]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[26]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[27] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[24]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[27]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[28] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[28]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[28]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[28]_i_1 
       (.CI(\channel_8_timeout_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_channel_8_timeout_counter_reg[28]_i_1_CO_UNCONNECTED [3],\channel_8_timeout_counter_reg[28]_i_1_n_1 ,\channel_8_timeout_counter_reg[28]_i_1_n_2 ,\channel_8_timeout_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[28]_i_1_n_4 ,\channel_8_timeout_counter_reg[28]_i_1_n_5 ,\channel_8_timeout_counter_reg[28]_i_1_n_6 ,\channel_8_timeout_counter_reg[28]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[29] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[28]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[29]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[2] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[0]_i_3_n_5 ),
        .Q(channel_8_timeout_counter_reg[2]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[30] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[28]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[30]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[31] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[28]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[31]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[3] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[0]_i_3_n_4 ),
        .Q(channel_8_timeout_counter_reg[3]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[4] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[4]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[4]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[4]_i_1 
       (.CI(\channel_8_timeout_counter_reg[0]_i_3_n_0 ),
        .CO({\channel_8_timeout_counter_reg[4]_i_1_n_0 ,\channel_8_timeout_counter_reg[4]_i_1_n_1 ,\channel_8_timeout_counter_reg[4]_i_1_n_2 ,\channel_8_timeout_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[4]_i_1_n_4 ,\channel_8_timeout_counter_reg[4]_i_1_n_5 ,\channel_8_timeout_counter_reg[4]_i_1_n_6 ,\channel_8_timeout_counter_reg[4]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[5] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[4]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[5]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[6] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[4]_i_1_n_5 ),
        .Q(channel_8_timeout_counter_reg[6]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[7] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[4]_i_1_n_4 ),
        .Q(channel_8_timeout_counter_reg[7]),
        .R(channel_8_dutycycle_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[8] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[8]_i_1_n_7 ),
        .Q(channel_8_timeout_counter_reg[8]),
        .R(channel_8_dutycycle_counter0));
  CARRY4 \channel_8_timeout_counter_reg[8]_i_1 
       (.CI(\channel_8_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\channel_8_timeout_counter_reg[8]_i_1_n_0 ,\channel_8_timeout_counter_reg[8]_i_1_n_1 ,\channel_8_timeout_counter_reg[8]_i_1_n_2 ,\channel_8_timeout_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\channel_8_timeout_counter_reg[8]_i_1_n_4 ,\channel_8_timeout_counter_reg[8]_i_1_n_5 ,\channel_8_timeout_counter_reg[8]_i_1_n_6 ,\channel_8_timeout_counter_reg[8]_i_1_n_7 }),
        .S(channel_8_timeout_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \channel_8_timeout_counter_reg[9] 
       (.C(clock),
        .CE(\channel_8_timeout_counter[0]_i_2_n_0 ),
        .D(\channel_8_timeout_counter_reg[8]_i_1_n_6 ),
        .Q(channel_8_timeout_counter_reg[9]),
        .R(channel_8_dutycycle_counter0));
endmodule

module ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0
   (DI,
    \channel_1_dutycycle_counter_reg[10] ,
    O,
    \channel_1_dutycycle_counter_reg[3] ,
    \channel_1_dutycycle_counter_reg[7] ,
    \channel_1_dutycycle_counter_reg[11] ,
    \channel_1_dutycycle_counter_reg[15] ,
    \channel_1_dutycycle_counter_reg[16] ,
    \channel_2_dutycycle_counter_reg[6] ,
    \channel_2_dutycycle_counter_reg[10] ,
    \channel_2_dutycycle_counter_reg[1] ,
    \channel_2_dutycycle_counter_reg[3] ,
    \channel_2_dutycycle_counter_reg[7] ,
    \channel_2_dutycycle_counter_reg[11] ,
    \channel_2_dutycycle_counter_reg[15] ,
    \channel_2_dutycycle_counter_reg[16] ,
    \channel_3_dutycycle_counter_reg[6] ,
    \channel_3_dutycycle_counter_reg[10] ,
    \channel_3_dutycycle_counter_reg[1] ,
    \channel_3_dutycycle_counter_reg[3] ,
    \channel_3_dutycycle_counter_reg[7] ,
    \channel_3_dutycycle_counter_reg[11] ,
    \channel_3_dutycycle_counter_reg[15] ,
    \channel_3_dutycycle_counter_reg[16] ,
    \channel_4_dutycycle_counter_reg[6] ,
    \channel_4_dutycycle_counter_reg[10] ,
    \channel_4_dutycycle_counter_reg[1] ,
    \channel_4_dutycycle_counter_reg[3] ,
    \channel_4_dutycycle_counter_reg[7] ,
    \channel_4_dutycycle_counter_reg[11] ,
    \channel_4_dutycycle_counter_reg[15] ,
    \channel_4_dutycycle_counter_reg[16] ,
    \channel_5_dutycycle_counter_reg[6] ,
    \channel_5_dutycycle_counter_reg[10] ,
    \channel_5_dutycycle_counter_reg[1] ,
    \channel_5_dutycycle_counter_reg[3] ,
    \channel_5_dutycycle_counter_reg[7] ,
    \channel_5_dutycycle_counter_reg[11] ,
    \channel_5_dutycycle_counter_reg[15] ,
    \channel_5_dutycycle_counter_reg[16] ,
    \channel_6_dutycycle_counter_reg[6] ,
    \channel_6_dutycycle_counter_reg[10] ,
    \channel_6_dutycycle_counter_reg[1] ,
    \channel_6_dutycycle_counter_reg[3] ,
    \channel_6_dutycycle_counter_reg[7] ,
    \channel_6_dutycycle_counter_reg[11] ,
    \channel_6_dutycycle_counter_reg[15] ,
    \channel_6_dutycycle_counter_reg[16] ,
    \channel_7_dutycycle_counter_reg[6] ,
    \channel_7_dutycycle_counter_reg[10] ,
    \channel_7_dutycycle_counter_reg[1] ,
    \channel_7_dutycycle_counter_reg[3] ,
    \channel_7_dutycycle_counter_reg[7] ,
    \channel_7_dutycycle_counter_reg[11] ,
    \channel_7_dutycycle_counter_reg[15] ,
    \channel_7_dutycycle_counter_reg[16] ,
    \channel_8_dutycycle_counter_reg[6] ,
    \channel_8_dutycycle_counter_reg[10] ,
    \channel_8_dutycycle_counter_reg[1] ,
    \channel_8_dutycycle_counter_reg[3] ,
    \channel_8_dutycycle_counter_reg[7] ,
    \channel_8_dutycycle_counter_reg[11] ,
    \channel_8_dutycycle_counter_reg[15] ,
    \channel_8_dutycycle_counter_reg[16] ,
    pwm_reader_axi_wready,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    pwm_reader_axi_rdata,
    pwm_reader_axi_bvalid,
    pwm_reader_axi_rvalid,
    channel_1_i,
    clock,
    channel_2_i,
    channel_3_i,
    channel_4_i,
    channel_5_i,
    channel_6_i,
    channel_7_i,
    channel_8_i,
    CO,
    S,
    \channel_2_dutycycle_o_reg[1]_i_3 ,
    \channel_2_dutycycle_o_reg[1]_i_3_0 ,
    \channel_3_dutycycle_o_reg[1]_i_3 ,
    \channel_3_dutycycle_o_reg[1]_i_3_0 ,
    \channel_4_dutycycle_o_reg[1]_i_3 ,
    \channel_4_dutycycle_o_reg[1]_i_3_0 ,
    \channel_5_dutycycle_o_reg[1]_i_3 ,
    \channel_5_dutycycle_o_reg[1]_i_3_0 ,
    \channel_6_dutycycle_o_reg[1]_i_3 ,
    \channel_6_dutycycle_o_reg[1]_i_3_0 ,
    \channel_7_dutycycle_o_reg[1]_i_3 ,
    \channel_7_dutycycle_o_reg[1]_i_3_0 ,
    \channel_8_dutycycle_o_reg[1]_i_3 ,
    \channel_8_dutycycle_o_reg[1]_i_3_0 ,
    \channel_1_dutycycle_o_reg[11]_i_38 ,
    \channel_2_dutycycle_o_reg[11]_i_38 ,
    \channel_3_dutycycle_o_reg[11]_i_38 ,
    \channel_4_dutycycle_o_reg[11]_i_38 ,
    \channel_5_dutycycle_o_reg[11]_i_38 ,
    \channel_6_dutycycle_o_reg[11]_i_38 ,
    \channel_7_dutycycle_o_reg[11]_i_38 ,
    \channel_8_dutycycle_o_reg[11]_i_38 ,
    \channel_1_dutycycle_o_reg[0] ,
    \channel_2_dutycycle_o_reg[0] ,
    \channel_3_dutycycle_o_reg[0] ,
    \channel_4_dutycycle_o_reg[0] ,
    \channel_5_dutycycle_o_reg[0] ,
    \channel_6_dutycycle_o_reg[0] ,
    \channel_7_dutycycle_o_reg[0] ,
    \channel_8_dutycycle_o_reg[0] ,
    \channel_1_dutycycle_o_reg[11]_i_19 ,
    \channel_1_dutycycle_o_reg[11]_i_6 ,
    \channel_2_dutycycle_o_reg[11]_i_19 ,
    \channel_2_dutycycle_o_reg[11]_i_6 ,
    \channel_3_dutycycle_o_reg[11]_i_19 ,
    \channel_3_dutycycle_o_reg[11]_i_6 ,
    \channel_4_dutycycle_o_reg[11]_i_19 ,
    \channel_4_dutycycle_o_reg[11]_i_6 ,
    \channel_5_dutycycle_o_reg[11]_i_19 ,
    \channel_5_dutycycle_o_reg[11]_i_6 ,
    \channel_6_dutycycle_o_reg[11]_i_19 ,
    \channel_6_dutycycle_o_reg[11]_i_6 ,
    \channel_7_dutycycle_o_reg[11]_i_19 ,
    \channel_7_dutycycle_o_reg[11]_i_6 ,
    \channel_8_dutycycle_o_reg[11]_i_19 ,
    \channel_8_dutycycle_o_reg[11]_i_6 ,
    pwm_reader_axi_aclk,
    pwm_reader_axi_araddr,
    pwm_reader_axi_arvalid,
    pwm_reader_axi_aresetn,
    pwm_reader_axi_wvalid,
    pwm_reader_axi_awvalid,
    pwm_reader_axi_bready,
    pwm_reader_axi_rready);
  output [3:0]DI;
  output [2:0]\channel_1_dutycycle_counter_reg[10] ;
  output [3:0]O;
  output [2:0]\channel_1_dutycycle_counter_reg[3] ;
  output [1:0]\channel_1_dutycycle_counter_reg[7] ;
  output [3:0]\channel_1_dutycycle_counter_reg[11] ;
  output [3:0]\channel_1_dutycycle_counter_reg[15] ;
  output [1:0]\channel_1_dutycycle_counter_reg[16] ;
  output [3:0]\channel_2_dutycycle_counter_reg[6] ;
  output [2:0]\channel_2_dutycycle_counter_reg[10] ;
  output [3:0]\channel_2_dutycycle_counter_reg[1] ;
  output [2:0]\channel_2_dutycycle_counter_reg[3] ;
  output [1:0]\channel_2_dutycycle_counter_reg[7] ;
  output [3:0]\channel_2_dutycycle_counter_reg[11] ;
  output [3:0]\channel_2_dutycycle_counter_reg[15] ;
  output [1:0]\channel_2_dutycycle_counter_reg[16] ;
  output [3:0]\channel_3_dutycycle_counter_reg[6] ;
  output [2:0]\channel_3_dutycycle_counter_reg[10] ;
  output [3:0]\channel_3_dutycycle_counter_reg[1] ;
  output [2:0]\channel_3_dutycycle_counter_reg[3] ;
  output [1:0]\channel_3_dutycycle_counter_reg[7] ;
  output [3:0]\channel_3_dutycycle_counter_reg[11] ;
  output [3:0]\channel_3_dutycycle_counter_reg[15] ;
  output [1:0]\channel_3_dutycycle_counter_reg[16] ;
  output [3:0]\channel_4_dutycycle_counter_reg[6] ;
  output [2:0]\channel_4_dutycycle_counter_reg[10] ;
  output [3:0]\channel_4_dutycycle_counter_reg[1] ;
  output [2:0]\channel_4_dutycycle_counter_reg[3] ;
  output [1:0]\channel_4_dutycycle_counter_reg[7] ;
  output [3:0]\channel_4_dutycycle_counter_reg[11] ;
  output [3:0]\channel_4_dutycycle_counter_reg[15] ;
  output [1:0]\channel_4_dutycycle_counter_reg[16] ;
  output [3:0]\channel_5_dutycycle_counter_reg[6] ;
  output [2:0]\channel_5_dutycycle_counter_reg[10] ;
  output [3:0]\channel_5_dutycycle_counter_reg[1] ;
  output [2:0]\channel_5_dutycycle_counter_reg[3] ;
  output [1:0]\channel_5_dutycycle_counter_reg[7] ;
  output [3:0]\channel_5_dutycycle_counter_reg[11] ;
  output [3:0]\channel_5_dutycycle_counter_reg[15] ;
  output [1:0]\channel_5_dutycycle_counter_reg[16] ;
  output [3:0]\channel_6_dutycycle_counter_reg[6] ;
  output [2:0]\channel_6_dutycycle_counter_reg[10] ;
  output [3:0]\channel_6_dutycycle_counter_reg[1] ;
  output [2:0]\channel_6_dutycycle_counter_reg[3] ;
  output [1:0]\channel_6_dutycycle_counter_reg[7] ;
  output [3:0]\channel_6_dutycycle_counter_reg[11] ;
  output [3:0]\channel_6_dutycycle_counter_reg[15] ;
  output [1:0]\channel_6_dutycycle_counter_reg[16] ;
  output [3:0]\channel_7_dutycycle_counter_reg[6] ;
  output [2:0]\channel_7_dutycycle_counter_reg[10] ;
  output [3:0]\channel_7_dutycycle_counter_reg[1] ;
  output [2:0]\channel_7_dutycycle_counter_reg[3] ;
  output [1:0]\channel_7_dutycycle_counter_reg[7] ;
  output [3:0]\channel_7_dutycycle_counter_reg[11] ;
  output [3:0]\channel_7_dutycycle_counter_reg[15] ;
  output [1:0]\channel_7_dutycycle_counter_reg[16] ;
  output [3:0]\channel_8_dutycycle_counter_reg[6] ;
  output [2:0]\channel_8_dutycycle_counter_reg[10] ;
  output [3:0]\channel_8_dutycycle_counter_reg[1] ;
  output [2:0]\channel_8_dutycycle_counter_reg[3] ;
  output [1:0]\channel_8_dutycycle_counter_reg[7] ;
  output [3:0]\channel_8_dutycycle_counter_reg[11] ;
  output [3:0]\channel_8_dutycycle_counter_reg[15] ;
  output [1:0]\channel_8_dutycycle_counter_reg[16] ;
  output pwm_reader_axi_wready;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [23:0]pwm_reader_axi_rdata;
  output pwm_reader_axi_bvalid;
  output pwm_reader_axi_rvalid;
  input channel_1_i;
  input clock;
  input channel_2_i;
  input channel_3_i;
  input channel_4_i;
  input channel_5_i;
  input channel_6_i;
  input channel_7_i;
  input channel_8_i;
  input [0:0]CO;
  input [2:0]S;
  input [0:0]\channel_2_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_2_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_3_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_3_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_4_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_4_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_5_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_5_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_6_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_6_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_7_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_7_dutycycle_o_reg[1]_i_3_0 ;
  input [0:0]\channel_8_dutycycle_o_reg[1]_i_3 ;
  input [2:0]\channel_8_dutycycle_o_reg[1]_i_3_0 ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_38 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_38 ;
  input [0:0]\channel_1_dutycycle_o_reg[0] ;
  input [0:0]\channel_2_dutycycle_o_reg[0] ;
  input [0:0]\channel_3_dutycycle_o_reg[0] ;
  input [0:0]\channel_4_dutycycle_o_reg[0] ;
  input [0:0]\channel_5_dutycycle_o_reg[0] ;
  input [0:0]\channel_6_dutycycle_o_reg[0] ;
  input [0:0]\channel_7_dutycycle_o_reg[0] ;
  input [0:0]\channel_8_dutycycle_o_reg[0] ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_1_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_2_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_3_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_4_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_5_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_6_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_7_dutycycle_o_reg[11]_i_6 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_19 ;
  input [3:0]\channel_8_dutycycle_o_reg[11]_i_6 ;
  input pwm_reader_axi_aclk;
  input [1:0]pwm_reader_axi_araddr;
  input pwm_reader_axi_arvalid;
  input pwm_reader_axi_aresetn;
  input pwm_reader_axi_wvalid;
  input pwm_reader_axi_awvalid;
  input pwm_reader_axi_bready;
  input pwm_reader_axi_rready;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [2:0]S;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire [11:0]channel_1_dutycycle;
  wire [2:0]\channel_1_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_1_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_1_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_1_dutycycle_counter_reg[16] ;
  wire [2:0]\channel_1_dutycycle_counter_reg[3] ;
  wire [1:0]\channel_1_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_1_dutycycle_o_reg[0] ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_1_dutycycle_o_reg[11]_i_6 ;
  wire channel_1_i;
  wire [11:0]channel_2_dutycycle;
  wire [2:0]\channel_2_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_2_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_2_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_2_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_2_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_2_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_2_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_2_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_2_dutycycle_o_reg[0] ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_2_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_2_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_2_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_2_i;
  wire [11:0]channel_3_dutycycle;
  wire [2:0]\channel_3_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_3_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_3_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_3_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_3_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_3_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_3_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_3_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_3_dutycycle_o_reg[0] ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_3_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_3_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_3_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_3_i;
  wire [11:0]channel_4_dutycycle;
  wire [2:0]\channel_4_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_4_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_4_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_4_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_4_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_4_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_4_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_4_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_4_dutycycle_o_reg[0] ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_4_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_4_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_4_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_4_i;
  wire [11:0]channel_5_dutycycle;
  wire [2:0]\channel_5_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_5_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_5_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_5_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_5_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_5_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_5_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_5_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_5_dutycycle_o_reg[0] ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_5_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_5_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_5_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_5_i;
  wire [11:0]channel_6_dutycycle;
  wire [2:0]\channel_6_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_6_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_6_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_6_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_6_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_6_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_6_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_6_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_6_dutycycle_o_reg[0] ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_6_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_6_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_6_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_6_i;
  wire [11:0]channel_7_dutycycle;
  wire [2:0]\channel_7_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_7_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_7_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_7_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_7_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_7_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_7_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_7_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_7_dutycycle_o_reg[0] ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_7_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_7_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_7_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_7_i;
  wire [11:0]channel_8_dutycycle;
  wire [2:0]\channel_8_dutycycle_counter_reg[10] ;
  wire [3:0]\channel_8_dutycycle_counter_reg[11] ;
  wire [3:0]\channel_8_dutycycle_counter_reg[15] ;
  wire [1:0]\channel_8_dutycycle_counter_reg[16] ;
  wire [3:0]\channel_8_dutycycle_counter_reg[1] ;
  wire [2:0]\channel_8_dutycycle_counter_reg[3] ;
  wire [3:0]\channel_8_dutycycle_counter_reg[6] ;
  wire [1:0]\channel_8_dutycycle_counter_reg[7] ;
  wire [0:0]\channel_8_dutycycle_o_reg[0] ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_19 ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_38 ;
  wire [3:0]\channel_8_dutycycle_o_reg[11]_i_6 ;
  wire [0:0]\channel_8_dutycycle_o_reg[1]_i_3 ;
  wire [2:0]\channel_8_dutycycle_o_reg[1]_i_3_0 ;
  wire channel_8_i;
  wire clock;
  wire pwm_reader_axi_aclk;
  wire [1:0]pwm_reader_axi_araddr;
  wire pwm_reader_axi_aresetn;
  wire pwm_reader_axi_arvalid;
  wire pwm_reader_axi_awvalid;
  wire pwm_reader_axi_bready;
  wire pwm_reader_axi_bvalid;
  wire [23:0]pwm_reader_axi_rdata;
  wire pwm_reader_axi_rready;
  wire pwm_reader_axi_rvalid;
  wire pwm_reader_axi_wready;
  wire pwm_reader_axi_wvalid;

  ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst
       (.Q(channel_4_dutycycle),
        .\axi_rdata_reg[11]_0 (channel_3_dutycycle),
        .\axi_rdata_reg[11]_1 (channel_1_dutycycle),
        .\axi_rdata_reg[11]_2 (channel_7_dutycycle),
        .\axi_rdata_reg[11]_3 (channel_5_dutycycle),
        .\axi_rdata_reg[27]_0 (channel_2_dutycycle),
        .\axi_rdata_reg[27]_1 (channel_8_dutycycle),
        .\axi_rdata_reg[27]_2 (channel_6_dutycycle),
        .pwm_reader_axi_aclk(pwm_reader_axi_aclk),
        .pwm_reader_axi_araddr(pwm_reader_axi_araddr),
        .pwm_reader_axi_aresetn(pwm_reader_axi_aresetn),
        .pwm_reader_axi_arready(S_AXI_ARREADY),
        .pwm_reader_axi_arvalid(pwm_reader_axi_arvalid),
        .pwm_reader_axi_awready(S_AXI_AWREADY),
        .pwm_reader_axi_awvalid(pwm_reader_axi_awvalid),
        .pwm_reader_axi_bready(pwm_reader_axi_bready),
        .pwm_reader_axi_bvalid(pwm_reader_axi_bvalid),
        .pwm_reader_axi_rdata(pwm_reader_axi_rdata),
        .pwm_reader_axi_rready(pwm_reader_axi_rready),
        .pwm_reader_axi_rvalid(pwm_reader_axi_rvalid),
        .pwm_reader_axi_wready(pwm_reader_axi_wready),
        .pwm_reader_axi_wvalid(pwm_reader_axi_wvalid));
  ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH Reader
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(channel_1_dutycycle),
        .S(S),
        .\channel_1_dutycycle_counter_reg[10]_0 (\channel_1_dutycycle_counter_reg[10] ),
        .\channel_1_dutycycle_counter_reg[11]_0 ({\channel_1_dutycycle_counter_reg[11] [1:0],\channel_1_dutycycle_counter_reg[7] [1]}),
        .\channel_1_dutycycle_counter_reg[15]_0 ({\channel_1_dutycycle_counter_reg[15] [1:0],\channel_1_dutycycle_counter_reg[11] [3:2]}),
        .\channel_1_dutycycle_counter_reg[16]_0 ({\channel_1_dutycycle_counter_reg[16] ,\channel_1_dutycycle_counter_reg[15] [3:2]}),
        .\channel_1_dutycycle_counter_reg[3]_0 (\channel_1_dutycycle_counter_reg[3] ),
        .\channel_1_dutycycle_counter_reg[7]_0 (\channel_1_dutycycle_counter_reg[7] [0]),
        .\channel_1_dutycycle_o_reg[0]_0 (\channel_1_dutycycle_o_reg[0] ),
        .\channel_1_dutycycle_o_reg[11]_i_19_0 (\channel_1_dutycycle_o_reg[11]_i_19 ),
        .\channel_1_dutycycle_o_reg[11]_i_38_0 (\channel_1_dutycycle_o_reg[11]_i_38 ),
        .\channel_1_dutycycle_o_reg[11]_i_6_0 (\channel_1_dutycycle_o_reg[11]_i_6 ),
        .channel_1_i(channel_1_i),
        .\channel_2_dutycycle_counter_reg[10]_0 (\channel_2_dutycycle_counter_reg[10] ),
        .\channel_2_dutycycle_counter_reg[11]_0 ({\channel_2_dutycycle_counter_reg[11] [1:0],\channel_2_dutycycle_counter_reg[7] [1]}),
        .\channel_2_dutycycle_counter_reg[15]_0 ({\channel_2_dutycycle_counter_reg[15] [1:0],\channel_2_dutycycle_counter_reg[11] [3:2]}),
        .\channel_2_dutycycle_counter_reg[16]_0 ({\channel_2_dutycycle_counter_reg[16] ,\channel_2_dutycycle_counter_reg[15] [3:2]}),
        .\channel_2_dutycycle_counter_reg[1]_0 (\channel_2_dutycycle_counter_reg[1] ),
        .\channel_2_dutycycle_counter_reg[3]_0 (\channel_2_dutycycle_counter_reg[3] ),
        .\channel_2_dutycycle_counter_reg[6]_0 (\channel_2_dutycycle_counter_reg[6] ),
        .\channel_2_dutycycle_counter_reg[7]_0 (\channel_2_dutycycle_counter_reg[7] [0]),
        .\channel_2_dutycycle_o_reg[0]_0 (\channel_2_dutycycle_o_reg[0] ),
        .\channel_2_dutycycle_o_reg[11]_0 (channel_2_dutycycle),
        .\channel_2_dutycycle_o_reg[11]_i_19_0 (\channel_2_dutycycle_o_reg[11]_i_19 ),
        .\channel_2_dutycycle_o_reg[11]_i_38_0 (\channel_2_dutycycle_o_reg[11]_i_38 ),
        .\channel_2_dutycycle_o_reg[11]_i_6_0 (\channel_2_dutycycle_o_reg[11]_i_6 ),
        .\channel_2_dutycycle_o_reg[1]_i_3_0 (\channel_2_dutycycle_o_reg[1]_i_3 ),
        .\channel_2_dutycycle_o_reg[1]_i_3_1 (\channel_2_dutycycle_o_reg[1]_i_3_0 ),
        .channel_2_i(channel_2_i),
        .\channel_3_dutycycle_counter_reg[10]_0 (\channel_3_dutycycle_counter_reg[10] ),
        .\channel_3_dutycycle_counter_reg[11]_0 ({\channel_3_dutycycle_counter_reg[11] [1:0],\channel_3_dutycycle_counter_reg[7] [1]}),
        .\channel_3_dutycycle_counter_reg[15]_0 ({\channel_3_dutycycle_counter_reg[15] [1:0],\channel_3_dutycycle_counter_reg[11] [3:2]}),
        .\channel_3_dutycycle_counter_reg[16]_0 ({\channel_3_dutycycle_counter_reg[16] ,\channel_3_dutycycle_counter_reg[15] [3:2]}),
        .\channel_3_dutycycle_counter_reg[1]_0 (\channel_3_dutycycle_counter_reg[1] ),
        .\channel_3_dutycycle_counter_reg[3]_0 (\channel_3_dutycycle_counter_reg[3] ),
        .\channel_3_dutycycle_counter_reg[6]_0 (\channel_3_dutycycle_counter_reg[6] ),
        .\channel_3_dutycycle_counter_reg[7]_0 (\channel_3_dutycycle_counter_reg[7] [0]),
        .\channel_3_dutycycle_o_reg[0]_0 (\channel_3_dutycycle_o_reg[0] ),
        .\channel_3_dutycycle_o_reg[11]_0 (channel_3_dutycycle),
        .\channel_3_dutycycle_o_reg[11]_i_19_0 (\channel_3_dutycycle_o_reg[11]_i_19 ),
        .\channel_3_dutycycle_o_reg[11]_i_38_0 (\channel_3_dutycycle_o_reg[11]_i_38 ),
        .\channel_3_dutycycle_o_reg[11]_i_6_0 (\channel_3_dutycycle_o_reg[11]_i_6 ),
        .\channel_3_dutycycle_o_reg[1]_i_3_0 (\channel_3_dutycycle_o_reg[1]_i_3 ),
        .\channel_3_dutycycle_o_reg[1]_i_3_1 (\channel_3_dutycycle_o_reg[1]_i_3_0 ),
        .channel_3_i(channel_3_i),
        .\channel_4_dutycycle_counter_reg[10]_0 (\channel_4_dutycycle_counter_reg[10] ),
        .\channel_4_dutycycle_counter_reg[11]_0 ({\channel_4_dutycycle_counter_reg[11] [1:0],\channel_4_dutycycle_counter_reg[7] [1]}),
        .\channel_4_dutycycle_counter_reg[15]_0 ({\channel_4_dutycycle_counter_reg[15] [1:0],\channel_4_dutycycle_counter_reg[11] [3:2]}),
        .\channel_4_dutycycle_counter_reg[16]_0 ({\channel_4_dutycycle_counter_reg[16] ,\channel_4_dutycycle_counter_reg[15] [3:2]}),
        .\channel_4_dutycycle_counter_reg[1]_0 (\channel_4_dutycycle_counter_reg[1] ),
        .\channel_4_dutycycle_counter_reg[3]_0 (\channel_4_dutycycle_counter_reg[3] ),
        .\channel_4_dutycycle_counter_reg[6]_0 (\channel_4_dutycycle_counter_reg[6] ),
        .\channel_4_dutycycle_counter_reg[7]_0 (\channel_4_dutycycle_counter_reg[7] [0]),
        .\channel_4_dutycycle_o_reg[0]_0 (\channel_4_dutycycle_o_reg[0] ),
        .\channel_4_dutycycle_o_reg[11]_0 (channel_4_dutycycle),
        .\channel_4_dutycycle_o_reg[11]_i_19_0 (\channel_4_dutycycle_o_reg[11]_i_19 ),
        .\channel_4_dutycycle_o_reg[11]_i_38_0 (\channel_4_dutycycle_o_reg[11]_i_38 ),
        .\channel_4_dutycycle_o_reg[11]_i_6_0 (\channel_4_dutycycle_o_reg[11]_i_6 ),
        .\channel_4_dutycycle_o_reg[1]_i_3_0 (\channel_4_dutycycle_o_reg[1]_i_3 ),
        .\channel_4_dutycycle_o_reg[1]_i_3_1 (\channel_4_dutycycle_o_reg[1]_i_3_0 ),
        .channel_4_i(channel_4_i),
        .\channel_5_dutycycle_counter_reg[10]_0 (\channel_5_dutycycle_counter_reg[10] ),
        .\channel_5_dutycycle_counter_reg[11]_0 ({\channel_5_dutycycle_counter_reg[11] [1:0],\channel_5_dutycycle_counter_reg[7] [1]}),
        .\channel_5_dutycycle_counter_reg[15]_0 ({\channel_5_dutycycle_counter_reg[15] [1:0],\channel_5_dutycycle_counter_reg[11] [3:2]}),
        .\channel_5_dutycycle_counter_reg[16]_0 ({\channel_5_dutycycle_counter_reg[16] ,\channel_5_dutycycle_counter_reg[15] [3:2]}),
        .\channel_5_dutycycle_counter_reg[1]_0 (\channel_5_dutycycle_counter_reg[1] ),
        .\channel_5_dutycycle_counter_reg[3]_0 (\channel_5_dutycycle_counter_reg[3] ),
        .\channel_5_dutycycle_counter_reg[6]_0 (\channel_5_dutycycle_counter_reg[6] ),
        .\channel_5_dutycycle_counter_reg[7]_0 (\channel_5_dutycycle_counter_reg[7] [0]),
        .\channel_5_dutycycle_o_reg[0]_0 (\channel_5_dutycycle_o_reg[0] ),
        .\channel_5_dutycycle_o_reg[11]_0 (channel_5_dutycycle),
        .\channel_5_dutycycle_o_reg[11]_i_19_0 (\channel_5_dutycycle_o_reg[11]_i_19 ),
        .\channel_5_dutycycle_o_reg[11]_i_38_0 (\channel_5_dutycycle_o_reg[11]_i_38 ),
        .\channel_5_dutycycle_o_reg[11]_i_6_0 (\channel_5_dutycycle_o_reg[11]_i_6 ),
        .\channel_5_dutycycle_o_reg[1]_i_3_0 (\channel_5_dutycycle_o_reg[1]_i_3 ),
        .\channel_5_dutycycle_o_reg[1]_i_3_1 (\channel_5_dutycycle_o_reg[1]_i_3_0 ),
        .channel_5_i(channel_5_i),
        .\channel_6_dutycycle_counter_reg[10]_0 (\channel_6_dutycycle_counter_reg[10] ),
        .\channel_6_dutycycle_counter_reg[11]_0 ({\channel_6_dutycycle_counter_reg[11] [1:0],\channel_6_dutycycle_counter_reg[7] [1]}),
        .\channel_6_dutycycle_counter_reg[15]_0 ({\channel_6_dutycycle_counter_reg[15] [1:0],\channel_6_dutycycle_counter_reg[11] [3:2]}),
        .\channel_6_dutycycle_counter_reg[16]_0 ({\channel_6_dutycycle_counter_reg[16] ,\channel_6_dutycycle_counter_reg[15] [3:2]}),
        .\channel_6_dutycycle_counter_reg[1]_0 (\channel_6_dutycycle_counter_reg[1] ),
        .\channel_6_dutycycle_counter_reg[3]_0 (\channel_6_dutycycle_counter_reg[3] ),
        .\channel_6_dutycycle_counter_reg[6]_0 (\channel_6_dutycycle_counter_reg[6] ),
        .\channel_6_dutycycle_counter_reg[7]_0 (\channel_6_dutycycle_counter_reg[7] [0]),
        .\channel_6_dutycycle_o_reg[0]_0 (\channel_6_dutycycle_o_reg[0] ),
        .\channel_6_dutycycle_o_reg[11]_0 (channel_6_dutycycle),
        .\channel_6_dutycycle_o_reg[11]_i_19_0 (\channel_6_dutycycle_o_reg[11]_i_19 ),
        .\channel_6_dutycycle_o_reg[11]_i_38_0 (\channel_6_dutycycle_o_reg[11]_i_38 ),
        .\channel_6_dutycycle_o_reg[11]_i_6_0 (\channel_6_dutycycle_o_reg[11]_i_6 ),
        .\channel_6_dutycycle_o_reg[1]_i_3_0 (\channel_6_dutycycle_o_reg[1]_i_3 ),
        .\channel_6_dutycycle_o_reg[1]_i_3_1 (\channel_6_dutycycle_o_reg[1]_i_3_0 ),
        .channel_6_i(channel_6_i),
        .\channel_7_dutycycle_counter_reg[10]_0 (\channel_7_dutycycle_counter_reg[10] ),
        .\channel_7_dutycycle_counter_reg[11]_0 ({\channel_7_dutycycle_counter_reg[11] [1:0],\channel_7_dutycycle_counter_reg[7] [1]}),
        .\channel_7_dutycycle_counter_reg[15]_0 ({\channel_7_dutycycle_counter_reg[15] [1:0],\channel_7_dutycycle_counter_reg[11] [3:2]}),
        .\channel_7_dutycycle_counter_reg[16]_0 ({\channel_7_dutycycle_counter_reg[16] ,\channel_7_dutycycle_counter_reg[15] [3:2]}),
        .\channel_7_dutycycle_counter_reg[1]_0 (\channel_7_dutycycle_counter_reg[1] ),
        .\channel_7_dutycycle_counter_reg[3]_0 (\channel_7_dutycycle_counter_reg[3] ),
        .\channel_7_dutycycle_counter_reg[6]_0 (\channel_7_dutycycle_counter_reg[6] ),
        .\channel_7_dutycycle_counter_reg[7]_0 (\channel_7_dutycycle_counter_reg[7] [0]),
        .\channel_7_dutycycle_o_reg[0]_0 (\channel_7_dutycycle_o_reg[0] ),
        .\channel_7_dutycycle_o_reg[11]_0 (channel_7_dutycycle),
        .\channel_7_dutycycle_o_reg[11]_i_19_0 (\channel_7_dutycycle_o_reg[11]_i_19 ),
        .\channel_7_dutycycle_o_reg[11]_i_38_0 (\channel_7_dutycycle_o_reg[11]_i_38 ),
        .\channel_7_dutycycle_o_reg[11]_i_6_0 (\channel_7_dutycycle_o_reg[11]_i_6 ),
        .\channel_7_dutycycle_o_reg[1]_i_3_0 (\channel_7_dutycycle_o_reg[1]_i_3 ),
        .\channel_7_dutycycle_o_reg[1]_i_3_1 (\channel_7_dutycycle_o_reg[1]_i_3_0 ),
        .channel_7_i(channel_7_i),
        .\channel_8_dutycycle_counter_reg[10]_0 (\channel_8_dutycycle_counter_reg[10] ),
        .\channel_8_dutycycle_counter_reg[11]_0 ({\channel_8_dutycycle_counter_reg[11] [1:0],\channel_8_dutycycle_counter_reg[7] [1]}),
        .\channel_8_dutycycle_counter_reg[15]_0 ({\channel_8_dutycycle_counter_reg[15] [1:0],\channel_8_dutycycle_counter_reg[11] [3:2]}),
        .\channel_8_dutycycle_counter_reg[16]_0 ({\channel_8_dutycycle_counter_reg[16] ,\channel_8_dutycycle_counter_reg[15] [3:2]}),
        .\channel_8_dutycycle_counter_reg[1]_0 (\channel_8_dutycycle_counter_reg[1] ),
        .\channel_8_dutycycle_counter_reg[3]_0 (\channel_8_dutycycle_counter_reg[3] ),
        .\channel_8_dutycycle_counter_reg[6]_0 (\channel_8_dutycycle_counter_reg[6] ),
        .\channel_8_dutycycle_counter_reg[7]_0 (\channel_8_dutycycle_counter_reg[7] [0]),
        .\channel_8_dutycycle_o_reg[0]_0 (\channel_8_dutycycle_o_reg[0] ),
        .\channel_8_dutycycle_o_reg[11]_0 (channel_8_dutycycle),
        .\channel_8_dutycycle_o_reg[11]_i_19_0 (\channel_8_dutycycle_o_reg[11]_i_19 ),
        .\channel_8_dutycycle_o_reg[11]_i_38_0 (\channel_8_dutycycle_o_reg[11]_i_38 ),
        .\channel_8_dutycycle_o_reg[11]_i_6_0 (\channel_8_dutycycle_o_reg[11]_i_6 ),
        .\channel_8_dutycycle_o_reg[1]_i_3_0 (\channel_8_dutycycle_o_reg[1]_i_3 ),
        .\channel_8_dutycycle_o_reg[1]_i_3_1 (\channel_8_dutycycle_o_reg[1]_i_3_0 ),
        .channel_8_i(channel_8_i),
        .clock(clock));
endmodule

module ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI
   (pwm_reader_axi_wready,
    pwm_reader_axi_awready,
    pwm_reader_axi_arready,
    pwm_reader_axi_rdata,
    pwm_reader_axi_bvalid,
    pwm_reader_axi_rvalid,
    pwm_reader_axi_aclk,
    pwm_reader_axi_araddr,
    pwm_reader_axi_arvalid,
    Q,
    \axi_rdata_reg[27]_0 ,
    \axi_rdata_reg[27]_1 ,
    \axi_rdata_reg[27]_2 ,
    \axi_rdata_reg[11]_0 ,
    \axi_rdata_reg[11]_1 ,
    \axi_rdata_reg[11]_2 ,
    \axi_rdata_reg[11]_3 ,
    pwm_reader_axi_aresetn,
    pwm_reader_axi_wvalid,
    pwm_reader_axi_awvalid,
    pwm_reader_axi_bready,
    pwm_reader_axi_rready);
  output pwm_reader_axi_wready;
  output pwm_reader_axi_awready;
  output pwm_reader_axi_arready;
  output [23:0]pwm_reader_axi_rdata;
  output pwm_reader_axi_bvalid;
  output pwm_reader_axi_rvalid;
  input pwm_reader_axi_aclk;
  input [1:0]pwm_reader_axi_araddr;
  input pwm_reader_axi_arvalid;
  input [11:0]Q;
  input [11:0]\axi_rdata_reg[27]_0 ;
  input [11:0]\axi_rdata_reg[27]_1 ;
  input [11:0]\axi_rdata_reg[27]_2 ;
  input [11:0]\axi_rdata_reg[11]_0 ;
  input [11:0]\axi_rdata_reg[11]_1 ;
  input [11:0]\axi_rdata_reg[11]_2 ;
  input [11:0]\axi_rdata_reg[11]_3 ;
  input pwm_reader_axi_aresetn;
  input pwm_reader_axi_wvalid;
  input pwm_reader_axi_awvalid;
  input pwm_reader_axi_bready;
  input pwm_reader_axi_rready;

  wire [11:0]Q;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_awready0__0;
  wire axi_bvalid_i_1_n_0;
  wire [11:0]\axi_rdata_reg[11]_0 ;
  wire [11:0]\axi_rdata_reg[11]_1 ;
  wire [11:0]\axi_rdata_reg[11]_2 ;
  wire [11:0]\axi_rdata_reg[11]_3 ;
  wire [11:0]\axi_rdata_reg[27]_0 ;
  wire [11:0]\axi_rdata_reg[27]_1 ;
  wire [11:0]\axi_rdata_reg[27]_2 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0__0;
  wire p_0_in;
  wire pwm_reader_axi_aclk;
  wire [1:0]pwm_reader_axi_araddr;
  wire pwm_reader_axi_aresetn;
  wire pwm_reader_axi_arready;
  wire pwm_reader_axi_arvalid;
  wire pwm_reader_axi_awready;
  wire pwm_reader_axi_awvalid;
  wire pwm_reader_axi_bready;
  wire pwm_reader_axi_bvalid;
  wire [23:0]pwm_reader_axi_rdata;
  wire pwm_reader_axi_rready;
  wire pwm_reader_axi_rvalid;
  wire pwm_reader_axi_wready;
  wire pwm_reader_axi_wvalid;
  wire [27:0]reg_data_out;
  wire slv_reg_rden;

  LUT6 #(
    .INIT(64'hF7FFF700F700F700)) 
    aw_en_i_1
       (.I0(pwm_reader_axi_wvalid),
        .I1(pwm_reader_axi_awvalid),
        .I2(pwm_reader_axi_awready),
        .I3(aw_en_reg_n_0),
        .I4(pwm_reader_axi_bready),
        .I5(pwm_reader_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(p_0_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(pwm_reader_axi_araddr[0]),
        .I1(pwm_reader_axi_arvalid),
        .I2(pwm_reader_axi_arready),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(pwm_reader_axi_araddr[1]),
        .I1(pwm_reader_axi_arvalid),
        .I2(pwm_reader_axi_arready),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(p_0_in));
  FDSE \axi_araddr_reg[3] 
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(pwm_reader_axi_arvalid),
        .I1(pwm_reader_axi_arready),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(pwm_reader_axi_arready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready0
       (.I0(aw_en_reg_n_0),
        .I1(pwm_reader_axi_awready),
        .I2(pwm_reader_axi_awvalid),
        .I3(pwm_reader_axi_wvalid),
        .O(axi_awready0__0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(pwm_reader_axi_aresetn),
        .O(p_0_in));
  FDRE axi_awready_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0__0),
        .Q(pwm_reader_axi_awready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(pwm_reader_axi_awready),
        .I1(pwm_reader_axi_wvalid),
        .I2(pwm_reader_axi_awvalid),
        .I3(pwm_reader_axi_wready),
        .I4(pwm_reader_axi_bready),
        .I5(pwm_reader_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(pwm_reader_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [0]),
        .I1(\axi_rdata_reg[11]_1 [0]),
        .I2(\axi_rdata_reg[11]_2 [0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [10]),
        .I1(\axi_rdata_reg[11]_1 [10]),
        .I2(\axi_rdata_reg[11]_2 [10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [11]),
        .I1(\axi_rdata_reg[11]_1 [11]),
        .I2(\axi_rdata_reg[11]_2 [11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(Q[0]),
        .I1(\axi_rdata_reg[27]_0 [0]),
        .I2(\axi_rdata_reg[27]_1 [0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [0]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(Q[1]),
        .I1(\axi_rdata_reg[27]_0 [1]),
        .I2(\axi_rdata_reg[27]_1 [1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [1]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(Q[2]),
        .I1(\axi_rdata_reg[27]_0 [2]),
        .I2(\axi_rdata_reg[27]_1 [2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [2]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(Q[3]),
        .I1(\axi_rdata_reg[27]_0 [3]),
        .I2(\axi_rdata_reg[27]_1 [3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [3]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [1]),
        .I1(\axi_rdata_reg[11]_1 [1]),
        .I2(\axi_rdata_reg[11]_2 [1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(Q[4]),
        .I1(\axi_rdata_reg[27]_0 [4]),
        .I2(\axi_rdata_reg[27]_1 [4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [4]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(Q[5]),
        .I1(\axi_rdata_reg[27]_0 [5]),
        .I2(\axi_rdata_reg[27]_1 [5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [5]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(Q[6]),
        .I1(\axi_rdata_reg[27]_0 [6]),
        .I2(\axi_rdata_reg[27]_1 [6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [6]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(Q[7]),
        .I1(\axi_rdata_reg[27]_0 [7]),
        .I2(\axi_rdata_reg[27]_1 [7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [7]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(Q[8]),
        .I1(\axi_rdata_reg[27]_0 [8]),
        .I2(\axi_rdata_reg[27]_1 [8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [8]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(Q[9]),
        .I1(\axi_rdata_reg[27]_0 [9]),
        .I2(\axi_rdata_reg[27]_1 [9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [9]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(Q[10]),
        .I1(\axi_rdata_reg[27]_0 [10]),
        .I2(\axi_rdata_reg[27]_1 [10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [10]),
        .O(reg_data_out[26]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[27]_i_1 
       (.I0(pwm_reader_axi_arready),
        .I1(pwm_reader_axi_arvalid),
        .I2(pwm_reader_axi_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_2 
       (.I0(Q[11]),
        .I1(\axi_rdata_reg[27]_0 [11]),
        .I2(\axi_rdata_reg[27]_1 [11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[27]_2 [11]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [2]),
        .I1(\axi_rdata_reg[11]_1 [2]),
        .I2(\axi_rdata_reg[11]_2 [2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [3]),
        .I1(\axi_rdata_reg[11]_1 [3]),
        .I2(\axi_rdata_reg[11]_2 [3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [4]),
        .I1(\axi_rdata_reg[11]_1 [4]),
        .I2(\axi_rdata_reg[11]_2 [4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [5]),
        .I1(\axi_rdata_reg[11]_1 [5]),
        .I2(\axi_rdata_reg[11]_2 [5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [6]),
        .I1(\axi_rdata_reg[11]_1 [6]),
        .I2(\axi_rdata_reg[11]_2 [6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [7]),
        .I1(\axi_rdata_reg[11]_1 [7]),
        .I2(\axi_rdata_reg[11]_2 [7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [8]),
        .I1(\axi_rdata_reg[11]_1 [8]),
        .I2(\axi_rdata_reg[11]_2 [8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[11]_0 [9]),
        .I1(\axi_rdata_reg[11]_1 [9]),
        .I2(\axi_rdata_reg[11]_2 [9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[11]_3 [9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(pwm_reader_axi_rdata[0]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[10] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(pwm_reader_axi_rdata[10]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[11] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(pwm_reader_axi_rdata[11]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[16] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(pwm_reader_axi_rdata[12]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[17] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(pwm_reader_axi_rdata[13]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[18] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(pwm_reader_axi_rdata[14]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[19] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(pwm_reader_axi_rdata[15]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[1] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(pwm_reader_axi_rdata[1]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[20] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(pwm_reader_axi_rdata[16]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[21] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(pwm_reader_axi_rdata[17]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[22] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(pwm_reader_axi_rdata[18]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[23] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(pwm_reader_axi_rdata[19]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[24] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(pwm_reader_axi_rdata[20]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[25] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(pwm_reader_axi_rdata[21]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[26] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(pwm_reader_axi_rdata[22]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[27] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(pwm_reader_axi_rdata[23]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[2] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(pwm_reader_axi_rdata[2]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[3] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(pwm_reader_axi_rdata[3]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[4] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(pwm_reader_axi_rdata[4]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[5] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(pwm_reader_axi_rdata[5]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[6] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(pwm_reader_axi_rdata[6]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[7] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(pwm_reader_axi_rdata[7]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[8] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(pwm_reader_axi_rdata[8]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[9] 
       (.C(pwm_reader_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(pwm_reader_axi_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(pwm_reader_axi_arvalid),
        .I1(pwm_reader_axi_arready),
        .I2(pwm_reader_axi_rvalid),
        .I3(pwm_reader_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(pwm_reader_axi_rvalid),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_wready0
       (.I0(aw_en_reg_n_0),
        .I1(pwm_reader_axi_wready),
        .I2(pwm_reader_axi_awvalid),
        .I3(pwm_reader_axi_wvalid),
        .O(axi_wready0__0));
  FDRE axi_wready_reg
       (.C(pwm_reader_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0__0),
        .Q(pwm_reader_axi_wready),
        .R(p_0_in));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
