Start time: 17:25:53 on Dec 04,2025
qverilog task_test.sv 
-- Compiling module task_test

Top level modules:
	task_test
# vsim -lib work work.task_test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.task_test(fast)
# run -all
# Before Increment = '{0, 1, 2, 3, 4, 5, 6, 7, 8, 9}
# After Increment  = '{1, 2, 3, 4, 5, 6, 7, 8, 9, 10}
#  quit -f
# End time: 17:25:55 on Dec 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
