// Seed: 198665260
module module_0 ();
  id_1(
      .id_0(1), .id_1(id_2), .id_2(-1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_7 = 1;
  id_8 :
  assert property (@(posedge id_8) 1)
  else $display;
  always id_2 <= 1;
  tri1 id_9 = 1;
  wire id_10;
  logic [7:0] id_11 = id_1;
  wire id_12;
  assign id_11[""] = id_11;
  module_0();
endmodule
