// Seed: 1722558151
`define pp_7 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  type_9(
      1'b0, 1, 1
  );
  reg   id_7;
  logic id_8;
  always @(1 or posedge 1) begin
    id_7 <= id_4;
  end
endmodule
