

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_i_loop_j'
================================================================
* Date:           Thu May 29 18:19:08 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     7402|     7402|  74.020 us|  74.020 us|  7397|  7397|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i_loop_j  |     7400|     7400|         6|          1|          1|  7396|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     86|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     52|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|     52|    140|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_13_4_1_U1  |mac_muladd_7ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_131_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_100_p2       |         +|   0|  0|  14|          13|           1|
    |j_1_fu_149_p2            |         +|   0|  0|  14|           7|           1|
    |icmp_ln27_fu_94_p2       |      icmp|   0|  0|  14|          13|          11|
    |icmp_ln29_fu_117_p2      |      icmp|   0|  0|  14|           7|           7|
    |select_ln27_1_fu_137_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln27_fu_123_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  86|          50|          31|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |i_fu_54                               |   9|          2|    7|         14|
    |indvar_flatten_fu_58                  |   9|          2|   13|         26|
    |j_fu_50                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   42|         84|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |i_fu_54                            |   7|   0|    7|          0|
    |indvar_flatten_fu_58               |  13|   0|   13|          0|
    |j_fu_50                            |   7|   0|    7|          0|
    |select_ln27_reg_206                |   7|   0|    7|          0|
    |select_ln27_reg_206_pp0_iter2_reg  |   7|   0|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  52|   0|   52|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_i_loop_j|  return value|
|image_out_address0  |  out|   13|   ap_memory|                           image_out|         array|
|image_out_ce0       |  out|    1|   ap_memory|                           image_out|         array|
|image_out_we0       |  out|    1|   ap_memory|                           image_out|         array|
|image_out_d0        |  out|   16|   ap_memory|                           image_out|         array|
+--------------------+-----+-----+------------+------------------------------------+--------------+

