AR fully_connected behavioral /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl05 1606330011
EN fully_connected NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl04 1606330010
EN output_layer NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl06 1606330012
EN upsample3_64 NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl02 1606330008
AR zestsc1_host arch /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl09 1606330015
AR zestsc1_interfaces arch /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl13 1606330019
AR output_layer behavioral /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl07 1606330013
MO memory NULL ipcore_dir/memory.v vlg69/memory.bin 1605657731
AR accelerator arch /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl15 1606330021
AR zestsc1_sram arch /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl11 1606330017
EN zestsc1_host NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl08 1606330014
EN zestsc1_sram NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl10 1606330016
EN upsample1to64 NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl00 1606330006
AR upsample1to64 behavioral /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl01 1606330007
AR taste arch /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl17 1606330023
AR upsample3_64 behavioral /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl03 1606330009
EN taste NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl16 1606330022
EN accelerator NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl14 1606330020
EN zestsc1_interfaces NULL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl12 1606330018
