
AVRASM ver. 2.2.7  D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm Tue Jan 22 01:09:26 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\Atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(53): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Delays.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(55): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Macros.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(57): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Temperature.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(197): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Init.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(199): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Interupts.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(201): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Menu.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(203): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Display.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(205): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Constants.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\Atmel\ATmega_DFP\1.3.300\avrasm\inc\m328pdef.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(53): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Delays.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(55): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Macros.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(57): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Temperature.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(197): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Init.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(199): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Interupts.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(201): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Menu.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(203): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Display.inc'
D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\main.asm(205): Including file 'D:\Vit\Documents\Arduino projects\Arduino1\Arduino1\Constants.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Arduino1.asm
                                 ;
                                 ; Created: 05.01.2019 20:02:43
                                 ; Author : Vit
                                 ;
                                 
                                 
                                 ; Replace with your application code
                                 
                                 	.def temp = R16
                                 	.def common = R17
                                 	.def sys = R18
                                 
                                 	.def digit0 = r19
                                 	.def digit1 = r20
                                 	.def twoPoints = r21
                                 	.def inMacro = r22
                                 	.def timerH = r23
                                 	.def timerL = r24
                                 	.def halfSecond = r25
                                 
                                 ;=================================================================
                                 .dseg
                                 // Values of 4 digits in indicator
                                 //Digit_display:		.byte 4
000100                           blink:				.byte 1
000101                           buttons:			.byte 3
000104                           Seconds:			.byte 1
000105                           Minutes:			.byte 1
000106                           Hours:				.byte 1
000107                           LeftButton:			.byte 1
000108                           RightButton:		.byte 5
00010d                           CurrentRightButton: .byte 1
00010e                           Seconds5:			.byte 1
00010f                           TicTac:				.byte 1
000110                           DS:					.byte 1
000111                           Temperature:		.byte 2
000113                           SecondsTemperature:	.byte 1
                                 ;MainDisplay:		.byte 1
                                 ;=================================================================
                                 .cseg
000000 c05a                      .org 0 rjmp Reset
000002 940c 02b7                 .org 0x0002 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 02c8                 .org 0x0004 jmp EXT_INT1 ; IRQ1 Handler
                                 //.org 0x0006 jmp PCINT0 ; PCINT0 Handler
                                 //.org 0x0008 jmp PCINT1_INT ; PCINT1 Handler
                                 //.org 0x000A jmp PCINT2 ; PCINT2 Handler
00001a c2b4                      .org 0x001A rjmp TIM1_OVF
                                 
                                 .equ OneWire = 4 ; PortC bit = 4
                                 
                                 #include "Delays.inc"
                                 
                                  * Delays.inc
                                  *
                                  *  Created: 20.01.2019 12:22:21
                                  *   Author: Vit
                                  */ 
                                 
                                 ; Delay 8 000 cycles
                                 ; 1ms at 8.0 MHz
                                 Delay_1ms:
00001b e07b                          ldi  timerH, 11
00001c e683                          ldi  timerL, 99
00001d 958a                      L1: dec  timerL
00001e f7f1                          brne L1
00001f 957a                          dec  timerH
000020 f7e1                          brne L1
000021 9508                      	ret
                                 
                                 ; Delay 80 000 cycles
                                 ; 10ms at 8.0 MHz
                                 Delay_10ms:
000022 e678                          ldi  timerH, 104
000023 ee85                          ldi  timerL, 229
000024 958a                      L10: dec  timerL
000025 f7f1                          brne L10
000026 957a                          dec  timerH
000027 f7e1                          brne L10
000028 9508                      	ret
                                 
                                 ; Delay 240 000 cycles
                                 ; 15ms at 16.0 MHz
                                 Delay_15ms:
000029 e022                          ldi  r18, 2
00002a e338                          ldi  r19, 56
00002b ea4e                          ldi  r20, 174
00002c 954a                      L15: dec  r20
00002d f7f1                          brne L15
00002e 953a                          dec  r19
00002f f7e1                          brne L15
000030 952a                          dec  r18
000031 f7d1                          brne L15
000032 9508                      	ret
                                 
                                 
                                 ; Delay 800 000 cycles
                                 ; 50ms at 16.0 MHz
                                 Delay_50ms:
000033 e025                          ldi  r18, 5
000034 e03f                          ldi  r19, 15
000035 ef42                          ldi  r20, 242
000036 954a                      L50: dec  r20
000037 f7f1                          brne L50
000038 953a                          dec  r19
000039 f7e1                          brne L50
00003a 952a                          dec  r18
00003b f7d1                          brne L50
00003c 9508                      	ret
                                 
                                 ; Delay 1 040 000 cycles
                                 ; 65ms at 16.0 MHz
                                 Delay_65ms:
00003d e026                          ldi  r18, 6
00003e e437                          ldi  r19, 71
00003f ea41                          ldi  r20, 161
000040 954a                      L65: dec  r20
000041 f7f1                          brne L65
000042 953a                          dec  r19
000043 f7e1                          brne L65
000044 952a                          dec  r18
000045 f7d1                          brne L65
000046 9508                          ret
                                 
                                 
                                 ; Delay 1 600 000 cycles
                                 ; 100ms at 16.0 MHz
                                 Delay_100ms:
000047 e029                          ldi  r18, 9
000048 e13e                          ldi  r19, 30
000049 ee45                          ldi  r20, 229
00004a 954a                      L100: dec  r20
00004b f7f1                          brne L100
00004c 953a                          dec  r19
00004d f7e1                          brne L100
00004e 952a                          dec  r18
00004f f7d1                          brne L100
000050 9508                          ret
                                 
                                 ; Delay 7 680 000 cycles
                                 ; 480ms at 16.0 MHz
                                 Delay_480ms:
000051 e227                          ldi  r18, 39
000052 ef36                          ldi  r19, 246
000053 ee4c                          ldi  r20, 236
000054 954a                      L480: dec  r20
000055 f7f1                          brne L480
000056 953a                          dec  r19
000057 f7e1                          brne L480
000058 952a                          dec  r18
000059 f7d1                          brne L480
00005a 9508                      	ret
                                 
                                 #include "Macros.inc"
                                 
                                  * Macros.inc
                                  *
                                  *  Created: 20.01.2019 12:15:43
                                  *   Author: Vit
                                  */ 
                                 
                                 .macro SwapBitInRegister  ; Using T flag swap bit: @0 = Rd, @1 = bit index				
                                 				bst @0, @1 ; Store bit @1 of temp in T Flag
                                 				SBRC @0, @1
                                 				clt
                                 				SBRS @0, @1
                                 				set
                                 				bld @0, @1 ; Load T Flag into bit @1 of temp
                                 .endmacro
                                 
                                 /*.macro SwapBitInRegister  ; Using T flag swap bit: @0 = Rd, @1 = bit index				
                                 				bst @0, @1 ; Store bit @1 of temp in T Flag
                                 				SBRC @0, @1
                                 				clt
                                 				SBRS @0, @1
                                 				set
                                 				bld @0, @1 ; Load T Flag into bit @1 of temp
                                 .endmacro*/
                                 
                                 .macro TimerAddSecond
                                 lds temp, TicTac
                                 cpi temp, 0
                                 breq notictac
                                 
                                 lds temp, Seconds
                                 lds common, Minutes
                                 lds sys, Hours
                                 
                                 inc temp				; add 1 second
                                 
                                 cpi temp, 60
                                 brne update_second
                                 eor temp, temp			; if not equal
                                 inc common				; add 1 minute
                                 
                                 update_second:
                                 sts Seconds, temp
                                 
                                 cpi common, 60
                                 brne update_minute
                                 eor common, common
                                 inc sys
                                 
                                 update_minute:
                                 sts Minutes, common
                                 
                                 cpi sys, 24
                                 brne update_hour
                                 eor sys, sys
                                 
                                 update_hour:
                                 sts Hours, sys
                                 
                                 notictac:
                                 .endmacro
                                 
                                 .macro GradeNumber // @0 - data_segment (Second), @1 - low_digit, @2 - high_digit data_segment
                                 lds temp, @0
                                 ldi sys, 10
                                 eor timerH, timerH
                                 eor timerL, timerL
                                 loop_divide:
                                 mov timerL, temp
                                 sbc temp, sys
                                 brcs secondigit
                                 inc timerH
                                 rjmp loop_divide
                                 secondigit:
                                 mov @1, timerH
                                 mov @2, timerL
                                 .endmacro
                                 
                                 .macro Get_constant // @0 register - number, @1 digits - display number address
                                 ldi ZH,High(@1<<1)
                                 ldi ZL,Low(@1<<1)   ; 
                                 
                                 mov inMacro, @0
                                 
                                 add ZL, inMacro            ; 0-  
                                 ldi inMacro, 0 
                                 adc ZH, inMacro
                                 
                                 lpm @0, Z                    ; 
                                 .endmacro
                                 
                                 .macro ComposeTemperature			; @0 - LS BYTE, @1 - MS BYTE, 1111 - are left, return @0 - temperature, @1 - sign
                                 	andi @0, 0b11110000
                                 	andi @1, 0b00001111
                                 	or @0, @1
                                 	eor @1, @1
                                 	sbrc @0, 7
                                 	rjmp negative
                                 	rjmp notnegative
                                 	negative:
                                 	cbr @0, 7
                                 	sbr @1, 0
                                 	notnegative:
                                 .endmacro
                                 
                                 #include "Temperature.inc"
                                 
                                  * Temperature.inc
                                  *
                                  *  Created: 20.01.2019 16:10:29
                                  *   Author: Vit
                                  */ 
                                 ;==============================================
                                 
                                 .macro OneWireReset
                                 	; 1-wire				
                                 				sbi	DDRC, OneWire
                                 				sbi	PORTC, OneWire
                                 				rcall Delay_10ms
                                 
                                 				cbi	PORTC, OneWire	; out 0
                                 				rcall Delay_480ms
                                 
                                 				cbi	DDRC, OneWire	; in
                                 				rcall Delay_50ms
                                 				; presence
                                 
                                 				sbic PINC, OneWire	; if 0
                                 				rjmp noDS
                                 				; DS exists
                                 				/*rcall Delay_100ms
                                 				rcall Delay_100ms
                                 				rcall Delay_100ms*/
                                 				ldi temp, 1
                                 				sts DS, temp
                                 				rjmp skipNoDS
                                 
                                 				noDS: ; DS not exists
                                 				ldi temp, 0
                                 				sts DS, temp
                                 
                                 				skipNoDS:
                                 .endm
                                 
                                 .macro WriteBit ; @0 - register, @1 - bit index
                                 	sbi	DDRC, OneWire
                                 	cbi	PORTC, OneWire
                                 	rcall Delay_1ms
                                 	;rcall Delay_1ms
                                 
                                 	sbrc @0, @1
                                 	cbi	DDRC, OneWire ; bit = 1
                                 	sbrs @0, @1
                                 	nop ;cbi	PORTC, OneWire bit = 0
                                 
                                 	rcall Delay_65ms
                                 .endm
                                 
                                 .macro OneWireWrite ; @0 - register
                                 	WriteBit @0, 0
                                 	WriteBit @0, 1
                                 	WriteBit @0, 2
                                 	WriteBit @0, 3
                                 	WriteBit @0, 4
                                 	WriteBit @0, 5
                                 	WriteBit @0, 6
                                 	WriteBit @0, 7
                                 .endm
                                 
                                 .macro ReadBit
                                 	sbi	DDRC, OneWire
                                 	cbi	PORTC, OneWire
                                 	rcall Delay_1ms
                                 	rcall Delay_1ms
                                 
                                 	cbi	DDRC, OneWire	; out 0
                                 	; delay 15 mc
                                 	rcall Delay_15ms
                                 
                                 	/*sbic PINC, OneWire
                                 	sbr	@0, @1
                                 	sbis PINC, OneWire
                                 	cbr	@0, @1*/
                                 
                                 	sbic PC4, OneWire
                                 	sbr	@0, @1
                                 	sbis PC4, OneWire
                                 	cbr	@0, @1
                                 
                                 	rcall Delay_50ms
                                 .endm
                                 
                                 .macro OneWireRead
                                 	ReadBit @0, 0
                                 	ReadBit @0, 1
                                 	ReadBit @0, 2
                                 	ReadBit @0, 3
                                 	ReadBit @0, 4
                                 	ReadBit @0, 5
                                 	ReadBit @0, 6
                                 	ReadBit @0, 7
                                 .endm
                                 
                                 Reset: // 
00005b e008                      				ldi temp, high(RAMEND) //  
00005c bf0e                      				out sph, temp
00005d ef0f                      				ldi temp, low(RAMEND)
00005e bf0d                      				out spl, temp  
00005f 94f8                      				cli
                                 
000060 2700                      				eor temp, temp
000061 9300 0107                 				sts LeftButton, temp
000063 9300 0108                 				sts RightButton, temp
                                 				;sts MainDisplay, temp
                                 				;ldi temp, 1
000065 9300 0109                 				sts RightButton + 1, temp
000067 9300 010a                 				sts RightButton + 2, temp
000069 9300 010b                 				sts RightButton + 3, temp
00006b 9300 010d                 				sts CurrentRightButton, temp
00006d e002                      				ldi temp, 2
00006e 9300 010e                 				sts Seconds5, temp
000070 e00a                      				ldi temp, 10
000071 9300 0113                 				sts SecondsTemperature, temp
000073 e205                      				ldi temp, 37
000074 9300 0111                 				sts Temperature, temp
                                 
000076 e000                      				ldi temp, 0
000077 9300 0104                 				sts Seconds, temp
000079 9300 0105                 				sts Minutes, temp
00007b 9300 0106                 				sts Hours, temp
                                 				
00007d d224                      				rcall Init_TIMER1
00007e d22b                      				rcall Init_PORTS
00007f d231                      				rcall Init_Ext_Interups
                                 				
000080 2799                      				eor halfSecond, halfSecond
                                 				
000081 d01b                      				rcall Timer_restart
000082 9478                      				sei
                                 ;*********************************************************
                                 ;MAIN 0x00D
                                 ;*********************************************************
                                 Main:   
                                 
000083 9100 010e                 				lds temp, Seconds5
000085 3000                      				cpi temp, 0
000086 f011                      				breq showOthers
000087 d34b                      				rcall DisplayMenu
000088 c013                      				rjmp EndMain
                                 
                                 				showOthers:
000089 9100 0108                 				lds temp, RightButton
                                 				;============================
00008b 3000                      				cpi temp, 0
00008c f419                      				brne mainD1
                                 				; display show time
00008d d2ee                      				rcall DisplayTwoPoints
00008e d38b                      				rcall Display
00008f c00c                      				rjmp EndMain
                                 
                                 				mainD1:
000090 3001                      				cpi temp, 1
000091 f419                      				brne mainD2
                                 				; display show time
000092 d2e9                      				rcall DisplayTwoPoints
000093 d386                      				rcall Display
000094 c007                      				rjmp EndMain
                                 
                                 				mainD2:
000095 3002                      				cpi temp, 2
000096 f409                      				brne mainD3
                                 				; turn off display
000097 f021                      				breq EndMain
                                 
                                 				mainD3:
000098 3003                      				cpi temp, 3
000099 f411                      				brne EndMain
                                 				; display show temperature
                                 				/*lds temp, SecondsTemperature
                                 				cpi temp, 0
                                 				breq showTemperature*/
00009a d2ed                      				rcall DisplayTemperature
00009b c000                      				rjmp EndMain
                                 				
                                 				;rjmp EndMain
                                 EndMain: ;================================================
00009c cfe6                      				rjmp Main
                                 
                                 ;*********************************************************
                                 Timer_restart:			; 0.5 sec 
00009d e805                      				ldi temp, $85
00009e 9300 0085                 				sts TCNT1H, temp
0000a0 ee0e                      				ldi temp, $EE
0000a1 9300 0084                 				sts TCNT1L, temp	
0000a3 9508                      				ret
                                 ;========================
                                 GetTemperature0:
0000a4 9a3c
0000a5 9a44
0000a6 df7b
0000a7 9844
0000a8 dfa8
0000a9 983c
0000aa df88
0000ab 9934
0000ac c004
0000ad e001
0000ae 9300 0110
0000b0 c003
0000b1 e000
0000b2 9300 0110                 				OneWireReset
0000b4 9100 0110                 				lds temp, DS
0000b6 3001                      				cpi temp, 1
0000b7 f009                      				breq yesDS0
0000b8 c083                      				rjmp NoDS0
                                 				; DS
                                 				yesDS0:
                                 
0000b9 ec1c                      				ldi common, $CC
0000ba 9a3c
0000bb 9844
0000bc df5e
0000bd fd10
0000be 983c
0000bf ff10
0000c0 0000
0000c1 df7b
0000c2 9a3c
0000c3 9844
0000c4 df56
0000c5 fd11
0000c6 983c
0000c7 ff11
0000c8 0000
0000c9 df73
0000ca 9a3c
0000cb 9844
0000cc df4e
0000cd fd12
0000ce 983c
0000cf ff12
0000d0 0000
0000d1 df6b
0000d2 9a3c
0000d3 9844
0000d4 df46
0000d5 fd13
0000d6 983c
0000d7 ff13
0000d8 0000
0000d9 df63
0000da 9a3c
0000db 9844
0000dc df3e
0000dd fd14
0000de 983c
0000df ff14
0000e0 0000
0000e1 df5b
0000e2 9a3c
0000e3 9844
0000e4 df36
0000e5 fd15
0000e6 983c
0000e7 ff15
0000e8 0000
0000e9 df53
0000ea 9a3c
0000eb 9844
0000ec df2e
0000ed fd16
0000ee 983c
0000ef ff16
0000f0 0000
0000f1 df4b
0000f2 9a3c
0000f3 9844
0000f4 df26
0000f5 fd17
0000f6 983c
0000f7 ff17
0000f8 0000
0000f9 df43                      				OneWireWrite common
0000fa e414                      				ldi common, $44
0000fb 9a3c
0000fc 9844
0000fd df1d
0000fe fd10
0000ff 983c
000100 ff10
000101 0000
000102 df3a
000103 9a3c
000104 9844
000105 df15
000106 fd11
000107 983c
000108 ff11
000109 0000
00010a df32
00010b 9a3c
00010c 9844
00010d df0d
00010e fd12
00010f 983c
000110 ff12
000111 0000
000112 df2a
000113 9a3c
000114 9844
000115 df05
000116 fd13
000117 983c
000118 ff13
000119 0000
00011a df22
00011b 9a3c
00011c 9844
00011d defd
00011e fd14
00011f 983c
000120 ff14
000121 0000
000122 df1a
000123 9a3c
000124 9844
000125 def5
000126 fd15
000127 983c
000128 ff15
000129 0000
00012a df12
00012b 9a3c
00012c 9844
00012d deed
00012e fd16
00012f 983c
000130 ff16
000131 0000
000132 df0a
000133 9a3c
000134 9844
000135 dee5
000136 fd17
000137 983c
000138 ff17
000139 0000
00013a df02                      				OneWireWrite common
00013b df15                      				rcall Delay_480ms
                                 				; NoDS
                                 				NoDS0:
00013c 9508                      				ret
                                 
                                 GetTemperature1:
00013d 9a3c
00013e 9a44
00013f dee2
000140 9844
000141 df0f
000142 983c
000143 deef
000144 9934
000145 c004
000146 e001
000147 9300 0110
000149 c003
00014a e000
00014b 9300 0110                 				OneWireReset
00014d 9100 0110                 				lds temp, DS
00014f 3001                      				cpi temp, 1
000150 f009                      				breq yesDS1
000151 c14f                      				rjmp NoDS1
                                 				; DS
                                 				yesDS1:
                                 
000152 ec1c                      				ldi common, $CC
000153 9a3c
000154 9844
000155 dec5
000156 fd10
000157 983c
000158 ff10
000159 0000
00015a dee2
00015b 9a3c
00015c 9844
00015d debd
00015e fd11
00015f 983c
000160 ff11
000161 0000
000162 deda
000163 9a3c
000164 9844
000165 deb5
000166 fd12
000167 983c
000168 ff12
000169 0000
00016a ded2
00016b 9a3c
00016c 9844
00016d dead
00016e fd13
00016f 983c
000170 ff13
000171 0000
000172 deca
000173 9a3c
000174 9844
000175 dea5
000176 fd14
000177 983c
000178 ff14
000179 0000
00017a dec2
00017b 9a3c
00017c 9844
00017d de9d
00017e fd15
00017f 983c
000180 ff15
000181 0000
000182 deba
000183 9a3c
000184 9844
000185 de95
000186 fd16
000187 983c
000188 ff16
000189 0000
00018a deb2
00018b 9a3c
00018c 9844
00018d de8d
00018e fd17
00018f 983c
000190 ff17
000191 0000
000192 deaa                      				OneWireWrite common
000193 eb1e                      				ldi common, $BE
000194 9a3c
000195 9844
000196 de84
000197 fd10
000198 983c
000199 ff10
00019a 0000
00019b dea1
00019c 9a3c
00019d 9844
00019e de7c
00019f fd11
0001a0 983c
0001a1 ff11
0001a2 0000
0001a3 de99
0001a4 9a3c
0001a5 9844
0001a6 de74
0001a7 fd12
0001a8 983c
0001a9 ff12
0001aa 0000
0001ab de91
0001ac 9a3c
0001ad 9844
0001ae de6c
0001af fd13
0001b0 983c
0001b1 ff13
0001b2 0000
0001b3 de89
0001b4 9a3c
0001b5 9844
0001b6 de64
0001b7 fd14
0001b8 983c
0001b9 ff14
0001ba 0000
0001bb de81
0001bc 9a3c
0001bd 9844
0001be de5c
0001bf fd15
0001c0 983c
0001c1 ff15
0001c2 0000
0001c3 de79
0001c4 9a3c
0001c5 9844
0001c6 de54
0001c7 fd16
0001c8 983c
0001c9 ff16
0001ca 0000
0001cb de71
0001cc 9a3c
0001cd 9844
0001ce de4c
0001cf fd17
0001d0 983c
0001d1 ff17
0001d2 0000
0001d3 de69                      				OneWireWrite common
                                 
0001d4 9a3c
0001d5 9844
0001d6 de44
0001d7 de43
0001d8 983c
0001d9 de4f
0001da 9924
0001db 6010
0001dc 9b24
0001dd 7f1f
0001de de54
0001df 9a3c
0001e0 9844
0001e1 de39
0001e2 de38
0001e3 983c
0001e4 de44
0001e5 9924
0001e6 6011
0001e7 9b24
0001e8 7f1e
0001e9 de49
0001ea 9a3c
0001eb 9844
0001ec de2e
0001ed de2d
0001ee 983c
0001ef de39
0001f0 9924
0001f1 6012
0001f2 9b24
0001f3 7f1d
0001f4 de3e
0001f5 9a3c
0001f6 9844
0001f7 de23
0001f8 de22
0001f9 983c
0001fa de2e
0001fb 9924
0001fc 6013
0001fd 9b24
0001fe 7f1c
0001ff de33
000200 9a3c
000201 9844
000202 de18
000203 de17
000204 983c
000205 de23
000206 9924
000207 6014
000208 9b24
000209 7f1b
00020a de28
00020b 9a3c
00020c 9844
00020d de0d
00020e de0c
00020f 983c
000210 de18
000211 9924
000212 6015
000213 9b24
000214 7f1a
000215 de1d
000216 9a3c
000217 9844
000218 de02
000219 de01
00021a 983c
00021b de0d
00021c 9924
00021d 6016
00021e 9b24
00021f 7f19
000220 de12
000221 9a3c
000222 9844
000223 ddf7
000224 ddf6
000225 983c
000226 de02
000227 9924
000228 6017
000229 9b24
00022a 7f18
00022b de07                      				OneWireRead common
00022c 9a3c
00022d 9844
00022e ddec
00022f ddeb
000230 983c
000231 ddf7
000232 9924
000233 6020
000234 9b24
000235 7f2f
000236 ddfc
000237 9a3c
000238 9844
000239 dde1
00023a dde0
00023b 983c
00023c ddec
00023d 9924
00023e 6021
00023f 9b24
000240 7f2e
000241 ddf1
000242 9a3c
000243 9844
000244 ddd6
000245 ddd5
000246 983c
000247 dde1
000248 9924
000249 6022
00024a 9b24
00024b 7f2d
00024c dde6
00024d 9a3c
00024e 9844
00024f ddcb
000250 ddca
000251 983c
000252 ddd6
000253 9924
000254 6023
000255 9b24
000256 7f2c
000257 dddb
000258 9a3c
000259 9844
00025a ddc0
00025b ddbf
00025c 983c
00025d ddcb
00025e 9924
00025f 6024
000260 9b24
000261 7f2b
000262 ddd0
000263 9a3c
000264 9844
000265 ddb5
000266 ddb4
000267 983c
000268 ddc0
000269 9924
00026a 6025
00026b 9b24
00026c 7f2a
00026d ddc5
00026e 9a3c
00026f 9844
000270 ddaa
000271 dda9
000272 983c
000273 ddb5
000274 9924
000275 6026
000276 9b24
000277 7f29
000278 ddba
000279 9a3c
00027a 9844
00027b dd9f
00027c dd9e
00027d 983c
00027e ddaa
00027f 9924
000280 6027
000281 9b24
000282 7f28
000283 ddaf                      				OneWireRead sys
                                 
000284 7f10
000285 702f
000286 2b12
000287 2722
000288 fd17
000289 c001
00028a c002
00028b 7f18
00028c 6020                      				ComposeTemperature common, sys
00028d 9310 0111                 				sts Temperature, common
00028f 9320 0112                 				sts Temperature + 1, sys
                                 
000291 9a3c
000292 9a44
000293 dd8e
000294 9844
000295 ddbb
000296 983c
000297 dd9b
000298 9934
000299 c004
00029a e001
00029b 9300 0110
00029d c003
00029e e000
00029f 9300 0110                 				OneWireReset
                                 
                                 				; NoDS
                                 				NoDS1:
0002a1 9508                      				ret
                                 ;=========================================================
                                 #include "Init.inc"
                                 
                                  * Init.inc
                                  *
                                  *  Created: 20.01.2019 12:13:39
                                  *   Author: Vit
                                  */ 
                                 
                                  Init_TIMER1:
0002a2 e004                      				ldi temp, 0b00000100
0002a3 9300 0081                 				sts TCCR1B, temp
0002a5 e001                      				ldi temp, 0b00000001
0002a6 9300 006f                 				sts TIMSK1, temp
0002a8 ddf4                      				rcall Timer_restart
0002a9 9508                      				ret
                                 
                                 Init_PORTS:
0002aa e30f                      				ldi temp, 0b00111111
0002ab b904                      				out DDRB, temp
0002ac ef03                      				ldi temp, 0b11110011	; bits 2 and 3 buttons input
0002ad b90a                      				out DDRD, temp
0002ae e30f                      				ldi temp, 0b00111111
0002af b907                      				out DDRC, temp
0002b0 9508                      				ret
                                 
                                 Init_Ext_Interups:
                                 				/*ldi temp, 0b00000010
                                 				sts PCICR, temp
                                 				ldi temp, 0b00111000
                                 				sts PCMSK1, temp*/
0002b1 e00a                      				ldi temp, 0b00001010
0002b2 9300 0069                 				sts EICRA, temp
0002b4 e003                      				ldi temp, 0b00000011
0002b5 bb0d                      				out EIMSK, temp
0002b6 9508                      				ret
                                 
                                 #include "Interupts.inc"
                                 
                                  * Interupts.inc
                                  *
                                  *  Created: 20.01.2019 12:05:40
                                  *   Author: Vit
                                  */ 
                                 
                                 EXT_INT0:
0002b7 94f8                      cli
0002b8 9120 0107                 lds sys, LeftButton
0002ba 9523                      inc sys
0002bb 3025                      cpi sys, 5
0002bc f409                      brne exitInt0
0002bd 2722                      eor sys, sys
                                 
                                 exitInt0:
0002be 9320 0107                 sts LeftButton, sys 
0002c0 e000                      ldi temp, 0
0002c1 9300 010d                 sts CurrentRightButton, temp
                                 ; event
0002c3 e022                      ldi sys, 2
0002c4 9320 010e                 sts Seconds5, sys
0002c6 9478                      sei
0002c7 9518                      reti
                                 
                                 ;=====================================================
                                 EXT_INT1:
0002c8 94f8                      cli
0002c9 d03d                      rcall MenuL
                                 ; event
0002ca e022                      ldi sys, 2
0002cb 9320 010e                 sts Seconds5, sys
0002cd 9478                      sei
0002ce 9518                      reti
                                 
                                 ;=====================================================
                                 TIM1_OVF:		; 0.5 second
0002cf 94f8                      				cli
0002d0 fb50
0002d1 fd50
0002d2 94e8
0002d3 ff50
0002d4 9468
0002d5 f950                      				SwapBitInRegister twoPoints, 0
0002d6 9593                      				inc halfSecond
0002d7 3092                      				cpi halfSecond, 2
0002d8 f521                      				brne Continue
                                 				; ========== 1 sec ============
0002d9 9100 010f
0002db 3000
0002dc f0c1
0002dd 9100 0104
0002df 9110 0105
0002e1 9120 0106
0002e3 9503
0002e4 330c
0002e5 f411
0002e6 2700
0002e7 9513
0002e8 9300 0104
0002ea 331c
0002eb f411
0002ec 2711
0002ed 9523
0002ee 9310 0105
0002f0 3128
0002f1 f409
0002f2 2722
0002f3 9320 0106                 				TimerAddSecond
0002f5 2799                      				eor halfSecond, halfSecond
                                 
                                 				; display menu
0002f6 9100 010e                 				lds temp, Seconds5
0002f8 3000                      				cpi temp, 0
0002f9 f019                      				breq Continue
0002fa 950a                      				dec temp
0002fb 9300 010e                 				sts Seconds5, temp
                                 
                                 				Continue:
                                 				; get temperature
0002fd 9100 0113                 				lds temp, SecondsTemperature
0002ff 3000                      				cpi temp, 0
000300 f019                      				breq getT
000301 950a                      				dec temp
000302 9300 0113                 				sts SecondsTemperature, temp
                                 
                                 				getT:
                                 
                                 				; =============================
000304 dd98                      				rcall Timer_restart
000305 9478                      				sei
000306 9518                      				reti
                                 
                                 
                                 #include "Menu.inc"
                                 
                                  * Menu.inc
                                  *
                                  *  Created: 20.01.2019 11:58:43
                                  *   Author: Vit
                                  */ 
                                 
                                  ;========================
                                 MenuL:
000307 9120 0107                 lds sys, LeftButton
                                 
000309 3020                      cpi sys, 0
00030a f479                      brne menu1
                                 ; 0 display h:m, m:s, temperature, turn off display
00030b 9110 0108                 lds common, RightButton + 0
00030d 9513                      inc common
00030e 9310 0108                 sts RightButton + 0, common
000310 9310 010d                 sts CurrentRightButton, common
000312 3014                      cpi common, 4
000313 f429                      brne exitMenu0
000314 2711                      eor common, common
000315 9310 0108                 sts RightButton + 0, common
000317 9310 010d                 sts CurrentRightButton, common
                                 
                                 exitMenu0:
000319 c060                      rjmp exitMenu
                                 
                                 menu1:
00031a 3021                      cpi sys, 1
00031b f4c1                      brne menu2
                                 ; 1 stop/start waytch
00031c 9110 0109                 lds common, RightButton + 1
00031e 9513                      inc common
00031f 9310 0109                 sts RightButton + 1, common
000321 9310 010d                 sts CurrentRightButton, common
000323 3012                      cpi common, 2
000324 f429                      brne exitMenu1
000325 2711                      eor common, common
000326 9310 0109                 sts RightButton + 1, common
000328 9310 010d                 sts CurrentRightButton, common
                                 
                                 exitMenu1:
00032a 3010                      cpi common, 0
00032b f421                      brne turnOnClock
                                 ; stop clock
00032c e000                      ldi temp, 0
00032d 9300 010f                 sts TicTac, temp
00032f c04a                      rjmp exitMenu
                                 turnOnClock: ; continue clock
000330 e001                      ldi temp, 1
000331 9300 010f                 sts TicTac, temp
000333 c046                      rjmp exitMenu
                                 
                                 menu2:
000334 3022                      cpi sys, 2
000335 f481                      brne menu3
                                 ; 2 assign hours
000336 e010                      ldi common, 0
000337 9310 010d                 sts CurrentRightButton, common
000339 9310 010a                 sts RightButton + 2, common
00033b 9110 0106                 lds common, Hours
00033d 9513                      inc common
00033e 9310 0106                 sts Hours, common
000340 3118                      cpi common, 24
000341 f409                      brne exitMenu2
000342 2711                      eor common, common
                                 
                                 exitMenu2:
000343 9310 0106                 sts Hours, common
000345 c034                      rjmp exitMenu
                                 
                                 menu3:
000346 3023                      cpi sys, 3
000347 f471                      brne menu4
                                 ; 3 assign minutes
000348 e010                      ldi common, 0
000349 9310 010d                 sts CurrentRightButton, common
00034b 9310 010b                 sts RightButton + 3, common
00034d 9110 0105                 lds common, Minutes
00034f 9513                      inc common
000350 331c                      cpi common, 60
000351 f409                      brne exitMenu3
000352 2711                      eor common, common
                                 
                                 exitMenu3:
000353 9310 0105                 sts Minutes, common
000355 c024                      rjmp exitMenu
                                 
                                 menu4:
000356 3024                      cpi sys, 4
000357 f511                      brne menu5
                                 ; 4 show temperature
000358 9110 010c                 lds common, RightButton + 4
00035a 9513                      inc common
00035b 9310 010c                 sts RightButton + 4, common
00035d 9310 010d                 sts CurrentRightButton, common
00035f 3012                      cpi common, 2
000360 f429                      brne exitMenu4
000361 2711                      eor common, common
000362 9310 010c                 sts RightButton + 4, common
000364 9310 010d                 sts CurrentRightButton, common
                                 
                                 exitMenu4:
000366 dd3d                      rcall GetTemperature0
000367 ddd5                      rcall GetTemperature1
000368 9130 0111                 lds digit0, Temperature
00036a 9140 0112                 lds digit1, Temperature + 1
00036c 7f30
00036d 704f
00036e 2b34
00036f 2744
000370 fd37
000371 c001
000372 c002
000373 7f38
000374 6040                      ComposeTemperature digit0, digit1
000375 9330 0111                 sts Temperature, digit0
000377 9340 0112                 sts Temperature + 1, digit1
000379 c000                      rjmp exitMenu
                                 
                                 menu5:
                                 exitMenu:
00037a 9508                      ret
                                 
                                 ;========================
                                 
                                 #include "Display.inc"
                                 
                                  * Display.inc
                                  *
                                  *  Created: 20.01.2019 12:09:39
                                  *   Author: Vit
                                  */ 
                                 
                                 ;*********************************************************
                                 Display_test:
                                 				/*ldi common, 0b00100000		; cathode
                                 				out PortB, common     
                                 				rcall Delay_1ms */
00037b 9508                      				ret
                                 ;*********************************************************
                                 
                                  ;==========================================================
                                 DisplayTwoPoints:
00037c ff50                      				SBRS twoPoints, 0
00037d c005                      				rjmp NoBlink	
                                 					
                                 				; two dots
00037e e210                      				ldi common, 0b00100000		
00037f b918                      				out PortC, common
000380 e010                      				ldi common, 0b00000000		
000381 b91b                      				out PortD, common
000382 dc98                      				rcall Delay_1ms
                                 
                                 				NoBlink:
000383 e010                      				ldi common, 0b00000000		
000384 b918                      				out PortC, common
000385 e010                      				ldi common, 0b00000000		
000386 b91b                      				out PortD, common
                                 
000387 9508                      				ret
                                 
                                 ;*********************************************
                                 DisplayTemperature:
000388 2733                      				eor digit0, digit0
000389 2744                      				eor digit1, digit1
                                 				;GradeNumber Temperature + 1, digit0, digit1
00038a 9100 0112                 				lds temp, Temperature + 1
00038c ff00                      				sbrs temp, 0
00038d c007                      				rjmp nosign
                                 				; display sign
00038e e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
                                 				/*mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common*/
00038f e820                      				ldi sys, 0b10000000
000390 2b21                      				or sys, common
000391 b92b                      				out PortD, sys
                                 				/*mov temp, digit0
                                 				Get_constant temp, digits*/
000392 e000                      				ldi temp, 0b00000000
000393 b905                      				out PortB, temp
000394 dc86                      				rcall Delay_1ms
                                 
                                 				nosign:
                                 				; temperature
                                 
                                 				;ldi common, 0b10000000		
                                 				;out PortD, common	
                                 				/*mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common*/
000395 e020                      				ldi sys, 0b00000000
000396 b92b                      				out PortD, sys
                                 				;mov temp, digit0
                                 				;Get_constant temp, digits
000397 e000                      				ldi temp, 0b00000000
000398 b905                      				out PortB, temp
000399 dc81                      				rcall Delay_1ms
                                 
                                 
00039a 2733                      				eor digit0, digit0
00039b 2744                      				eor digit1, digit1
00039c 9100 0111
00039e e02a
00039f 2777
0003a0 2788
0003a1 2f80
0003a2 0b02
0003a3 f010
0003a4 9573
0003a5 cffb
0003a6 2f37
0003a7 2f48                      				GradeNumber Temperature, digit0, digit1
                                 
0003a8 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
0003a9 2f23                      				mov sys, digit0
0003aa e0fa
0003ab e0ec
0003ac 2f62
0003ad 0fe6
0003ae e060
0003af 1ff6
0003b0 9124                      				Get_constant sys, digitsG
0003b1 2b21                      				or sys, common
0003b2 b92b                      				out PortD, sys
0003b3 2f03                      				mov temp, digit0
0003b4 e0fa
0003b5 e1e6
0003b6 2f60
0003b7 0fe6
0003b8 e060
0003b9 1ff6
0003ba 9104                      				Get_constant temp, digits
0003bb b905                      				out PortB, temp      
0003bc dc5e                      				rcall Delay_1ms
                                 
0003bd e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
0003be 2f24                      				mov sys, digit1
0003bf e0fa
0003c0 e0ec
0003c1 2f62
0003c2 0fe6
0003c3 e060
0003c4 1ff6
0003c5 9124                      				Get_constant sys, digitsG
0003c6 2b21                      				or sys, common
0003c7 b92b                      				out PortD, sys
0003c8 2f04                      				mov temp, digit1
0003c9 e0fa
0003ca e1e6
0003cb 2f60
0003cc 0fe6
0003cd e060
0003ce 1ff6
0003cf 9104                      				Get_constant temp, digits
0003d0 b905                      				out PortB, temp
0003d1 dc49                      				rcall Delay_1ms
                                 
0003d2 9508                      				ret
                                 ;****************************************************************
                                 DisplayMenu:
0003d3 2733                      				eor digit0, digit0
0003d4 2744                      				eor digit1, digit1
0003d5 9100 0107
0003d7 e02a
0003d8 2777
0003d9 2788
0003da 2f80
0003db 0b02
0003dc f010
0003dd 9573
0003de cffb
0003df 2f37
0003e0 2f48                      				GradeNumber LeftButton, digit0, digit1 
                                 
                                 				/*ldi common, 0b10000000		
                                 				out PortD, common	
                                 				mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common
                                 				out PortD, sys
                                 				mov temp, digit0
                                 				Get_constant temp, digits
                                 				out PortB, temp
                                 				rcall Delay_1ms*/
                                 
0003e1 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
0003e2 2f24                      				mov sys, digit1
0003e3 e0fa
0003e4 e0ec
0003e5 2f62
0003e6 0fe6
0003e7 e060
0003e8 1ff6
0003e9 9124                      				Get_constant sys, digitsG
0003ea 2b21                      				or sys, common
0003eb b92b                      				out PortD, sys
0003ec 2f04                      				mov temp, digit1
0003ed e0fa
0003ee e1e6
0003ef 2f60
0003f0 0fe6
0003f1 e060
0003f2 1ff6
0003f3 9104                      				Get_constant temp, digits
0003f4 b905                      				out PortB, temp      
0003f5 dc25                      				rcall Delay_1ms
                                 
0003f6 2733                      				eor digit0, digit0
0003f7 2744                      				eor digit1, digit1
0003f8 9100 010d
0003fa e02a
0003fb 2777
0003fc 2788
0003fd 2f80
0003fe 0b02
0003ff f010
000400 9573
000401 cffb
000402 2f37
000403 2f48                      				GradeNumber CurrentRightButton, digit0, digit1 
                                 
                                 				/*ldi common, 0b00100000		
                                 				out PortD, common	
                                 				mov sys, digit0
                                 				Get_constant sys, digitsG
                                 				or sys, common
                                 				out PortD, sys
                                 				mov temp, digit0
                                 				Get_constant temp, digits
                                 				out PortB, temp
                                 				rcall Delay_1ms*/				
                                 			      
000404 e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
000405 2f24                      				mov sys, digit1
000406 e0fa
000407 e0ec
000408 2f62
000409 0fe6
00040a e060
00040b 1ff6
00040c 9124                      				Get_constant sys, digitsG
00040d 2b21                      				or sys, common
00040e b92b                      				out PortD, sys
00040f 2f04                      				mov temp, digit1
000410 e0fa
000411 e1e6
000412 2f60
000413 0fe6
000414 e060
000415 1ff6
000416 9104                      				Get_constant temp, digits
000417 b905                      				out PortB, temp      
000418 dc02                      				rcall Delay_1ms
000419 9508                      ret
                                 
                                 Display:		
                                 				;============================================================
00041a 9100 0108                 				lds temp, RightButton 
00041c 3000                      				cpi temp, 0
00041d f009                      				breq showHours
                                 
00041e c071                      				rjmp showNext
                                 				showHours:
                                 				; Hours
00041f 2733                      				eor digit0, digit0
000420 2744                      				eor digit1, digit1
000421 9100 0106
000423 e02a
000424 2777
000425 2788
000426 2f80
000427 0b02
000428 f010
000429 9573
00042a cffb
00042b 2f37
00042c 2f48                      				GradeNumber Hours, digit0, digit1
                                 
00042d e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
00042e 2f23                      				mov sys, digit0
00042f e0fa
000430 e0ec
000431 2f62
000432 0fe6
000433 e060
000434 1ff6
000435 9124                      				Get_constant sys, digitsG
000436 2b21                      				or sys, common
000437 b92b                      				out PortD, sys
000438 2f03                      				mov temp, digit0
000439 e0fa
00043a e1e6
00043b 2f60
00043c 0fe6
00043d e060
00043e 1ff6
00043f 9104                      				Get_constant temp, digits
000440 b905                      				out PortB, temp
000441 dbd9                      				rcall Delay_1ms				
                                 			      
000442 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
000443 2f24                      				mov sys, digit1
000444 e0fa
000445 e0ec
000446 2f62
000447 0fe6
000448 e060
000449 1ff6
00044a 9124                      				Get_constant sys, digitsG
00044b 2b21                      				or sys, common
00044c b92b                      				out PortD, sys
00044d 2f04                      				mov temp, digit1
00044e e0fa
00044f e1e6
000450 2f60
000451 0fe6
000452 e060
000453 1ff6
000454 9104                      				Get_constant temp, digits
000455 b905                      				out PortB, temp      
000456 dbc4                      				rcall Delay_1ms
                                 
000457 2733                      				eor digit0, digit0
000458 2744                      				eor digit1, digit1
000459 9100 0105
00045b e02a
00045c 2777
00045d 2788
00045e 2f80
00045f 0b02
000460 f010
000461 9573
000462 cffb
000463 2f37
000464 2f48                      				GradeNumber Minutes, digit0, digit1  
                                 			    
000465 e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
000466 2f23                      				mov sys, digit0
000467 e0fa
000468 e0ec
000469 2f62
00046a 0fe6
00046b e060
00046c 1ff6
00046d 9124                      				Get_constant sys, digitsG
00046e 2b21                      				or sys, common
00046f b92b                      				out PortD, sys
000470 2f03                      				mov temp, digit0
000471 e0fa
000472 e1e6
000473 2f60
000474 0fe6
000475 e060
000476 1ff6
000477 9104                      				Get_constant temp, digits
000478 b905                      				out PortB, temp
000479 dba1                      				rcall Delay_1ms				
                                 			      
00047a e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
00047b 2f24                      				mov sys, digit1
00047c e0fa
00047d e0ec
00047e 2f62
00047f 0fe6
000480 e060
000481 1ff6
000482 9124                      				Get_constant sys, digitsG
000483 2b21                      				or sys, common
000484 b92b                      				out PortD, sys
000485 2f04                      				mov temp, digit1
000486 e0fa
000487 e1e6
000488 2f60
000489 0fe6
00048a e060
00048b 1ff6
00048c 9104                      				Get_constant temp, digits
00048d b905                      				out PortB, temp      
00048e db8c                      				rcall Delay_1ms   
                                 
00048f c075                      				rjmp endDisplayDigits
                                 
                                 				; Minutes
                                 				showNext:
000490 9100 0108                 				lds temp, RightButton 
000492 3001                      				cpi temp, 1
000493 f009                      				breq showMinutes
                                 
000494 c070                      				rjmp endDisplayDigits
                                 
                                 				showMinutes:
                                            
000495 2733                      				eor digit0, digit0
000496 2744                      				eor digit1, digit1
000497 9100 0105
000499 e02a
00049a 2777
00049b 2788
00049c 2f80
00049d 0b02
00049e f010
00049f 9573
0004a0 cffb
0004a1 2f37
0004a2 2f48                      				GradeNumber Minutes, digit0, digit1 
                                 
0004a3 e810                      				ldi common, 0b10000000		
                                 				;out PortD, common	
0004a4 2f23                      				mov sys, digit0
0004a5 e0fa
0004a6 e0ec
0004a7 2f62
0004a8 0fe6
0004a9 e060
0004aa 1ff6
0004ab 9124                      				Get_constant sys, digitsG
0004ac 2b21                      				or sys, common
0004ad b92b                      				out PortD, sys
0004ae 2f03                      				mov temp, digit0
0004af e0fa
0004b0 e1e6
0004b1 2f60
0004b2 0fe6
0004b3 e060
0004b4 1ff6
0004b5 9104                      				Get_constant temp, digits
0004b6 b905                      				out PortB, temp
0004b7 db63                      				rcall Delay_1ms				
                                 			      
0004b8 e410                      				ldi common, 0b01000000		
                                 				;out PortD, common
0004b9 2f24                      				mov sys, digit1
0004ba e0fa
0004bb e0ec
0004bc 2f62
0004bd 0fe6
0004be e060
0004bf 1ff6
0004c0 9124                      				Get_constant sys, digitsG
0004c1 2b21                      				or sys, common
0004c2 b92b                      				out PortD, sys
0004c3 2f04                      				mov temp, digit1
0004c4 e0fa
0004c5 e1e6
0004c6 2f60
0004c7 0fe6
0004c8 e060
0004c9 1ff6
0004ca 9104                      				Get_constant temp, digits
0004cb b905                      				out PortB, temp      
0004cc db4e                      				rcall Delay_1ms    			  
                                 			   
0004cd 2733                      				eor digit0, digit0
0004ce 2744                      				eor digit1, digit1
0004cf 9100 0104
0004d1 e02a
0004d2 2777
0004d3 2788
0004d4 2f80
0004d5 0b02
0004d6 f010
0004d7 9573
0004d8 cffb
0004d9 2f37
0004da 2f48                      				GradeNumber Seconds, digit0, digit1  
                                 			    
0004db e210                      				ldi common, 0b00100000		
                                 				;out PortD, common	
0004dc 2f23                      				mov sys, digit0
0004dd e0fa
0004de e0ec
0004df 2f62
0004e0 0fe6
0004e1 e060
0004e2 1ff6
0004e3 9124                      				Get_constant sys, digitsG
0004e4 2b21                      				or sys, common
0004e5 b92b                      				out PortD, sys
0004e6 2f03                      				mov temp, digit0
0004e7 e0fa
0004e8 e1e6
0004e9 2f60
0004ea 0fe6
0004eb e060
0004ec 1ff6
0004ed 9104                      				Get_constant temp, digits
0004ee b905                      				out PortB, temp
0004ef db2b                      				rcall Delay_1ms				
                                 			      
0004f0 e110                      				ldi common, 0b00010000		
                                 				;out PortD, common
0004f1 2f24                      				mov sys, digit1
0004f2 e0fa
0004f3 e0ec
0004f4 2f62
0004f5 0fe6
0004f6 e060
0004f7 1ff6
0004f8 9124                      				Get_constant sys, digitsG
0004f9 2b21                      				or sys, common
0004fa b92b                      				out PortD, sys
0004fb 2f04                      				mov temp, digit1
0004fc e0fa
0004fd e1e6
0004fe 2f60
0004ff 0fe6
000500 e060
000501 1ff6
000502 9104                      				Get_constant temp, digits
000503 b905                      				out PortB, temp      
000504 db16                      				rcall Delay_1ms   
                                 
                                 				endDisplayDigits:
                                 
000505 9508                      				ret
                                 
                                 
                                 ;*********************************************************
                                 
                                 #include "Constants.inc"
                                 
                                  * Constants.inc
                                  *
                                  *  Created: 20.01.2019 12:12:18
                                  *   Author: Vit
                                  */ 
                                 
                                  //digits: .db 0b00000010, 0b10011110, 0b00100100, 0b00001100, 0b10011000, 0b01001000, 0b01000000, 0b00011110, 0b00000000, 0b00001000	//anod
                                 //digits: .db 0b10111111, 0b10000110, 0b11011011, 0b11001111, 0b11100110, 0b11101101, 0b11111101, 0b10000111, 0b11111111, 0b11101111		//cathod
                                 //digits: .db 0b11000000, 0b111111001, 0b10100100, 0b10110000, 0b10011001, 0b10010010, 0b10000010, 0b11111000, 0b10000000, 0b10010000		// anod arduino
000506 0202
000507 0000
000508 0000
000509 0200
00050a 0000                      digitsG: .db 0b00000010, 0b00000010, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000010, 0b00000000, 0b00000000	; PD1
00050b 2700
00050c 0309
00050d 1226
00050e 0710
00050f 0200                      digits: .db 0b000000, 0b100111, 0b001001, 0b000011, 0b100110, 0b010010, 0b010000, 0b000111, 0b000000, 0b000010	; PB5-0


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  24 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 164 r17: 176 r18: 133 r19:  49 r20:  54 
r21:   5 r22:  96 r23:  32 r24:  32 r25:   6 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  48 r31:  48 
Registers used: 13 out of 35 (37.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  24 add   :  24 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   7 break :   0 breq  :   9 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  39 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   1 call  :   0 cbi   : 102 cbr   :  18 
clc   :   0 clh   :   0 cli   :   4 cln   :   0 clr   :   0 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  28 cpse  :   0 dec   :  21 eor   :  44 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  17 jmp   :   2 
ld    :   0 ldd   :   0 ldi   : 151 lds   :  29 lpm   :  48 lsl   :   0 
lsr   :   0 mov   :  69 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  32 or    :  15 ori   :   0 out   :  38 pop   :   0 
push  :   0 rcall : 168 ret   :  19 reti  :   3 rjmp  :  37 rol   :   0 
ror   :   0 sbc   :   7 sbci  :   0 sbi   :  54 sbic  :  19 sbis  :  16 
sbiw  :   0 sbr   :  18 sbrc  :  35 sbrs  :  35 sec   :   0 seh   :   0 
sei   :   4 sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  57 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 38 out of 113 (33.6%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a20   2530     20   2550   32768   7.8%
[.dseg] 0x000100 0x000114      0     20     20    2048   1.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
