Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c7548f8e474f455e94efec1eff57a7a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot matrix_dot_mul_tb_enh_behav xil_defaultlib.matrix_dot_mul_tb_enh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(k=5,n=32)\]
Compiling architecture structural of entity xil_defaultlib.MXM [\MXM(r=5,c=5,w=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture struct of entity xil_defaultlib.matrix_dot_mul [matrix_dot_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_dot_mul_tb_enh
Built simulation snapshot matrix_dot_mul_tb_enh_behav
