
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-init scripts/top.tcl -win 
Date:		Mon May 30 20:09:14 2022
Host:		EEX052 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (7cores*14cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 16.15 fill procedures
Sourcing file "scripts/top.tcl" ...
<CMD> set init_verilog ../syn/results/processor_new.mapped.v
<CMD> set init_mmmc_file scripts/mmc2.view
<CMD> set init_lef_file {/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=05/30 20:09:51, mem=509.8M)
#% End Load MMMC data ... (date=05/30 20:09:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=509.9M, current mem=509.9M)
rc_best rc_worst

Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...

Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Mon May 30 20:09:51 2022
viaInitial ends at Mon May 30 20:09:51 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from scripts/mmc2.view
Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=19.0M, fe_cpu=0.36min, fe_real=0.63min, fe_mem=797.8M) ***
#% Begin Load netlist data ... (date=05/30 20:09:52, mem=525.8M)
*** Begin netlist parsing (mem=797.8M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/results/processor_new.mapped.v'

*** Memory Usage v#1 (Current mem = 797.797M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=797.8M) ***
#% End Load netlist data ... (date=05/30 20:09:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=531.3M, current mem=531.3M)
Top level cell is processor.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell processor ...
*** Netlist is unique.
** info: there are 291 modules.
** info: there are 2989 stdCell insts.

*** Memory Usage v#1 (Current mem = 841.223M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: FreePDK45.
Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: FreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_slow
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
 
 Analysis View: analysis_fast
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/results/bkadder.mapped.sdc' ...
Current (total cpu=0:00:23.0, real=0:00:39.0, peak res=738.1M, current mem=738.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/results/bkadder.mapped.sdc, Line 8).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[31]' (File ../syn/results/bkadder.mapped.sdc, Line 9).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[31]' (File ../syn/results/bkadder.mapped.sdc, Line 9).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 9).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[30]' (File ../syn/results/bkadder.mapped.sdc, Line 10).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[30]' (File ../syn/results/bkadder.mapped.sdc, Line 10).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 10).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[29]' (File ../syn/results/bkadder.mapped.sdc, Line 11).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[29]' (File ../syn/results/bkadder.mapped.sdc, Line 11).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 11).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[28]' (File ../syn/results/bkadder.mapped.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[28]' (File ../syn/results/bkadder.mapped.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[27]' (File ../syn/results/bkadder.mapped.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[27]' (File ../syn/results/bkadder.mapped.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[26]' (File ../syn/results/bkadder.mapped.sdc, Line 14).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[26]' (File ../syn/results/bkadder.mapped.sdc, Line 14).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 14).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[25]' (File ../syn/results/bkadder.mapped.sdc, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[25]' (File ../syn/results/bkadder.mapped.sdc, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[24]' (File ../syn/results/bkadder.mapped.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[24]' (File ../syn/results/bkadder.mapped.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[23]' (File ../syn/results/bkadder.mapped.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[23]' (File ../syn/results/bkadder.mapped.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[22]' (File ../syn/results/bkadder.mapped.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'sum[22]' (File ../syn/results/bkadder.mapped.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports or nets' that match '' (File ../syn/results/bkadder.mapped.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[21]' (File ../syn/results/bkadder.mapped.sdc, Line 19).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../syn/results/bkadder.mapped.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[20]' (File ../syn/results/bkadder.mapped.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[19]' (File ../syn/results/bkadder.mapped.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[18]' (File ../syn/results/bkadder.mapped.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[17]' (File ../syn/results/bkadder.mapped.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[16]' (File ../syn/results/bkadder.mapped.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[15]' (File ../syn/results/bkadder.mapped.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[14]' (File ../syn/results/bkadder.mapped.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[13]' (File ../syn/results/bkadder.mapped.sdc, Line 27).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sum[12]' (File ../syn/results/bkadder.mapped.sdc, Line 28).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../syn/results/bkadder.mapped.sdc, Line 29).

**WARN: (TCLCMD-1142):	Virtual clock 'clk' is being created with no source objects. (File ../syn/results/bkadder.mapped.sdc, Line 42).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 46).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 47).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 48).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 49).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 50).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 51).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 52).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 53).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 54).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 55).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 56).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 57).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 58).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 59).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 60).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 61).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 62).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 63).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 64).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 65).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 66).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 67).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 68).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 69).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 70).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 71).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 72).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 73).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 74).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 75).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 76).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 77).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 78).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 79).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 80).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 81).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 82).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 83).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 84).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 85).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 86).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 87).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 88).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 89).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 90).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 91).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 92).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 93).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 94).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 95).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 96).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 97).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 98).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 99).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 100).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 101).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 102).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 103).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 104).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 105).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 106).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 107).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 108).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 109).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 110).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 111).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 112).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 113).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 114).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 115).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 116).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 117).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 118).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 119).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 120).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 121).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 122).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 123).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 124).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 125).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 126).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 127).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 128).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 129).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 130).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 131).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 132).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 133).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 134).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 135).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 136).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 137).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 138).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 139).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 140).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 141).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 142).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../syn/results/bkadder.mapped.sdc, Line 143).

INFO (CTE): Reading of timing constraints file ../syn/results/bkadder.mapped.sdc completed, with 22 Warnings and 118 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=751.0M, current mem=751.0M)
Current (total cpu=0:00:23.2, real=0:00:39.0, peak res=751.0M, current mem=751.0M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-513         359  The software could not find a matching o...
ERROR     TCLCMD-917         424  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TCLNL-312           98  %s: Invalid list of pins: '%s'           
*** Message Summary: 363 warning(s), 522 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> floorPlan -r 1 0.6 6 6 6 6
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile scripts/divider.ioc -noAdjustDieSize
Reading IO assignment file "scripts/divider.ioc" ...
**WARN: (IMPFP-669):	IO pin "quotient[0]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[1]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[2]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[3]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[4]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[5]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[6]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[7]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[8]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[9]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[10]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[11]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[12]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[13]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[14]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[15]" not found.
**WARN: (IMPFP-669):	IO pin "done" not found.
**WARN: (IMPFP-669):	IO pin "quotient[16]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[17]" not found.
**WARN: (IMPFP-669):	IO pin "quotient[18]" not found.
**WARN: (EMS-27):	Message (IMPFP-669) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> saveDesign db/processor_new_floorplan.enc
#% Begin save design ... (date=05/30 20:09:54, mem=774.6M)
% Begin Save ccopt configuration ... (date=05/30 20:09:54, mem=777.6M)
% End Save ccopt configuration ... (date=05/30 20:09:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.4M, current mem=778.4M)
% Begin Save netlist data ... (date=05/30 20:09:54, mem=778.4M)
Writing Binary DB to db/processor_new_floorplan.enc.dat.tmp/processor.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/30 20:09:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.0M, current mem=778.7M)
Saving symbol-table file ...
Saving congestion map file db/processor_new_floorplan.enc.dat.tmp/processor.route.congmap.gz ...
% Begin Save AAE data ... (date=05/30 20:09:59, mem=779.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/30 20:09:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.3M, current mem=779.3M)
Saving preference file db/processor_new_floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/30 20:10:04, mem=788.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/30 20:10:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=788.9M, current mem=788.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/30 20:10:05, mem=788.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/30 20:10:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.1M, current mem=789.1M)
% Begin Save routing data ... (date=05/30 20:10:05, mem=789.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1078.0M) ***
% End Save routing data ... (date=05/30 20:10:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.3M, current mem=789.3M)
Saving property file db/processor_new_floorplan.enc.dat.tmp/processor.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1081.0M) ***
% Begin Save power constraints data ... (date=05/30 20:10:05, mem=790.0M)
% End Save power constraints data ... (date=05/30 20:10:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.1M, current mem=790.1M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design processor_new_floorplan.enc.dat.tmp
#% End save design ... (date=05/30 20:10:11, total cpu=0:00:05.5, real=0:00:17.0, peak res=819.4M, current mem=793.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -all
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> addRing -center 1 -type core_rings -width 1.5 -spacing 0.9 -nets {VDD VSS} -layer {bottom metal9 top metal9 right metal10 left metal10}
#% Begin addRing (date=05/30 20:10:11, mem=793.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/30 20:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.8M, current mem=795.8M)
<CMD> addStripe -number_of_sets 1 -width 1.25 -spacing 0.9 -xleft_offset 20 -nets {VDD VSS} -layer metal10
#% Begin addStripe (date=05/30 20:10:11, mem=795.8M)
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Initialize fgc environment(mem: 1107.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |        4       |        0       |
| metal10|        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/30 20:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.7M, current mem=796.7M)
<CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {metal1 metal10} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {metal1 metal10} -allowLayerChange 1 -targetViaLayerRange {metal1 metal10}
#% Begin sroute (date=05/30 20:10:11, mem=796.7M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon May 30 20:10:11 2022 ***
SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/cmfanab/vlsi_project/assignment1/layout
SPECIAL ROUTE ran on machine: EEX052 (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 2.89Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2187.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 37 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 1 physical pins
  1 physical pins: 0 unplaced, 0 placed, 1 fixed
Read in 9 logical pins
Read in 10 nets
Read in 2 special nets, 2 routed
Read in 75 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 148
  Number of Followpin connections: 74
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2191.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 222 wires.
ViaGen created 1998 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       222      |       NA       |
|  via1  |       222      |        0       |
|  via2  |       222      |        0       |
|  via3  |       222      |        0       |
|  via4  |       222      |        0       |
|  via5  |       222      |        0       |
|  via6  |       222      |        0       |
|  via7  |       222      |        0       |
|  via8  |       222      |        0       |
|  via9  |       222      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/30 20:10:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=801.7M, current mem=801.7M)
<CMD> saveDesign db/processor_new_powerplan.enc
#% Begin save design ... (date=05/30 20:10:11, mem=801.7M)
% Begin Save ccopt configuration ... (date=05/30 20:10:11, mem=801.7M)
% End Save ccopt configuration ... (date=05/30 20:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.9M, current mem=801.9M)
% Begin Save netlist data ... (date=05/30 20:10:11, mem=801.9M)
Writing Binary DB to db/processor_new_powerplan.enc.dat.tmp/processor.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/30 20:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.9M, current mem=801.9M)
Saving symbol-table file ...
Saving congestion map file db/processor_new_powerplan.enc.dat.tmp/processor.route.congmap.gz ...
% Begin Save AAE data ... (date=05/30 20:10:12, mem=802.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/30 20:10:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.1M, current mem=802.1M)
Saving preference file db/processor_new_powerplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/30 20:10:12, mem=802.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/30 20:10:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.5M, current mem=802.5M)
Saving PG file db/processor_new_powerplan.enc.dat.tmp/processor.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon May 30 20:10:12 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1111.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/30 20:10:13, mem=802.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/30 20:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.6M, current mem=802.6M)
% Begin Save routing data ... (date=05/30 20:10:13, mem=802.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1111.1M) ***
% End Save routing data ... (date=05/30 20:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.6M, current mem=802.6M)
Saving property file db/processor_new_powerplan.enc.dat.tmp/processor.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1114.1M) ***
% Begin Save power constraints data ... (date=05/30 20:10:13, mem=802.7M)
% End Save power constraints data ... (date=05/30 20:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.7M, current mem=802.7M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design processor_new_powerplan.enc.dat.tmp
#% End save design ... (date=05/30 20:10:18, total cpu=0:00:05.5, real=0:00:07.0, peak res=833.0M, current mem=803.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -reset
<CMD> setPlaceMode -reorderScan 0
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1155.62 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*summary: 66 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.2) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.516 -from {0x3 } -to 0x6 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.516 -from {0x9 } -to 0xc -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.516 -from 0xe -to 0xf
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.516 -from 0x12 -to 0x13
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
<CMD> setPathGroupOptions reg2reg_tmp.516 -effortLevel high
Effort level <high> specified for reg2reg_tmp.516 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1206.71)
Total number of fetched objects 3638
End delay calculation. (MEM=1254.6 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1227.52 CPU=0:00:01.1 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1213.3M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1221.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1221.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 2824 (80.0%) nets
3		: 287 (8.1%) nets
4     -	14	: 342 (9.7%) nets
15    -	39	: 69 (2.0%) nets
40    -	79	: 8 (0.2%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=2927 (0 fixed + 2927 movable) #buf cell=0 #inv cell=263 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3532 #term=12236 #term/net=3.46, #fixedIo=1, #floatIo=0, #fixedPin=1, #floatPin=9
stdCell: 2927 single + 0 double + 0 multi
Total standard cell length = 4.5201 (mm), area = 0.0063 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 23790 sites (6328 um^2) / alloc_area 39552 sites (10521 um^2).
Pin Density = 0.3059.
            = total # of pins 12236 / total area 40004.
=== lastAutoLevel = 7 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  1: Total net bbox = 2.853e+02 (1.46e+02 1.39e+02)
              Est.  stn bbox = 6.319e+02 (3.24e+02 3.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.5M
Iteration  2: Total net bbox = 2.853e+02 (1.46e+02 1.39e+02)
              Est.  stn bbox = 6.319e+02 (3.24e+02 3.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1230.5M
Iteration  3: Total net bbox = 2.303e+02 (1.16e+02 1.14e+02)
              Est.  stn bbox = 6.083e+02 (3.10e+02 2.99e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1237.2M
Active setup views:
    analysis_slow
Iteration  4: Total net bbox = 1.238e+04 (3.93e+03 8.45e+03)
              Est.  stn bbox = 1.750e+04 (5.70e+03 1.18e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1237.2M
Iteration  5: Total net bbox = 1.721e+04 (7.67e+03 9.54e+03)
              Est.  stn bbox = 2.396e+04 (1.06e+04 1.34e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1237.2M
Iteration  6: Total net bbox = 2.210e+04 (1.00e+04 1.21e+04)
              Est.  stn bbox = 2.985e+04 (1.34e+04 1.64e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1237.2M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 2.467e+04 (1.23e+04 1.24e+04)
              Est.  stn bbox = 3.256e+04 (1.57e+04 1.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1241.5M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  8: Total net bbox = 2.467e+04 (1.23e+04 1.24e+04)
              Est.  stn bbox = 3.256e+04 (1.57e+04 1.68e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1257.7M
Iteration  9: Total net bbox = 2.719e+04 (1.24e+04 1.48e+04)
              Est.  stn bbox = 3.537e+04 (1.60e+04 1.94e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1258.7M
Iteration 10: Total net bbox = 2.930e+04 (1.41e+04 1.52e+04)
              Est.  stn bbox = 3.762e+04 (1.78e+04 1.98e+04)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 1258.7M
Iteration 11: Total net bbox = 2.930e+04 (1.41e+04 1.52e+04)
              Est.  stn bbox = 3.762e+04 (1.78e+04 1.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1258.7M
Iteration 12: Total net bbox = 2.930e+04 (1.41e+04 1.52e+04)
              Est.  stn bbox = 3.762e+04 (1.78e+04 1.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1258.7M
*** cost = 2.930e+04 (1.41e+04 1.52e+04) (cpu for global=0:00:11.8) real=0:00:12.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:09.4 real: 0:00:09.1
Core Placement runtime cpu: 0:00:09.7 real: 0:00:10.0
*** Starting refinePlace (0:00:51.3 mem=1274.7M) ***
Total net bbox length = 2.930e+04 (1.409e+04 1.521e+04) (ext = 1.003e+03)
Move report: Detail placement moves 2927 insts, mean move: 0.90 um, max move: 10.02 um
	Max move on inst (ALU/U124): (78.80, 16.60) --> (72.20, 20.02)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1274.7MB
Summary Report:
Instances move: 2927 (out of 2927 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 10.02 um (Instance: ALU/U124) (78.802, 16.5985) -> (72.2, 20.02)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR3_X1
Total net bbox length = 2.784e+04 (1.262e+04 1.522e+04) (ext = 1.001e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1274.7MB
*** Finished refinePlace (0:00:51.8 mem=1274.7M) ***
*** End of Placement (cpu=0:00:13.8, real=0:00:15.0, mem=1274.7M) ***
default core: bins with density > 0.750 =  1.56 % ( 1 / 64 )
Density distribution unevenness ratio = 6.517%
*** Free Virtual Timing Model ...(mem=1274.7M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.516 -from {0x1d } -to 0x20 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.516 -from {0x23 } -to 0x26 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.516 -from 0x28 -to 0x29
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.516 -from 0x2c -to 0x2d
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
<CMD> setPathGroupOptions reg2reg_tmp.516 -effortLevel high
Effort level <high> specified for reg2reg_tmp.516 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1258.54)
Total number of fetched objects 3638
End delay calculation. (MEM=1290.43 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1290.43 CPU=0:00:01.0 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.516
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1276.22 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1276.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3532  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3532 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3532 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.522680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1284.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1284.23 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1284.23 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1284.23 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1284.23 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.23 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1284.23 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 12226
[NR-eGR] metal2  (2V) length: 1.150401e+04um, number of vias: 15834
[NR-eGR] metal3  (3H) length: 1.626622e+04um, number of vias: 5565
[NR-eGR] metal4  (4V) length: 7.494385e+03um, number of vias: 353
[NR-eGR] metal5  (5H) length: 9.534450e+02um, number of vias: 263
[NR-eGR] metal6  (6V) length: 1.748610e+03um, number of vias: 2
[NR-eGR] metal7  (7H) length: 2.520000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.796919e+04um, number of vias: 34243
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1219.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0:19, real = 0: 0:20, mem = 1219.2M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3311       8760  Pin %s of Cell %s for timing library %s ...
WARNING   TA-112              48  A timing loop was found in the design. T...
WARNING   TA-146               6  A combinational timing loop(s) was found...
*** Message Summary: 8816 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 878.5M, totSessionCpu=0:00:54 **
Executing: place_opt_design -opt -out_dir reports/preCTSTimingReports
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                   45
setExtractRCMode -coupling_c_th          0.1
setExtractRCMode -engine                 preRoute
setExtractRCMode -relative_c_th          1
setExtractRCMode -total_c_th             0
setDelayCalMode -engine                  aae
setDelayCalMode -ignoreNetLoad           false
setPlaceMode -place_global_reorder_scan  false
setAnalysisMode -analysisType            bcwc
setAnalysisMode -clkSrcPath              true
setAnalysisMode -clockPropagation        sdcControl
setAnalysisMode -virtualIPO              false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 879.4M, totSessionCpu=0:00:54 **
**WARN: (IMPOPT-576):	9 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	aluout[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 908.6M, totSessionCpu=0:00:55 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1249.25 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1250.25 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1250.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3532  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3532 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3532 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.578680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1252.25 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1252.25 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1252.25 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1252.25 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.25 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1252.25 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 12226
[NR-eGR] metal2  (2V) length: 1.164474e+04um, number of vias: 15879
[NR-eGR] metal3  (3H) length: 1.646383e+04um, number of vias: 5663
[NR-eGR] metal4  (4V) length: 7.817805e+03um, number of vias: 351
[NR-eGR] metal5  (5H) length: 9.621500e+02um, number of vias: 256
[NR-eGR] metal6  (6V) length: 1.606755e+03um, number of vias: 2
[NR-eGR] metal7  (7H) length: 1.200000e+00um, number of vias: 2
[NR-eGR] metal8  (8V) length: 3.444000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.853092e+04um, number of vias: 34379
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1252.25 MB )
Extraction called for design 'processor' of instances=2927 and nets=3849 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design processor.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1252.246M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1264.79)
Total number of fetched objects 3638
End delay calculation. (MEM=1297.69 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1297.69 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:57.3 mem=1297.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     24 (24)      |   -0.090   |     24 (24)      |
|   max_tran     |     24 (911)     |   -2.499   |     24 (911)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.469%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 948.5M, totSessionCpu=0:00:57 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1272.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1272.0M) ***
The useful skew maximum allowed delay is: 0.15
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:57.6/0:01:16.6 (0.8), mem = 1273.0M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 168 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:59.3/0:01:18.3 (0.8), mem = 1447.0M
Begin: GigaOpt high fanout net optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:59.4/0:01:18.4 (0.8), mem = 1366.0M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.60%|        -|   0.000|   0.000|   0:00:00.0| 1385.0M|
|    57.81%|       12|   0.000|   0.000|   0:00:01.0| 1434.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1434.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:01.9/0:01:20.8 (0.8), mem = 1415.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.9/0:01:20.9 (0.8), mem = 1415.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    76|  1081|    -2.60|    29|    29|    -0.09|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  57.81|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|      18|       0|      15|  58.02| 0:00:01.0|  1434.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  58.02| 0:00:00.0|  1434.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1434.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:04.5/0:01:23.5 (0.8), mem = 1415.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1041.6M, totSessionCpu=0:01:05 **

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.6/0:01:23.5 (0.8), mem = 1377.1M
*info: 2 special nets excluded.
*info: 485 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+-------------+---------+-------------+
|   0.000|   0.000|    58.02%|   0:00:00.0| 1401.2M|analysis_slow|       NA| NA          |
+--------+--------+----------+------------+--------+-------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1401.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1401.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:09.5/0:01:28.5 (0.8), mem = 1382.1M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.1/0:01:29.0 (0.8), mem = 1401.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.02%|        -|   0.000|   0.000|   0:00:00.0| 1401.2M|
|    57.43%|       80|   0.000|   0.000|   0:00:02.0| 1441.9M|
|    57.30%|       29|   0.000|   0.000|   0:00:01.0| 1442.9M|
|    57.25%|       12|   0.000|   0.000|   0:00:01.0| 1442.9M|
|    57.22%|        7|   0.000|   0.000|   0:00:01.0| 1442.9M|
|    57.19%|        6|   0.000|   0.000|   0:00:00.0| 1442.9M|
|    57.19%|        0|   0.000|   0.000|   0:00:00.0| 1442.9M|
|    57.09%|       12|   0.000|   0.000|   0:00:01.0| 1442.9M|
|    56.91%|       25|   0.000|   0.000|   0:00:00.0| 1442.9M|
|    56.91%|        0|   0.000|   0.000|   0:00:00.0| 1442.9M|
|    56.91%|        0|   0.000|   0.000|   0:00:00.0| 1442.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 56.91
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:07.0) **
*** AreaOpt [finish] : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:01:17.2/0:01:36.2 (0.8), mem = 1442.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1384.79M, totSessionCpu=0:01:17).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  analysis_slow
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1386.79 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1386.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3330  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3330 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3330 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.313940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1387.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  5: Total net bbox = 1.746e+04 (7.33e+03 1.01e+04)
              Est.  stn bbox = 2.376e+04 (9.97e+03 1.38e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1403.3M
Iteration  6: Total net bbox = 1.838e+04 (8.20e+03 1.02e+04)
              Est.  stn bbox = 2.496e+04 (1.11e+04 1.39e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1403.4M
Iteration  7: Total net bbox = 1.974e+04 (9.08e+03 1.07e+04)
              Est.  stn bbox = 2.686e+04 (1.22e+04 1.46e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1403.4M
Iteration  8: Total net bbox = 2.138e+04 (9.89e+03 1.15e+04)
              Est.  stn bbox = 2.857e+04 (1.31e+04 1.55e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1403.4M
Iteration  9: Total net bbox = 2.298e+04 (1.07e+04 1.23e+04)
              Est.  stn bbox = 2.989e+04 (1.39e+04 1.60e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1403.4M
Move report: Timing Driven Placement moves 2772 insts, mean move: 10.52 um, max move: 42.61 um
	Max move on inst (register/register_reg_7__2_): (69.73, 74.62) --> (97.40, 89.56)

Finished Incremental Placement (cpu=0:00:06.6, real=0:00:07.0, mem=1403.4M)
*** Starting refinePlace (0:01:24 mem=1396.1M) ***
Total net bbox length = 2.520e+04 (1.246e+04 1.274e+04) (ext = 1.128e+03)
Move report: Detail placement moves 2772 insts, mean move: 0.76 um, max move: 8.91 um
	Max move on inst (data_mem/U6): (52.06, 68.17) --> (43.70, 67.62)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1396.1MB
Summary Report:
Instances move: 2772 (out of 2772 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 8.91 um (Instance: data_mem/U6) (52.061, 68.165) -> (43.7, 67.62)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 2.383e+04 (1.096e+04 1.287e+04) (ext = 1.127e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1396.1MB
*** Finished refinePlace (0:01:24 mem=1396.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1396.14 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3330  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3330 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3330 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.882880e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.09%)   ( 0.09%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1396.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1396.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1396.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1396.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1396.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1396.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11288
[NR-eGR] metal2  (2V) length: 9.472025e+03um, number of vias: 14320
[NR-eGR] metal3  (3H) length: 1.294072e+04um, number of vias: 5008
[NR-eGR] metal4  (4V) length: 6.252525e+03um, number of vias: 392
[NR-eGR] metal5  (5H) length: 1.081530e+03um, number of vias: 322
[NR-eGR] metal6  (6V) length: 1.469705e+03um, number of vias: 2
[NR-eGR] metal7  (7H) length: 3.400000e-01um, number of vias: 2
[NR-eGR] metal8  (8V) length: 3.276000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.124961e+04um, number of vias: 31334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.15 seconds, mem = 1365.9M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:07.4, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1365.9M)
Extraction called for design 'processor' of instances=2772 and nets=3865 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design processor.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1365.938M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1011.5M, totSessionCpu=0:01:25 **
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1361.96)
Total number of fetched objects 3496
End delay calculation. (MEM=1393.86 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1393.86 CPU=0:00:01.2 REAL=0:00:01.0)
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.0/0:01:46.0 (0.8), mem = 1409.9M
*info: 2 special nets excluded.
*info: 488 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 56.91
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1444.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:01:32.2/0:01:51.2 (0.8), mem = 1425.9M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.3/0:01:51.2 (0.8), mem = 1379.9M
*info: 2 special nets excluded.
*info: 488 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 56.91
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1400.9M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1400.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:01:37.2/0:01:56.2 (0.8), mem = 1381.9M
End: GigaOpt Optimization in TNS mode
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.3/0:01:56.3 (0.8), mem = 1398.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 56.91
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.91%|        -|   0.000|   0.000|   0:00:00.0| 1398.9M|
|    56.91%|        0|   0.000|   0.000|   0:00:00.0| 1398.9M|
|    56.88%|        3|   0.000|   0.000|   0:00:00.0| 1437.1M|
|    56.87%|        2|   0.000|   0.000|   0:00:00.0| 1437.1M|
|    56.87%|        0|   0.000|   0.000|   0:00:00.0| 1437.1M|
|    56.87%|        0|   0.000|   0.000|   0:00:00.0| 1437.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 56.87
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:38 mem=1437.1M) ***
Total net bbox length = 2.383e+04 (1.096e+04 1.287e+04) (ext = 1.127e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.1MB
Summary Report:
Instances move: 0 (out of 2769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.383e+04 (1.096e+04 1.287e+04) (ext = 1.127e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.1MB
*** Finished refinePlace (0:01:38 mem=1437.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1437.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1437.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:38.4/0:01:57.3 (0.8), mem = 1437.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1380.03M, totSessionCpu=0:01:38).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.4/0:01:57.4 (0.8), mem = 1380.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.87|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.87| 0:00:00.0|  1418.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1418.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:40.0/0:01:59.0 (0.8), mem = 1399.1M
End: GigaOpt postEco DRV Optimization

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'processor' of instances=2769 and nets=3865 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design processor.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1352.898M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1361.94 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.94 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3327  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3327 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3327 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.883300e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.09%)   ( 0.09%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1362.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1360.94)
Total number of fetched objects 3493
End delay calculation. (MEM=1393.84 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1393.84 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:42 mem=1393.8M)
Reported timing to dir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:49, real = 0:00:48, mem = 1049.4M, totSessionCpu=0:01:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.869%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1050.8M, totSessionCpu=0:01:42 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:49, real = 0:00:50, mem = 1295.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           9  %s : Net has unplaced terms or is connec...
WARNING   TA-112              24  A timing loop was found in the design. T...
WARNING   TA-146               3  A combinational timing loop(s) was found...
*** Message Summary: 40 warning(s), 0 error(s)

<CMD> saveDesign db/processor_new_place.enc
#% Begin save design ... (date=05/30 20:11:28, mem=970.3M)
% Begin Save ccopt configuration ... (date=05/30 20:11:28, mem=970.3M)
% End Save ccopt configuration ... (date=05/30 20:11:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.3M, current mem=970.3M)
% Begin Save netlist data ... (date=05/30 20:11:28, mem=970.3M)
Writing Binary DB to db/processor_new_place.enc.dat.tmp/processor.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/30 20:11:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.3M, current mem=970.3M)
Saving symbol-table file ...
Saving congestion map file db/processor_new_place.enc.dat.tmp/processor.route.congmap.gz ...
% Begin Save AAE data ... (date=05/30 20:11:29, mem=970.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/30 20:11:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.5M, current mem=970.5M)
Saving preference file db/processor_new_place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/30 20:11:29, mem=970.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/30 20:11:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=970.9M, current mem=970.9M)
Saving PG file db/processor_new_place.enc.dat.tmp/processor.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon May 30 20:11:30 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1295.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/30 20:11:30, mem=970.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/30 20:11:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.9M, current mem=970.9M)
% Begin Save routing data ... (date=05/30 20:11:30, mem=970.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1295.7M) ***
% End Save routing data ... (date=05/30 20:11:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=971.1M, current mem=971.1M)
Saving property file db/processor_new_place.enc.dat.tmp/processor.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1298.7M) ***
Saving rc congestion map db/processor_new_place.enc.dat.tmp/processor.congmap.gz ...
% Begin Save power constraints data ... (date=05/30 20:11:31, mem=971.1M)
% End Save power constraints data ... (date=05/30 20:11:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.1M, current mem=971.1M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design processor_new_place.enc.dat.tmp
#% End save design ... (date=05/30 20:11:36, total cpu=0:00:05.6, real=0:00:08.0, peak res=973.6M, current mem=973.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -outDir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 915.4M, totSessionCpu=0:01:48 **
**WARN: (IMPOPT-576):	9 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { analysis_fast }
setOptMode -activeSetupViews              { analysis_slow }
setOptMode -autoSetupViews                { analysis_slow}
setOptMode -autoTDGRSetupViews            { analysis_slow}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setPlaceMode -place_global_reorder_scan   false
setAnalysisMode -analysisType             onChipVariation
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -cppr                     both
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	aluout[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Turning off fast DC mode./n**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 940.4M, totSessionCpu=0:01:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1297.0M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1314.1 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Start delay calculation (fullDC) (1 T). (MEM=1314.11)
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
Total number of fetched objects 3493
End delay calculation. (MEM=1413.29 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1386.21 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:51 mem=1386.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.869%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 985.6M, totSessionCpu=0:01:51 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1329.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1329.5M) ***
*** Starting optimizing excluded clock nets MEM= 1329.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1329.5M) ***
Begin: GigaOpt high fanout net optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:51.5/0:02:14.4 (0.8), mem = 1329.5M
*** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.7 (1.0), totSession cpu/real = 0:01:54.2/0:02:17.1 (0.8), mem = 1509.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.3/0:02:17.2 (0.8), mem = 1509.7M
*info: 2 special nets excluded.
*info: 491 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+-------------+---------+-------------+
|   0.000|   0.000|    56.87%|   0:00:00.0| 1528.8M|analysis_slow|       NA| NA          |
+--------+--------+----------+------------+--------+-------------+---------+-------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1528.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1528.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:59.3/0:02:22.2 (0.8), mem = 1509.7M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:59.5/0:02:22.3 (0.8), mem = 1431.7M
*info: 2 special nets excluded.
*info: 491 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 56.87
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1454.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:02:04.3/0:02:27.2 (0.8), mem = 1435.8M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:04.4/0:02:27.3 (0.8), mem = 1433.8M
*info: 2 special nets excluded.
*info: 491 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 56.87
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1454.8M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1454.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:02:09.3/0:02:32.2 (0.8), mem = 1435.8M
End: GigaOpt Optimization in TNS mode
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.4/0:02:32.2 (0.8), mem = 1452.8M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 56.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.87%|        -|   0.066|   0.000|   0:00:00.0| 1452.8M|
|    56.84%|        5|   0.066|   0.000|   0:00:01.0| 1492.5M|
|    56.82%|        5|   0.066|   0.000|   0:00:00.0| 1492.5M|
|    56.79%|        5|   0.066|   0.000|   0:00:01.0| 1492.5M|
|    56.77%|        5|   0.066|   0.000|   0:00:00.0| 1492.5M|
|    56.74%|        5|   0.066|   0.000|   0:00:00.0| 1492.5M|
|    56.74%|        0|   0.066|   0.000|   0:00:00.0| 1492.5M|
|    56.74%|        0|   0.066|   0.000|   0:00:00.0| 1492.5M|
|    56.74%|        0|   0.066|   0.000|   0:00:01.0| 1492.5M|
|    56.74%|        0|   0.066|   0.000|   0:00:00.0| 1492.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 56.74
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:04.0) **
*** Starting refinePlace (0:02:13 mem=1492.5M) ***
Total net bbox length = 2.381e+04 (1.095e+04 1.286e+04) (ext = 1.127e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1492.5MB
Summary Report:
Instances move: 0 (out of 2769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.381e+04 (1.095e+04 1.286e+04) (ext = 1.127e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1492.5MB
*** Finished refinePlace (0:02:13 mem=1492.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1492.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1492.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:02:12.9/0:02:35.8 (0.9), mem = 1492.5M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1435.41M, totSessionCpu=0:02:13).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1435.41 MB )
[NR-eGR] Read 3808 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1435.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3808
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3317  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3317 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3317 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.881060e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.09%)   ( 0.09%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1435.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1435.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1435.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1435.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1435.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1435.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11243
[NR-eGR] metal2  (2V) length: 9.430865e+03um, number of vias: 14250
[NR-eGR] metal3  (3H) length: 1.291495e+04um, number of vias: 5030
[NR-eGR] metal4  (4V) length: 6.241860e+03um, number of vias: 402
[NR-eGR] metal5  (5H) length: 1.110500e+03um, number of vias: 328
[NR-eGR] metal6  (6V) length: 1.510900e+03um, number of vias: 4
[NR-eGR] metal7  (7H) length: 2.860000e+00um, number of vias: 2
[NR-eGR] metal8  (8V) length: 3.276000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.124470e+04um, number of vias: 31259
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1401.00 MB )
Extraction called for design 'processor' of instances=2769 and nets=3865 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design processor.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1400.996M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Start delay calculation (fullDC) (1 T). (MEM=1408.53)
Total number of fetched objects 3493
End delay calculation. (MEM=1449.37 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1449.37 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:15.4/0:02:38.3 (0.9), mem = 1449.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.74|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.74| 0:00:00.0|  1500.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1500.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:17.0/0:02:39.9 (0.9), mem = 1481.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:17 mem=1481.4M) ***
Density distribution unevenness ratio = 21.736%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.4MB
Summary Report:
Instances move: 0 (out of 2769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.4MB
*** Finished refinePlace (0:02:17 mem=1481.4M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
No multi-vt cells found. Aborting this optimization step

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'processor' of instances=2769 and nets=3865 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design processor.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1402.961M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Start delay calculation (fullDC) (1 T). (MEM=1410.5)
Total number of fetched objects 3493
End delay calculation. (MEM=1450.6 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1450.6 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:19 mem=1450.6M)
Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1070.2M, totSessionCpu=0:02:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1073.3M, totSessionCpu=0:02:19 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold -outDir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 992.7M, totSessionCpu=0:02:20 **
**WARN: (IMPOPT-576):	9 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { analysis_slow }
setOptMode -autoSetupViews                { analysis_slow}
setOptMode -autoTDGRSetupViews            { analysis_slow}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setPlaceMode -place_global_reorder_scan   false
setAnalysisMode -analysisType             onChipVariation
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -cppr                     both
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	aluout[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 997.9M, totSessionCpu=0:02:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1373.6M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:22 mem=1523.9M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_PidC3p/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_PidC3p -prefix timingGraph'
Done saveTimingGraph
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1499.46)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3493
End delay calculation. (MEM=1491.87 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1491.87 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:02:24 mem=1491.9M)

Active hold views:
 analysis_fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:24 mem=1507.1M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:24 mem=1507.1M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_PidC3p/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_PidC3p -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:02:25 mem=1507.1M ***

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: analysis_slow

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1126.4M, totSessionCpu=0:02:25 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:25.4/0:02:50.2 (0.9), mem = 1491.1M
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:02:25.5/0:02:50.3 (0.9), mem = 1491.1M

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1128.3M, totSessionCpu=0:02:25 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_7LyHbI/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_7LyHbI -prefix timingGraph'
Done saveTimingGraph
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1497.26)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3493
End delay calculation. (MEM=1509.48 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1509.48 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:27 mem=1509.5M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Running 'restoreTimingGraph -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_7LyHbI/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_7LyHbI -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1126.5M, totSessionCpu=0:02:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign db/processor_new_cts.enc
#% Begin save design ... (date=05/30 20:12:20, mem=1041.8M)
% Begin Save ccopt configuration ... (date=05/30 20:12:20, mem=1041.8M)
% End Save ccopt configuration ... (date=05/30 20:12:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.0M, current mem=1042.0M)
% Begin Save netlist data ... (date=05/30 20:12:20, mem=1042.0M)
Writing Binary DB to db/processor_new_cts.enc.dat.tmp/processor.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/30 20:12:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.0M, current mem=1042.0M)
Saving symbol-table file ...
Saving congestion map file db/processor_new_cts.enc.dat.tmp/processor.route.congmap.gz ...
% Begin Save AAE data ... (date=05/30 20:12:21, mem=1042.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/30 20:12:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.3M, current mem=1042.3M)
Saving preference file db/processor_new_cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/30 20:12:21, mem=1042.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/30 20:12:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1042.7M, current mem=1042.7M)
Saving PG file db/processor_new_cts.enc.dat.tmp/processor.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon May 30 20:12:22 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1405.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/30 20:12:22, mem=1042.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/30 20:12:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.7M, current mem=1042.7M)
% Begin Save routing data ... (date=05/30 20:12:22, mem=1042.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1405.7M) ***
% End Save routing data ... (date=05/30 20:12:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1042.9M, current mem=1042.9M)
Saving property file db/processor_new_cts.enc.dat.tmp/processor.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1408.7M) ***
% Begin Save power constraints data ... (date=05/30 20:12:22, mem=1042.9M)
% End Save power constraints data ... (date=05/30 20:12:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.9M, current mem=1042.9M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design processor_new_cts.enc.dat.tmp
#% End save design ... (date=05/30 20:12:28, total cpu=0:00:05.6, real=0:00:08.0, peak res=1043.9M, current mem=1043.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=05/30 20:12:28, mem=1043.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.93 (MB), peak = 1169.17 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           32.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1403.8M, init mem=1420.5M)
*info: Placed = 2769          
*info: Unplaced = 0           
Placement Density:56.74%(6038/10641)
Placement Density (including fixed std cells):56.74%(6038/10641)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1420.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1420.5M) ***
% Begin globalDetailRoute (date=05/30 20:12:28, mem=1045.4M)

globalDetailRoute

#Start globalDetailRoute on Mon May 30 20:12:28 2022
#
#Generating timing data, please wait...
#3374 total nets, 3317 already routed, 3317 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.82 (MB), peak = 1169.17 (MB)
#Reporting timing...
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 995.72 (MB), peak = 1169.17 (MB)
#Library Standard Delay: 32.90ps
#Slack threshold: 65.80ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.99 (MB), peak = 1169.17 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.41 (MB), peak = 1169.17 (MB)
#Default setup view is reset to analysis_slow.
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.43 (MB), peak = 1169.17 (MB)
#Current view: analysis_slow 
#Current enabled view: analysis_slow 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1000.93 (MB), peak = 1169.17 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[7] of net aluout[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[6] of net aluout[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[5] of net aluout[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[4] of net aluout[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[3] of net aluout[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[2] of net aluout[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[1] of net aluout[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[0] of net aluout[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=3865)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Mon May 30 20:12:31 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.33 (MB), peak = 1169.17 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.16 (MB), peak = 1169.17 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.11 (MB), peak = 1169.17 (MB)
#
#Connectivity extraction summary:
#3319 (85.87%) nets are without wires.
#546 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3865.
#
#
#Finished routing data preparation on Mon May 30 20:12:31 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1016.36 (MB)
#Peak memory = 1169.17 (MB)
#
#
#Start global routing on Mon May 30 20:12:31 2022
#
#
#Start global routing initialization on Mon May 30 20:12:31 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May 30 20:12:31 2022
#
#Start routing resource analysis on Mon May 30 20:12:31 2022
#
#Routing resource analysis is done on Mon May 30 20:12:31 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         816           0        2970    52.05%
#  metal2         V         612           0        2970     0.00%
#  metal3         H         816           0        2970     0.00%
#  metal4         V         415           0        2970     0.00%
#  metal5         H         408           0        2970     0.00%
#  metal6         V         415           0        2970     0.00%
#  metal7         H         135           0        2970     4.61%
#  metal8         V         138           0        2970     7.51%
#  metal9         H          48           7        2970    25.52%
#  metal10        V          47           9        2970    14.28%
#  --------------------------------------------------------------
#  Total                   3850       2.88%       29700    10.40%
#
#
#
#
#Global routing data preparation is done on Mon May 30 20:12:31 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.35 (MB), peak = 1169.17 (MB)
#
#
#Global routing initialization is done on Mon May 30 20:12:31 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.21 (MB), peak = 1169.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.08 (MB), peak = 1169.17 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1029.98 (MB), peak = 1169.17 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1032.10 (MB), peak = 1169.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 546 (skipped).
#Total number of routable nets = 3319.
#Total number of nets in the design = 3865.
#
#3319 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3319  
#-----------------------------
#        Total            3319  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3319  
#-----------------------------
#        Total            3319  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       25(0.84%)      6(0.20%)      1(0.03%)   (1.08%)
#  metal3        1(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  metal4        1(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     27(0.10%)      6(0.02%)      1(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.12% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            171.00 |            177.00 |    11.20    22.39   106.39   100.80 |
[hotspot] |   metal2(V)    |              1.00 |              1.00 |    22.39    67.20    28.00    72.80 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |             17.00 |             34.00 |    -0.01    11.20     5.59   106.39 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   171.00 | (metal1)   177.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 28352 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 4 um.
#Total wire length on LAYER metal2 = 10548 um.
#Total wire length on LAYER metal3 = 12881 um.
#Total wire length on LAYER metal4 = 4484 um.
#Total wire length on LAYER metal5 = 344 um.
#Total wire length on LAYER metal6 = 90 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 18684
#Up-Via Summary (total 18684):
#           
#-----------------------
# metal1          10865
# metal2           6708
# metal3           1041
# metal4             56
# metal5             14
#-----------------------
#                 18684 
#
#Total number of involved regular nets 363
#Maximum src to sink distance  189.9
#Average of max src_to_sink distance  29.8
#Average of ave src_to_sink distance  19.0
#Max overcon = 5 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 15.21 (MB)
#Total memory = 1031.57 (MB)
#Peak memory = 1169.17 (MB)
#
#Finished global routing on Mon May 30 20:12:34 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.09 (MB), peak = 1169.17 (MB)
#Start Track Assignment.
#Done with 4519 horizontal wires in 2 hboxes and 5170 vertical wires in 2 hboxes.
#Done with 1108 horizontal wires in 2 hboxes and 1258 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         3.18 	  0.00%  	  0.00% 	  0.00%
# metal2     10531.57 	  0.11%  	  0.00% 	  0.00%
# metal3     12631.49 	  0.07%  	  0.00% 	  0.00%
# metal4      4470.34 	  0.05%  	  0.00% 	  0.00%
# metal5       344.52 	  0.00%  	  0.00% 	  0.00%
# metal6        86.66 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       28067.76  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 30280 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1370 um.
#Total wire length on LAYER metal2 = 10512 um.
#Total wire length on LAYER metal3 = 13485 um.
#Total wire length on LAYER metal4 = 4481 um.
#Total wire length on LAYER metal5 = 345 um.
#Total wire length on LAYER metal6 = 88 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 18684
#Up-Via Summary (total 18684):
#           
#-----------------------
# metal1          10865
# metal2           6708
# metal3           1041
# metal4             56
# metal5             14
#-----------------------
#                 18684 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1031.34 (MB), peak = 1169.17 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
#Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
#metal1 -> metal1 (1)
#metal2 -> metal2 (2)
#metal3 -> metal3 (3)
#metal4 -> metal4 (4)
#metal5 -> metal5 (5)
#metal6 -> metal6 (6)
#metal7 -> metal7 (7)
#metal8 -> metal8 (8)
#metal9 -> metal9 (9)
#metal10 -> metal10 (10)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 140 != ict width 130.0
#total pattern=220 [20, 1210]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
#number model r/c [2,2] [20,1210] read
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1042.53 (MB), peak = 1169.17 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.06 (MB)
#Total memory = 1051.00 (MB)
#Peak memory = 1169.17 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 1112 horizontal wires in 2 hboxes and 1151 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -1204912340
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#WARNING (NREX-80) Net reset does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:reset of net 0(reset) into rc tree
#Need to add unplaced ipin PIN:aluout[5] of net 361(aluout[5]) into rc tree
#Need to add unplaced ipin PIN:aluout[1] of net 373(aluout[1]) into rc tree
#Need to add unplaced ipin PIN:aluout[6] of net 374(aluout[6]) into rc tree
#Need to add unplaced ipin PIN:aluout[7] of net 375(aluout[7]) into rc tree
#Need to add unplaced ipin PIN:aluout[4] of net 377(aluout[4]) into rc tree
#Need to add unplaced ipin PIN:aluout[3] of net 378(aluout[3]) into rc tree
#Need to add unplaced ipin PIN:aluout[2] of net 383(aluout[2]) into rc tree
#Need to add unplaced ipin PIN:aluout[0] of net 387(aluout[0]) into rc tree
#Total 3317 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    23.91 (MB), total memory =  1072.15 (MB), peak memory =  1169.17 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1057.16 (MB), peak = 1169.17 (MB)
#RC Statistics: 0 Res, 8276 Ground Cap, 892 XCap (Edge to Edge)
#Start writing rcdb into /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_nT6utR.rcdb.d
#Finish writing rcdb with 19520 nodes, 16203 edges, and 1784 xcaps
#1 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_nT6utR.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1458.148M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_nT6utR.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell processor has rcdb /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_nT6utR.rcdb.d specified
Cell processor, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 1433.148M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = 1675493403
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 28.38 (MB)
#Total memory = 1059.73 (MB)
#Peak memory = 1169.17 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1055.62 (MB), peak = 1169.17 (MB)
#Library Standard Delay: 32.90ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.67 (MB), peak = 1169.17 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.67 (MB), peak = 1169.17 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 9999999562023526247432192.000000 (early)
*** writeDesignTiming (0:00:00.3) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.80 (MB), peak = 1169.17 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3317
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:02:50, real=0:03:31, peak res=1169.2M, current mem=1037.4M)
processor
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.8M, current mem=1037.8M)
Current (total cpu=0:02:51, real=0:03:31, peak res=1169.2M, current mem=1037.8M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.78 (MB), peak = 1169.17 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3317
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 158 horizontal wires in 2 hboxes and 234 vertical wires in 2 hboxes.
#Done with 23 horizontal wires in 2 hboxes and 54 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         3.18 	  0.00%  	  0.00% 	  0.00%
# metal2     10496.15 	  0.05%  	  0.00% 	  0.00%
# metal3     12619.31 	  0.04%  	  0.00% 	  0.00%
# metal4      4468.66 	  0.02%  	  0.00% 	  0.00%
# metal5       344.52 	  0.00%  	  0.00% 	  0.00%
# metal6        86.52 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       28018.34  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 30252 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1542 um.
#Total wire length on LAYER metal2 = 10514 um.
#Total wire length on LAYER metal3 = 13304 um.
#Total wire length on LAYER metal4 = 4460 um.
#Total wire length on LAYER metal5 = 345 um.
#Total wire length on LAYER metal6 = 87 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 18684
#Up-Via Summary (total 18684):
#           
#-----------------------
# metal1          10865
# metal2           6708
# metal3           1041
# metal4             56
# metal5             14
#-----------------------
#                 18684 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.79 (MB), peak = 1169.17 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 31.67 (MB)
#Total memory = 1037.79 (MB)
#Peak memory = 1169.17 (MB)
#Start reading timing information from file .timing_file_516.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 10 ports, 2769 instances from timing file .timing_file_516.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1043.27 (MB), peak = 1169.17 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.83 (MB), peak = 1169.17 (MB)
#Complete Detail Routing.
#Total wire length = 30593 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1046 um.
#Total wire length on LAYER metal2 = 12654 um.
#Total wire length on LAYER metal3 = 11888 um.
#Total wire length on LAYER metal4 = 4632 um.
#Total wire length on LAYER metal5 = 311 um.
#Total wire length on LAYER metal6 = 61 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 3.93 (MB)
#Total memory = 1041.72 (MB)
#Peak memory = 1169.17 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1044.70 (MB), peak = 1169.17 (MB)
#CELL_VIEW processor,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon May 30 20:12:59 2022
#
#
#Start Post Route Wire Spread.
#Done with 861 horizontal wires in 4 hboxes and 629 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 30992 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1049 um.
#Total wire length on LAYER metal2 = 12779 um.
#Total wire length on LAYER metal3 = 12089 um.
#Total wire length on LAYER metal4 = 4700 um.
#Total wire length on LAYER metal5 = 313 um.
#Total wire length on LAYER metal6 = 62 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1046.10 (MB), peak = 1169.17 (MB)
#CELL_VIEW processor,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1046.10 (MB), peak = 1169.17 (MB)
#CELL_VIEW processor,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 30992 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1049 um.
#Total wire length on LAYER metal2 = 12779 um.
#Total wire length on LAYER metal3 = 12089 um.
#Total wire length on LAYER metal4 = 4700 um.
#Total wire length on LAYER metal5 = 313 um.
#Total wire length on LAYER metal6 = 62 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 6.19 (MB)
#Total memory = 1043.98 (MB)
#Peak memory = 1169.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:33
#Increased memory = -5.95 (MB)
#Total memory = 1039.48 (MB)
#Peak memory = 1169.17 (MB)
#Number of warnings = 12
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 20:13:00 2022
#
% End globalDetailRoute (date=05/30 20:13:00, total cpu=0:00:32.1, real=0:00:32.0, peak res=1055.8M, current mem=1039.4M)
#Default setup view is reset to analysis_slow.
#Default setup view is reset to analysis_slow.
#routeDesign: cpu time = 00:00:32, elapsed time = 00:00:33, memory = 1028.90 (MB), peak = 1169.17 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TA-112              16  A timing loop was found in the design. T...
WARNING   TA-146               2  A combinational timing loop(s) was found...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 21 warning(s), 0 error(s)

#% End routeDesign (date=05/30 20:13:01, total cpu=0:00:32.4, real=0:00:33.0, peak res=1055.8M, current mem=1028.9M)
<CMD> setExtractRCMode -engine postRoute
<CMD> setExtractRCMode -effortLevel medium
<CMD> setDelayCalMode -engine default -SIAware true
<CMD> optDesign -postRoute -outDir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1028.9M, totSessionCpu=0:03:06 **
**WARN: (IMPOPT-576):	9 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           32.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { analysis_fast }
setOptMode -activeSetupViews                                    { analysis_slow }
setOptMode -autoHoldViews                                       { analysis_fast}
setOptMode -autoSetupViews                                      { analysis_slow}
setOptMode -autoTDGRSetupViews                                  { analysis_slow}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_reorder_scan                         false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	aluout[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1008.4M, totSessionCpu=0:03:07 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1368.8M, init mem=1368.8M)
*info: Placed = 2769          
*info: Unplaced = 0           
Placement Density:56.74%(6038/10641)
Placement Density (including fixed std cells):56.74%(6038/10641)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1368.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[7] of net aluout[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[6] of net aluout[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[5] of net aluout[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[4] of net aluout[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[3] of net aluout[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[2] of net aluout[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[1] of net aluout[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[0] of net aluout[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=3865)
#Start routing data preparation on Mon May 30 20:13:02 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.15 (MB), peak = 1169.17 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1169.17 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
#Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
#metal1 -> metal1 (1)
#metal2 -> metal2 (2)
#metal3 -> metal3 (3)
#metal4 -> metal4 (4)
#metal5 -> metal5 (5)
#metal6 -> metal6 (6)
#metal7 -> metal7 (7)
#metal8 -> metal8 (8)
#metal9 -> metal9 (9)
#metal10 -> metal10 (10)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 140 != ict width 130.0
#total pattern=220 [20, 1210]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
#number model r/c [2,2] [20,1210] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1019.28 (MB), peak = 1169.17 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
#Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
#metal1 -> metal1 (1)
#metal2 -> metal2 (2)
#metal3 -> metal3 (3)
#metal4 -> metal4 (4)
#metal5 -> metal5 (5)
#metal6 -> metal6 (6)
#metal7 -> metal7 (7)
#metal8 -> metal8 (8)
#metal9 -> metal9 (9)
#metal10 -> metal10 (10)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 140 != ict width 130.0
#total pattern=220 [20, 1210]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
#number model r/c [2,2] [20,1210] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1019.07 (MB), peak = 1169.17 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1027.50 (MB)
#Peak memory = 1169.17 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon May 30 20:13:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.52 (MB), peak = 1169.17 (MB)
#Start routing data preparation on Mon May 30 20:13:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.56 (MB), peak = 1169.17 (MB)
#Init Design Signature = -1815194614
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#WARNING (NREX-80) Net reset does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:reset of net 0(reset) into rc tree
#Need to add unplaced ipin PIN:aluout[5] of net 361(aluout[5]) into rc tree
#Need to add unplaced ipin PIN:aluout[1] of net 373(aluout[1]) into rc tree
#Need to add unplaced ipin PIN:aluout[6] of net 374(aluout[6]) into rc tree
#Need to add unplaced ipin PIN:aluout[7] of net 375(aluout[7]) into rc tree
#Need to add unplaced ipin PIN:aluout[4] of net 377(aluout[4]) into rc tree
#Need to add unplaced ipin PIN:aluout[3] of net 378(aluout[3]) into rc tree
#Need to add unplaced ipin PIN:aluout[2] of net 383(aluout[2]) into rc tree
#Need to add unplaced ipin PIN:aluout[0] of net 387(aluout[0]) into rc tree
#Total 3317 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    26.38 (MB), total memory =  1054.03 (MB), peak memory =  1169.17 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.30 (MB), peak = 1169.17 (MB)
#RC Statistics: 16105 Res, 8376 Ground Cap, 1920 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 1542.34 (8268), Avg L-Edge Length: 6359.30 (4854)
#Start writing rcdb into /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_d6ZSzM.rcdb.d
#Finish writing rcdb with 19620 nodes, 16303 edges, and 4166 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.77 (MB), peak = 1169.17 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_d6ZSzM.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1386.609M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_d6ZSzM.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell processor has rcdb /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_d6ZSzM.rcdb.d specified
Cell processor, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 1386.609M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 30.73 (MB)
#Total memory = 1039.89 (MB)
#Peak memory = 1169.17 (MB)
#
#1 inserted nodes are removed
#Final Design Signature = -1815194614
#Start Inst Signature (0)
#Start Net Signature (62749294)
#Calculate SNet Signature in MT (97746986)
#Run time and memory report for RC extraction:
#RC extraction running on  2.89GHz 16384KB Cache 14CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.32 (MB), total memory =  1018.19 (MB), peak memory =  1169.17 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1018.50 (MB), peak memory =  1169.17 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1018.50 (MB), peak memory =  1169.17 (MB)
Reading RCDB with compressed RC data.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Starting delay calculation for Hold views
AAE DB initialization (MEM=1397.69 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1397.69)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
Total number of fetched objects 3493
End delay calculation. (MEM=1477.79 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1450.71 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:20 mem=1450.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:03:20 mem=1450.7M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Message <TA-146> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1441.57)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  83.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1461.68 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1461.68 CPU=0:00:01.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1461.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1404.79)
Glitch Analysis: View analysis_slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_slow -- Total Number of Nets Analyzed = 3493. 
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1442.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1442.95 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:03:23 mem=1442.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1068.5M, totSessionCpu=0:03:23 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1429.75M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:23.3/0:03:53.2 (0.9), mem = 1429.8M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|   220|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.74|          |         |
|     1|   212|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.74| 0:00:00.0|  1628.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1628.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:26.0/0:03:55.9 (0.9), mem = 1609.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1162.5M, totSessionCpu=0:03:26 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1530.82M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1530.8M)                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1162.5M, totSessionCpu=0:03:26 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:26.2/0:03:56.1 (0.9), mem = 1521.3M
*info: 2 special nets excluded.
*info: 491 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 56.74
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1540.4M) ***
*** SetupOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:30.8/0:04:00.7 (0.9), mem = 1521.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:31 mem=1521.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.3MB
Summary Report:
Instances move: 0 (out of 2769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.3MB
*** Finished refinePlace (0:03:31 mem=1521.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:30.9/0:04:00.9 (0.9), mem = 1519.3M
*info: 2 special nets excluded.
*info: 491 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 56.74
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1540.4M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1540.4M) ***
*** SetupOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:03:35.6/0:04:05.5 (0.9), mem = 1519.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:36 mem=1519.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1519.3MB
Summary Report:
Instances move: 0 (out of 2769 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1519.3MB
*** Finished refinePlace (0:03:36 mem=1519.3M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1163.0M, totSessionCpu=0:03:36 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1519.30M, totSessionCpu=0:03:36).
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1163.0M, totSessionCpu=0:03:36 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 3865.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 3865.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1085.2M, totSessionCpu=0:03:36 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Mon May 30 20:13:31 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[7] of net aluout[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[6] of net aluout[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[5] of net aluout[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[4] of net aluout[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[3] of net aluout[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[2] of net aluout[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[1] of net aluout[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[0] of net aluout[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=3865)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon May 30 20:13:31 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.69 (MB), peak = 1170.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.69 (MB), peak = 1170.83 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon May 30 20:13:31 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1071.69 (MB)
#Peak memory = 1170.83 (MB)
#
#
#Start global routing on Mon May 30 20:13:31 2022
#
#
#Start global routing initialization on Mon May 30 20:13:31 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1071.69 (MB)
#Peak memory = 1170.83 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1073.81 (MB), peak = 1170.83 (MB)
#Complete Detail Routing.
#Total wire length = 30992 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1049 um.
#Total wire length on LAYER metal2 = 12779 um.
#Total wire length on LAYER metal3 = 12089 um.
#Total wire length on LAYER metal4 = 4700 um.
#Total wire length on LAYER metal5 = 313 um.
#Total wire length on LAYER metal6 = 62 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1071.69 (MB)
#Peak memory = 1170.83 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon May 30 20:13:32 2022
#
#
#Start Post Route Wire Spread.
#Done with 114 horizontal wires in 4 hboxes and 44 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 31009 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1049 um.
#Total wire length on LAYER metal2 = 12787 um.
#Total wire length on LAYER metal3 = 12096 um.
#Total wire length on LAYER metal4 = 4702 um.
#Total wire length on LAYER metal5 = 313 um.
#Total wire length on LAYER metal6 = 62 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.18 (MB), peak = 1170.83 (MB)
#CELL_VIEW processor,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 31009 um.
#Total half perimeter of net bounding box = 25140 um.
#Total wire length on LAYER metal1 = 1049 um.
#Total wire length on LAYER metal2 = 12787 um.
#Total wire length on LAYER metal3 = 12096 um.
#Total wire length on LAYER metal4 = 4702 um.
#Total wire length on LAYER metal5 = 313 um.
#Total wire length on LAYER metal6 = 62 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20045
#Up-Via Summary (total 20045):
#           
#-----------------------
# metal1          11318
# metal2           7379
# metal3           1290
# metal4             50
# metal5              8
#-----------------------
#                 20045 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.36 (MB)
#Total memory = 1072.05 (MB)
#Peak memory = 1170.83 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -15.98 (MB)
#Total memory = 1069.22 (MB)
#Peak memory = 1170.83 (MB)
#Number of warnings = 10
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 20:13:32 2022
#
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1069.0M, totSessionCpu=0:03:37 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[7] of net aluout[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[6] of net aluout[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[5] of net aluout[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[4] of net aluout[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[3] of net aluout[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[2] of net aluout[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[1] of net aluout[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/aluout[0] of net aluout[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=3865)
#Start routing data preparation on Mon May 30 20:13:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.50 (MB), peak = 1170.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.27 (MB), peak = 1170.83 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
#Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
#metal1 -> metal1 (1)
#metal2 -> metal2 (2)
#metal3 -> metal3 (3)
#metal4 -> metal4 (4)
#metal5 -> metal5 (5)
#metal6 -> metal6 (6)
#metal7 -> metal7 (7)
#metal8 -> metal8 (8)
#metal9 -> metal9 (9)
#metal10 -> metal10 (10)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 140 != ict width 130.0
#total pattern=220 [20, 1210]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
#number model r/c [2,2] [20,1210] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1100.00 (MB), peak = 1170.83 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
#Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
#metal1 -> metal1 (1)
#metal2 -> metal2 (2)
#metal3 -> metal3 (3)
#metal4 -> metal4 (4)
#metal5 -> metal5 (5)
#metal6 -> metal6 (6)
#metal7 -> metal7 (7)
#metal8 -> metal8 (8)
#metal9 -> metal9 (9)
#metal10 -> metal10 (10)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 140 != ict width 130.0
#total pattern=220 [20, 1210]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
#found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
#found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
#number model r/c [2,2] [20,1210] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1101.16 (MB), peak = 1170.83 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 1109.59 (MB)
#Peak memory = 1170.83 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon May 30 20:13:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.65 (MB), peak = 1170.83 (MB)
#Start routing data preparation on Mon May 30 20:13:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 3715 nets.
#Voltage range [0.000 - 0.000] has 149 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.69 (MB), peak = 1170.83 (MB)
#Init Design Signature = -1498593798
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#WARNING (NREX-80) Net reset does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:reset of net 0(reset) into rc tree
#Need to add unplaced ipin PIN:aluout[5] of net 361(aluout[5]) into rc tree
#Need to add unplaced ipin PIN:aluout[1] of net 373(aluout[1]) into rc tree
#Need to add unplaced ipin PIN:aluout[6] of net 374(aluout[6]) into rc tree
#Need to add unplaced ipin PIN:aluout[7] of net 375(aluout[7]) into rc tree
#Need to add unplaced ipin PIN:aluout[4] of net 377(aluout[4]) into rc tree
#Need to add unplaced ipin PIN:aluout[3] of net 378(aluout[3]) into rc tree
#Need to add unplaced ipin PIN:aluout[2] of net 383(aluout[2]) into rc tree
#Need to add unplaced ipin PIN:aluout[0] of net 387(aluout[0]) into rc tree
#Total 3317 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    25.28 (MB), total memory =  1135.05 (MB), peak memory =  1170.83 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1118.97 (MB), peak = 1170.83 (MB)
#RC Statistics: 16107 Res, 8378 Ground Cap, 1915 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 1536.57 (8266), Avg L-Edge Length: 6359.10 (4863)
#Start writing rcdb into /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_Caup2d.rcdb.d
#Finish writing rcdb with 19622 nodes, 16305 edges, and 4156 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.52 (MB), peak = 1170.83 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_Caup2d.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1488.027M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_Caup2d.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell processor has rcdb /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/nr516_Caup2d.rcdb.d specified
Cell processor, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 1488.027M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 40.25 (MB)
#Total memory = 1121.52 (MB)
#Peak memory = 1170.83 (MB)
#
#1 inserted nodes are removed
#Final Design Signature = -1845525082
#Start Inst Signature (0)
#Start Net Signature (62749294)
#Calculate SNet Signature in MT (101447864)
#Run time and memory report for RC extraction:
#RC extraction running on  2.89GHz 16384KB Cache 14CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -29.50 (MB), total memory =  1047.21 (MB), peak memory =  1170.83 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1076.70 (MB), peak memory =  1170.83 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1076.70 (MB), peak memory =  1170.83 (MB)
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1047.2M, totSessionCpu=0:03:48 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1450.14)
Reading RCDB with compressed RC data.
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  83.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1474.86 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1474.86 CPU=0:00:01.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1474.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1474.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1442.97)
Glitch Analysis: View analysis_slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_slow -- Total Number of Nets Analyzed = 3493. 
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1481.13 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1481.13 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:03:51 mem=1481.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1096.4M, totSessionCpu=0:03:51 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1096.5M, totSessionCpu=0:03:51 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1458.39M, totSessionCpu=0:03:51).
**optDesign ... cpu = 0:00:44, real = 0:00:46, mem = 1096.5M, totSessionCpu=0:03:51 **

Latch borrow mode reset to max_borrow
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 1096.5M, totSessionCpu=0:03:51 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:48, mem = 1096.6M, totSessionCpu=0:03:51 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold -outDir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1094.1M, totSessionCpu=0:03:51 **
**WARN: (IMPOPT-576):	9 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractDesignSignature                        151303722
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           32.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { analysis_slow }
setOptMode -autoSetupViews                                      { analysis_slow}
setOptMode -autoTDGRSetupViews                                  { analysis_slow}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_reorder_scan                         false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	aluout[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	aluout[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1101.5M, totSessionCpu=0:03:52 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1476.2M, init mem=1476.2M)
*info: Placed = 2769          
*info: Unplaced = 0           
Placement Density:56.74%(6038/10641)
Placement Density (including fixed std cells):56.74%(6038/10641)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1476.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
#Start Inst Signature (0)
#Start Net Signature (62749294)
#Calculate SNet Signature in MT (101447864)
#Run time and memory report for RC extraction:
#RC extraction running on  2.89GHz 16384KB Cache 14CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -8.77 (MB), total memory =  1092.47 (MB), peak memory =  1170.83 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1101.23 (MB), peak memory =  1170.83 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1101.23 (MB), peak memory =  1170.83 (MB)
The design is extracted. Skipping TQuantus.
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:53 mem=1476.2M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_KFCpJZ/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_KFCpJZ -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1484.29)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  83.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1487.65 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1487.65 CPU=0:00:01.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1487.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1487.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1446.77)
Glitch Analysis: View analysis_fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_fast -- Total Number of Nets Analyzed = 3493. 
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  12.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1484.93 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1484.93 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:03:56 mem=1484.9M)

Active hold views:
 analysis_fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:03:56 mem=1500.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:56 mem=1500.2M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_KFCpJZ/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_KFCpJZ -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:03:57 mem=1545.5M ***

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: analysis_slow
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1152.2M, totSessionCpu=0:03:58 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:57.8/0:04:30.7 (0.9), mem = 1531.5M
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:58.0/0:04:30.9 (0.9), mem = 1694.0M
Latch borrow mode reset to max_borrow
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1230.4M, totSessionCpu=0:03:58 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_I6VoIN/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_I6VoIN -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1614.12)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  83.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1618.23 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1618.23 CPU=0:00:01.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1618.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1618.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1530.35)
Glitch Analysis: View analysis_fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_fast -- Total Number of Nets Analyzed = 3493. 
Total number of fetched objects 3493
AAE_INFO-618: Total number of nets in the design is 3865,  12.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1568.5 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1568.5 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:01 mem=1568.5M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_I6VoIN/timingGraph.tgz -dir /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/opt_timing_graph_I6VoIN -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (212)      |   -0.061   |     1 (212)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1234.4M, totSessionCpu=0:04:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setDelayCalMode -SIAware false
<CMD> setDelayCalMode -engine AAE
<CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1566.16 CPU=0:00:00.0 REAL=0:00:00.0) 
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'processor' of instances=2769 and nets=3865 using extraction engine 'postRoute' at effort level 'signoff' .
rc_best rc_worst


  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2019 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 0.1 \
	 -coupling_cap_threshold_relative 1.0 \
	 -total_cap_threshold 0.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_516_20220530_20:14:03.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ" \
	 -file_name "processor" \
	 -temporary_directory_name "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ"
process_technology \
	 -technology_corner \
		"rc_best" \
		"rc_worst" \
	 -technology_library_file "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		0 \
		125




INFO (EXTGRMP-102) : Starting at 2022-May-30 20:14:04 (2022-May-30 12:14:04 GMT) on host EEX052
with pid 7004.
Running binary as: 
 /usr/eelocal/cadence/ext191/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.cmd
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.cmd"
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_516_20220530_20:14:03.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "processor"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "0"

INFO (EXTGRMP-143) : Option relative_c_threshold = "1"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option lic_queue = "0"

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "0"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "300"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"

INFO (EXTGRMP-143) : Option change_overhang_direction = "false"

INFO (EXTGRMP-143) : Option ubump_subckt_file = ""

INFO (EXTGRMP-143) : Option tsv_subckt_file = ""

INFO (EXTGRMP-143) : Option LEF files =
"/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"

INFO (EXTGRMP-143) : Option DEF files =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.def.gz"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-253) : Extraction started at Mon May 30 20:14:04 2022.

INFO (EXTHPY-232) : Preprocessing stage started at Mon May 30 20:14:04 2022.

INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.def.gz


INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef

WARNING (EXTGRMP-605) : Layer "poly" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "active" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 27 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 INV_X1 INV_X16 INV_X2
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-195) : Reading VIAS section.

INFO (EXTGRMP-195) : Reading COMPONENTS section.

INFO (EXTGRMP-195) : Reading PINS section.

INFO (EXTGRMP-195) : Reading NETS section.

INFO (EXTGRMP-195) : Reading SPECIALNETS section.

INFO (EXTGRMP-516) : Logical pin(s) is/are detected. Please see /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor.logicalpins for the list of logical pin(s) found.


INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.


INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 


INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.


INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/qrc.def.gz

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 90%

INFO (EXTGRMP-689) : CPU time for this stage is considerably lower than the clock  time.
Check disk/network slowness on the corresponding machine(s).
Consider using /tmp for the temporary_directory_name in the command file and copy the design and tech files to local directory.

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.

INFO (EXTHPY-102) : Processing of gray data completed successfully.

INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon May 30 20:14:13 2022.

INFO (EXTHPY-247) : Preprocessing stage duration: 00:00:09.

INFO (EXTHPY-173) : Capacitance extraction started at Mon May 30 20:14:13 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon May 30 20:14:16 2022.

INFO (EXTHPY-248) : Capacitance extraction duration: 00:00:02.

INFO (EXTHPY-175) : Output generation started at Mon May 30 20:14:16 2022.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

WARNING (EXTGRMP-574) : There are 57 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon May 30 20:14:17 2022.

INFO (EXTHPY-249) : Output generation duration: 00:00:01.

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage duration: 00:00:10.
 Capacitance extraction duration: 00:00:02.
 Output generation duration: 00:00:01.

INFO (EXTHPY-254) : Extraction completed successfully at Mon May 30 20:14:17 2022.

Ending at 2022-May-30 20:14:18 (2022-May-30 12:14:18 GMT).

 Tool:                    Cadence Quantus Extraction 64-bit
 Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
 IR Build No:             062 
 Techfile:                
    rc_best
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/_qrc_techdir/rc_best/qrcTechFile
; version: 13.1.0-p102
    rc_worst
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/_qrc_techdir/rc_worst/qrcTechFile
; version: 13.1.0-p102 
 License(s) used:         1 of QTS300 
 User Name:               cmfanab
 Host Name:               EEX052
 Host OS Release:         Linux 3.10.0-1160.53.1.el7.x86_64
 Host OS Version:         #1 SMP Fri Jan 14 13:59:45 UTC 2022
 Run duration:            00:00:04 CPU time, 00:00:14 clock time
 Max (Total) memory used: 312 MB
 Max (CPU) memory used:   780 MB
 Max Temp-Directory used: 7 MB
 Nets/hour:               6021K nets/CPU-hr, 1720K nets/clock-hr
 Design data:
    Components:           2769
    Phy components:       0
    Nets:                 6691
    Unconnected pins:     57
 Warning messages:        6
 Error messages:          0

Exit code 0.
Cadence Quantus Extraction completed successfully at 2022-May-30 20:14:18
(2022-May-30 12:14:18 GMT).
*** qrc completed. ***
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1566.164M)
Following parasitics specified for RC corner rc_best:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_best_0.spef.gz (spef)
Following parasitics specified for RC corner rc_worst:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_worst_125.spef.gz (spef)
		Cell processor has spef /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_worst_125.spef.gz specified
		Cell processor has spef /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_best_0.spef.gz specified
Start spef parsing (MEM=1566.16).
SPEF file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_worst_125.spef.gz.
Number of Resistors     : 35220
Number of Ground Caps   : 15831
Number of Coupling Caps : 0

SPEF file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_DouNVZ/processor_rc_best_0.spef.gz.
Number of Resistors     : 35220
Number of Ground Caps   : 15831
Number of Coupling Caps : 0

End spef parsing (MEM=1494.18 CPU=0:00:01.4 REAL=0:00:00.0).
Cell processor, hinst 
Done read_parasitics... (cpu: 0:00:02.0 real: 0:00:02.0 mem: 1484.914M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1494.45)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=1574.55 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1566.55 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:24 mem=1566.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (215)      |   -0.043   |     1 (215)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.744%
------------------------------------------------------------
Reported timing to dir reports/signoffTimingReports
Total CPU time: 21.68 sec
Total Real time: 25.0 sec
Total Memory Usage: 1485.816406 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -signoff -si -hold -outDir reports/signoffTimingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'processor' of instances=2769 and nets=3865 using extraction engine 'postRoute' at effort level 'signoff' .
rc_best rc_worst


  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2019 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 0.1 \
	 -coupling_cap_threshold_relative 1.0 \
	 -total_cap_threshold 0.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_516_20220530_20:14:27.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ" \
	 -file_name "processor" \
	 -temporary_directory_name "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ"
process_technology \
	 -technology_corner \
		"rc_best" \
		"rc_worst" \
	 -technology_library_file "/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		0 \
		125




INFO (EXTGRMP-102) : Starting at 2022-May-30 20:14:29 (2022-May-30 12:14:29 GMT) on host EEX052
with pid 8163.
Running binary as: 
 /usr/eelocal/cadence/ext191/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.cmd
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.cmd"
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_516_20220530_20:14:27.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "processor"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "0"

INFO (EXTGRMP-143) : Option relative_c_threshold = "1"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option lic_queue = "0"

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "0"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "300"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"

INFO (EXTGRMP-143) : Option change_overhang_direction = "false"

INFO (EXTGRMP-143) : Option ubump_subckt_file = ""

INFO (EXTGRMP-143) : Option tsv_subckt_file = ""

INFO (EXTGRMP-143) : Option LEF files =
"/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"

INFO (EXTGRMP-143) : Option DEF files =
"/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.def.gz"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-253) : Extraction started at Mon May 30 20:14:29 2022.

INFO (EXTHPY-232) : Preprocessing stage started at Mon May 30 20:14:29 2022.

INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.def.gz


INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef

WARNING (EXTGRMP-605) : Layer "poly" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "active" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 27 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 INV_X1 INV_X16 INV_X2
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-195) : Reading VIAS section.

INFO (EXTGRMP-195) : Reading COMPONENTS section.

INFO (EXTGRMP-195) : Reading PINS section.

INFO (EXTGRMP-195) : Reading NETS section.

INFO (EXTGRMP-195) : Reading SPECIALNETS section.

INFO (EXTGRMP-516) : Logical pin(s) is/are detected. Please see /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor.logicalpins for the list of logical pin(s) found.


INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.


INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 


INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.


INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/qrc.def.gz

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 90%

INFO (EXTGRMP-689) : CPU time for this stage is considerably lower than the clock  time.
Check disk/network slowness on the corresponding machine(s).
Consider using /tmp for the temporary_directory_name in the command file and copy the design and tech files to local directory.

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.

INFO (EXTHPY-102) : Processing of gray data completed successfully.

INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon May 30 20:14:38 2022.

INFO (EXTHPY-247) : Preprocessing stage duration: 00:00:09.

INFO (EXTHPY-173) : Capacitance extraction started at Mon May 30 20:14:38 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon May 30 20:14:41 2022.

INFO (EXTHPY-248) : Capacitance extraction duration: 00:00:02.

INFO (EXTHPY-175) : Output generation started at Mon May 30 20:14:41 2022.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

WARNING (EXTGRMP-574) : There are 57 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon May 30 20:14:41 2022.

INFO (EXTHPY-249) : Output generation duration: 00:00:00.

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage duration: 00:00:10.
 Capacitance extraction duration: 00:00:02.
 Output generation duration: 00:00:00.

INFO (EXTHPY-254) : Extraction completed successfully at Mon May 30 20:14:42 2022.

Ending at 2022-May-30 20:14:43 (2022-May-30 12:14:43 GMT).

 Tool:                    Cadence Quantus Extraction 64-bit
 Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
 IR Build No:             062 
 Techfile:                
    rc_best
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/_qrc_techdir/rc_best/qrcTechFile
; version: 13.1.0-p102
    rc_worst
/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/_qrc_techdir/rc_worst/qrcTechFile
; version: 13.1.0-p102 
 License(s) used:         1 of QTS300 
 User Name:               cmfanab
 Host Name:               EEX052
 Host OS Release:         Linux 3.10.0-1160.53.1.el7.x86_64
 Host OS Version:         #1 SMP Fri Jan 14 13:59:45 UTC 2022
 Run duration:            00:00:04 CPU time, 00:00:14 clock time
 Max (Total) memory used: 312 MB
 Max (CPU) memory used:   780 MB
 Max Temp-Directory used: 7 MB
 Nets/hour:               6021K nets/CPU-hr, 1720K nets/clock-hr
 Design data:
    Components:           2769
    Phy components:       0
    Nets:                 6691
    Unconnected pins:     57
 Warning messages:        6
 Error messages:          0

Exit code 0.
Cadence Quantus Extraction completed successfully at 2022-May-30 20:14:43
(2022-May-30 12:14:43 GMT).
*** qrc completed. ***
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1487.285M)
Following parasitics specified for RC corner rc_best:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_best_0.spef.gz (spef)
Following parasitics specified for RC corner rc_worst:
	/tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_worst_125.spef.gz (spef)
		Cell processor has spef /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_worst_125.spef.gz specified
		Cell processor has spef /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_best_0.spef.gz specified
Start spef parsing (MEM=1464.87).
SPEF file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_worst_125.spef.gz.
Number of Resistors     : 35220
Number of Ground Caps   : 15831
Number of Coupling Caps : 0

SPEF file /tmp/innovus_temp_516_EEX052_cmfanab_NA0EBd/tmp_qrc_GRS5tJ/processor_rc_best_0.spef.gz.
Number of Resistors     : 35220
Number of Ground Caps   : 15831
Number of Coupling Caps : 0

End spef parsing (MEM=1475.88 CPU=0:00:01.2 REAL=0:00:00.0).
Cell processor, hinst 
Done read_parasitics... (cpu: 0:00:02.0 real: 0:00:03.0 mem: 1468.617M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1478.15)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
End delay calculation. (MEM=1518.25 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1518.25 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:45 mem=1518.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 analysis_fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Density: 56.744%
------------------------------------------------------------
Reported timing to dir reports/signoffTimingReports
Total CPU time: 20.81 sec
Total Real time: 23.0 sec
Total Memory Usage: 1436.828125 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2  FILLCELL_X1}
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 305 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 56 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 183 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 572 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 2896 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 4012 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 4012 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign db/processor_new_postroute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/30 20:14:50, mem=1084.4M)
% Begin Save ccopt configuration ... (date=05/30 20:14:50, mem=1084.4M)
% End Save ccopt configuration ... (date=05/30 20:14:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.5M, current mem=1084.5M)
% Begin Save netlist data ... (date=05/30 20:14:50, mem=1084.5M)
Writing Binary DB to db/processor_new_postroute.enc.dat.tmp/processor.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/30 20:14:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.5M, current mem=1084.5M)
Saving symbol-table file ...
Saving congestion map file db/processor_new_postroute.enc.dat.tmp/processor.route.congmap.gz ...
% Begin Save AAE data ... (date=05/30 20:14:51, mem=1084.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/30 20:14:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.5M, current mem=1084.5M)
Saving preference file db/processor_new_postroute.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/30 20:14:51, mem=1084.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/30 20:14:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1084.8M, current mem=1084.8M)
Saving PG file db/processor_new_postroute.enc.dat.tmp/processor.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon May 30 20:14:52 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1469.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/30 20:14:52, mem=1084.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/30 20:14:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.8M, current mem=1084.8M)
% Begin Save routing data ... (date=05/30 20:14:52, mem=1084.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1469.4M) ***
% End Save routing data ... (date=05/30 20:14:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1084.8M, current mem=1084.8M)
Saving property file db/processor_new_postroute.enc.dat.tmp/processor.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1472.4M) ***
#Saving pin access data to file db/processor_new_postroute.enc.dat.tmp/processor.apa ...
#
% Begin Save power constraints data ... (date=05/30 20:14:53, mem=1084.8M)
% End Save power constraints data ... (date=05/30 20:14:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.8M, current mem=1084.8M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design processor_new_postroute.enc.dat.tmp
#% End save design ... (date=05/30 20:14:58, total cpu=0:00:05.8, real=0:00:08.0, peak res=1085.6M, current mem=1085.6M)
*** Message Summary: 0 warning(s), 0 error(s)

 *** Starting Verify Geometry (MEM: 1465.4) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.3  MEM: 129.7M)

<CMD> verifyConnectivity -type all -report reports/processor_new.connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon May 30 20:14:59 2022

Design Name: processor
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (116.2800, 114.2400)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin aluout[7] of net aluout[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[6] of net aluout[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[5] of net aluout[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[4] of net aluout[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[3] of net aluout[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[2] of net aluout[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[1] of net aluout[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin aluout[0] of net aluout[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin reset of net reset has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon May 30 20:15:00 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> summaryReport -outdir reports/summaryReport
Start to collect the design information.
Build netlist information for Cell processor.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file reports/summaryReport/processor.main.htm.ascii
<CMD> report_area -out_file reports/processor_new.routed.area.rpt
<CMD> report_power -outfile reports/processor_new.routed.power.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.95V	    VDD
Using Power View: analysis_slow.
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1593.07)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
End delay calculation. (MEM=1633.18 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1633.18 CPU=0:00:01.1 REAL=0:00:01.0)

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.34MB/2821.30MB/1284.35MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.46MB/2821.30MB/1284.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.50MB/2821.30MB/1284.50MB)

Begin Processing Signal Activity


Starting Levelizing
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT)
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 10%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 20%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 30%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 40%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 50%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 60%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 70%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 80%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 90%

Finished Levelizing
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT)

Starting Activity Propagation
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 10%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 20%

Finished Activity Propagation
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.80MB/2821.30MB/1284.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT)
 ... Calculating switching power
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 10%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 20%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 30%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 40%
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 50%
 ... Calculating internal and leakage power
2022-May-30 20:15:01 (2022-May-30 12:15:01 GMT): 60%
2022-May-30 20:15:02 (2022-May-30 12:15:02 GMT): 70%
2022-May-30 20:15:02 (2022-May-30 12:15:02 GMT): 80%
2022-May-30 20:15:02 (2022-May-30 12:15:02 GMT): 90%

Finished Calculating power
2022-May-30 20:15:02 (2022-May-30 12:15:02 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1285.25MB/2821.30MB/1285.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1285.25MB/2821.30MB/1285.32MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1285.32MB/2821.30MB/1285.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1285.32MB/2821.30MB/1285.32MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.17774694 	   48.6231%
Total Switching Power:       0.11438906 	   31.2914%
Total Leakage Power:         0.07342470 	   20.0855%
Total Power:                 0.36556070
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1285.52MB/2821.30MB/1285.62MB)


Output file is reports/processor_new.routed.power.rpt.
<CMD> report_timing -machine_readable -max_paths 100 -max_slack 100.0 -min_slack -100.0 -late > processor_new_setup.mtarpt
<CMD> report_timing -machine_readable -max_paths 100 -max_slack 100.0 -min_slack -100.0 -early > processor_new_hold.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1608.77)
End delay calculation. (MEM=1633.18 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1633.18 CPU=0:00:01.1 REAL=0:00:01.0)
<CMD> rcOut -spef results/processor_new.spef -rc_corner rc_worst
RC Out has the following PVT Info:
   RC:rc_worst, Operating temperature 125 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.5  MEM= 1665.2M)
<CMD> write_sdf results/processor_new.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1640.78)
End delay calculation. (MEM=1633.46 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1633.46 CPU=0:00:02.2 REAL=0:00:02.0)
<CMD> saveNetlist results/processor_new.routed.v
Writing Netlist "results/processor_new.routed.v" ...
<CMD> streamOut results/processor_new.gds -mapFile streamOut.map -merge /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds -stripes 1 -units 10000 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 10000 ******
	****** unit scaling factor = 5 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 30
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    205                             COMP
    206                          DIEAREA
    195                          metal10
    193                          metal10
    192                          metal10
    191                          metal10
    190                          metal10
    189                             via9
    188                             via9
    184                             via9
    174                           metal9
    172                           metal9
    171                           metal9
    170                           metal9
    169                           metal9
    168                             via8
    167                             via8
    163                             via8
    153                           metal8
    151                           metal8
    150                           metal8
    149                           metal8
    148                           metal8
    147                             via7
    146                             via7
    142                             via7
    136                           metal7
    135                           metal7
    134                           metal7
    133                           metal7
    132                           metal7
    131                           metal7
    130                           metal7
    129                           metal7
    128                           metal7
    127                           metal7
    126                             via6
    125                             via6
    124                             via6
    123                             via6
    122                             via6
    121                             via6
    196                          metal10
    58                              via3
    57                              via3
    50                            metal3
    107                           metal6
    46                            metal3
    45                            metal3
    44                            metal3
    63                              via3
    120                             via6
    43                            metal3
    199                          metal10
    62                              via3
    178                           metal9
    41                              via2
    22                            metal2
    173                           metal9
    40                              via2
    175                           metal9
    37                              via2
    36                              via2
    165                             via8
    31                            metal2
    88                            metal5
    29                            metal2
    86                            metal5
    105                             via5
    143                             via7
    9                             metal1
    66                            metal4
    42                              via2
    23                            metal2
    99                              via5
    152                           metal8
    19                              via1
    8                             metal1
    65                            metal4
    84                              via4
    164                             via8
    30                            metal2
    87                            metal5
    141                             via7
    7                             metal1
    145                             via7
    6                             metal1
    64                            metal4
    83                              via4
    177                           metal9
    39                              via2
    154                           metal8
    16                              via1
    5                             metal1
    81                              via4
    176                           metal9
    38                              via2
    15                              via1
    144                             via7
    10                            metal1
    67                            metal4
    185                             via9
    51                            metal3
    108                           metal6
    162                             via8
    28                            metal2
    1                             metal1
    157                           metal8
    20                              via1
    186                             via9
    52                            metal3
    109                           metal6
    2                             metal1
    21                              via1
    78                              via4
    166                             via8
    27                            metal2
    85                            metal5
    104                             via5
    4                             metal1
    155                           metal8
    17                              via1
    183                             via9
    49                            metal3
    156                           metal8
    18                              via1
    47                            metal3
    24                            metal2
    100                             via5
    187                             via9
    48                            metal3
    106                           metal6
    25                            metal2
    3                             metal1
    79                              via4
    26                            metal2
    102                             via5
    197                          metal10
    59                              via3
    198                          metal10
    60                              via3
    194                          metal10
    61                              via3
    68                            metal4
    69                            metal4
    70                            metal4
    71                            metal4
    72                            metal4
    73                            metal4
    80                              via4
    82                              via4
    89                            metal5
    90                            metal5
    91                            metal5
    92                            metal5
    93                            metal5
    94                            metal5
    101                             via5
    103                             via5
    110                           metal6
    111                           metal6
    112                           metal6
    113                           metal6
    114                           metal6
    115                           metal6
    203                          metal10
    202                          metal10
    201                          metal10
    200                          metal10
    182                           metal9
    181                           metal9
    180                           metal9
    179                           metal9
    161                           metal8
    160                           metal8
    159                           metal8
    158                           metal8
    140                           metal7
    139                           metal7
    138                           metal7
    137                           metal7
    117                           metal6
    56                            metal3
    55                            metal3
    54                            metal3
    53                            metal3
    32                            metal2
    98                            metal5
    96                            metal5
    76                            metal4
    33                            metal2
    75                            metal4
    97                            metal5
    74                            metal4
    77                            metal4
    118                           metal6
    11                            metal1
    119                           metal6
    12                            metal1
    95                            metal5
    14                            metal1
    34                            metal2
    116                           metal6
    35                            metal2
    13                            metal1


Stream Out Information Processed for GDS version 3:
Units: 10000 DBU

Object                             Count
----------------------------------------
Instances                           6781

Ports/Pins                             1
    metal layer metal5                 1

Nets                               30117
    metal layer metal1              2535
    metal layer metal2             16999
    metal layer metal3              9107
    metal layer metal4              1421
    metal layer metal5                47
    metal layer metal6                 8

    Via Instances                  20045

Special Nets                         232
    metal layer metal1               222
    metal layer metal9                 4
    metal layer metal10                6

    Via Instances                   2010

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                3331
    metal layer metal1               388
    metal layer metal2              2359
    metal layer metal3               540
    metal layer metal4                40
    metal layer metal5                 1
    metal layer metal6                 1
    metal layer metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds to register cell name ......
Merging GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds ......
	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3.
	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has units: 10000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > processor_new_hold.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1648.79)
End delay calculation. (MEM=1665.2 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1665.2 CPU=0:00:01.2 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report processor_new_hold.mtarpt
Parsing file processor_new_hold.mtarpt...
**WARN: (IMPGTD-801):	File (processor_new_hold.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report processor_new_hold.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Name: processor
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1640.78)
End delay calculation. (MEM=1665.2 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1665.2 CPU=0:00:01.1 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> load_timing_debug_report -name default_report processor_new_hold.mtarpt
Parsing file processor_new_hold.mtarpt...
**WARN: (IMPGTD-801):	File (processor_new_hold.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report processor_new_hold.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> load_timing_debug_report -name default_report processor_new_hold.mtarpt
Parsing file processor_new_hold.mtarpt...
**WARN: (IMPGTD-801):	File (processor_new_hold.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report processor_new_hold.mtarpt failed.
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > processor_new_setup.mtarpt
<CMD> load_timing_debug_report -name default_report processor_new_setup.mtarpt
Parsing file processor_new_setup.mtarpt...
**WARN: (IMPGTD-801):	File (processor_new_setup.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report processor_new_setup.mtarpt failed.

--------------------------------------------------------------------------------
Exiting Innovus on Mon May 30 20:22:22 2022
  Total CPU time:     0:06:29
  Total real time:    0:13:10
  Peak memory (main): 1290.73MB


*** Memory Usage v#1 (Current mem = 1673.195M, initial mem = 268.238M) ***
*** Message Summary: 35922 warning(s), 529 error(s)

--- Ending "Innovus" (totcpu=0:06:19, real=0:13:08, mem=1673.2M) ---
