// Seed: 3391342895
module module_0 ();
  always begin : LABEL_0
    if (1) id_1(1'b0);
  end
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  assign (supply1, weak0) id_1 = 1'b0;
  assign id_2 = id_3;
  module_0 modCall_1 ();
  id_8(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(1), .id_5(), .id_6({id_0 == id_1{1}})
  );
endmodule
