

================================================================
== Vitis HLS Report for 'stencil_Pipeline_stencil_label1_stencil_label2'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39064|    39064|  0.195 ms|  0.195 ms|  39064|  39064|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stencil_label1_stencil_label2  |    39062|    39062|         8|          5|          1|  7812|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      511|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    27|        0|      180|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      187|    -|
|Register             |        -|     -|      537|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    27|      537|      878|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  27|  0| 180|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_354_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_2_fu_386_p2    |         +|   0|  0|  20|          13|           1|
    |add_ln12_4_fu_396_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_5_fu_440_p2    |         +|   0|  0|  20|          13|           1|
    |add_ln12_7_fu_465_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_fu_322_p2      |         +|   0|  0|  20|          13|           1|
    |add_ln13_1_fu_475_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln13_2_fu_504_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_3_fu_508_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_4_fu_512_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_5_fu_516_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_6_fu_521_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_fu_451_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln4_fu_413_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln7_fu_269_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln8_fu_479_p2       |         +|   0|  0|  13|           6|           1|
    |empty_6_fu_295_p2       |         +|   0|  0|  14|           7|           1|
    |p_mid1_fu_343_p2        |         +|   0|  0|  14|           7|           2|
    |sol_d0                  |         +|   0|  0|  32|          32|          32|
    |icmp_ln7_fu_263_p2      |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln8_fu_281_p2      |      icmp|   0|  0|  10|           6|           3|
    |select_ln4_1_fu_348_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln4_2_fu_406_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln4_fu_287_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln7_fu_301_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 511|         398|         309|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_r_load               |   9|          2|    7|         14|
    |c_fu_76                               |   9|          2|    6|         12|
    |indvar_flatten_fu_84                  |   9|          2|   13|         26|
    |orig_address0                         |  31|          6|   13|         78|
    |orig_address1                         |  26|          5|   13|         65|
    |r_fu_80                               |   9|          2|    7|         14|
    |reg_236                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 187|         39|  115|        325|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln12_3_reg_653               |  13|   0|   13|          0|
    |add_ln12_6_reg_694               |  13|   0|   13|          0|
    |add_ln13_1_reg_729               |  32|   0|   32|          0|
    |add_ln13_reg_709                 |  32|   0|   32|          0|
    |add_ln_reg_628                   |  13|   0|   13|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_fu_76                          |   6|   0|    6|          0|
    |empty_6_reg_623                  |   7|   0|    7|          0|
    |icmp_ln7_reg_600                 |   1|   0|    1|          0|
    |icmp_ln8_reg_610                 |   1|   0|    1|          0|
    |indvar_flatten_fu_84             |  13|   0|   13|          0|
    |mul_ln12_1_reg_669               |  32|   0|   32|          0|
    |mul_ln12_2_reg_684               |  32|   0|   32|          0|
    |mul_ln12_3_reg_689               |  32|   0|   32|          0|
    |mul_ln12_4_reg_714               |  32|   0|   32|          0|
    |mul_ln12_5_reg_719               |  32|   0|   32|          0|
    |mul_ln12_6_reg_734               |  32|   0|   32|          0|
    |mul_ln12_7_reg_739               |  32|   0|   32|          0|
    |mul_ln12_8_reg_744               |  32|   0|   32|          0|
    |mul_ln12_reg_664                 |  32|   0|   32|          0|
    |r_fu_80                          |   7|   0|    7|          0|
    |r_load_reg_604                   |   7|   0|    7|          0|
    |reg_236                          |  32|   0|   32|          0|
    |reg_241                          |  32|   0|   32|          0|
    |select_ln4_reg_616               |   6|   0|    6|          0|
    |zext_ln12_reg_633                |  13|   0|   64|         51|
    |zext_ln12_reg_633_pp0_iter1_reg  |  13|   0|   64|         51|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 537|   0|  639|        102|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|orig_address0  |  out|   13|   ap_memory|                                            orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                            orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                            orig|         array|
|orig_address1  |  out|   13|   ap_memory|                                            orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                            orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                            orig|         array|
|filter_load    |   in|   32|     ap_none|                                     filter_load|        scalar|
|filter_load_1  |   in|   32|     ap_none|                                   filter_load_1|        scalar|
|filter_load_2  |   in|   32|     ap_none|                                   filter_load_2|        scalar|
|filter_load_3  |   in|   32|     ap_none|                                   filter_load_3|        scalar|
|filter_load_4  |   in|   32|     ap_none|                                   filter_load_4|        scalar|
|filter_load_5  |   in|   32|     ap_none|                                   filter_load_5|        scalar|
|filter_load_6  |   in|   32|     ap_none|                                   filter_load_6|        scalar|
|filter_load_7  |   in|   32|     ap_none|                                   filter_load_7|        scalar|
|filter_load_8  |   in|   32|     ap_none|                                   filter_load_8|        scalar|
|sol_address0   |  out|   13|   ap_memory|                                             sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                             sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                             sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                             sol|         array|
+---------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.01>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 16 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 17 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 18 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 19 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 20 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 21 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 22 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 23 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 24 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %stencil_label3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [stencil.c:7]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln7 = icmp_eq  i13 %indvar_flatten_load, i13 7812" [stencil.c:7]   --->   Operation 31 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.75ns)   --->   "%add_ln7 = add i13 %indvar_flatten_load, i13 1" [stencil.c:7]   --->   Operation 32 'add' 'add_ln7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc29, void %for.end31.exitStub" [stencil.c:7]   --->   Operation 33 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [stencil.c:8]   --->   Operation 34 'load' 'c_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_load = load i7 %r"   --->   Operation 35 'load' 'r_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp_eq  i6 %c_load, i6 62" [stencil.c:8]   --->   Operation 36 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.29ns)   --->   "%select_ln4 = select i1 %icmp_ln8, i6 0, i6 %c_load" [stencil.c:4]   --->   Operation 37 'select' 'select_ln4' <Predicate = (!icmp_ln7)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%empty_6 = add i7 %r_load, i7 1"   --->   Operation 38 'add' 'empty_6' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i7 %empty_6, i7 %r_load" [stencil.c:7]   --->   Operation 39 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln7, i6 %select_ln4" [stencil.c:12]   --->   Operation 40 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i13 %add_ln" [stencil.c:12]   --->   Operation 41 'zext' 'zext_ln12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln12" [stencil.c:12]   --->   Operation 42 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%orig_load = load i13 %orig_addr" [stencil.c:12]   --->   Operation 43 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%add_ln12 = add i13 %add_ln, i13 1" [stencil.c:12]   --->   Operation 44 'add' 'add_ln12' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i13 %add_ln12" [stencil.c:12]   --->   Operation 45 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_1" [stencil.c:12]   --->   Operation 46 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.24ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [stencil.c:12]   --->   Operation 47 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln8 = store i13 %add_ln7, i13 %indvar_flatten" [stencil.c:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln8 = store i7 %select_ln7, i7 %r" [stencil.c:8]   --->   Operation 49 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%p_mid1 = add i7 %r_load, i7 2"   --->   Operation 50 'add' 'p_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln4_1 = select i1 %icmp_ln8, i7 %p_mid1, i7 %empty_6" [stencil.c:4]   --->   Operation 51 'select' 'select_ln4_1' <Predicate = (!icmp_ln7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%orig_load = load i13 %orig_addr" [stencil.c:12]   --->   Operation 52 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [stencil.c:12]   --->   Operation 53 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "%add_ln12_1 = add i13 %add_ln, i13 2" [stencil.c:12]   --->   Operation 54 'add' 'add_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i13 %add_ln12_1" [stencil.c:12]   --->   Operation 55 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_2" [stencil.c:12]   --->   Operation 56 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.24ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [stencil.c:12]   --->   Operation 57 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln12_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln4_1, i6 %select_ln4" [stencil.c:12]   --->   Operation 58 'bitconcatenate' 'add_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i13 %add_ln12_3" [stencil.c:12]   --->   Operation 59 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_3" [stencil.c:12]   --->   Operation 60 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.24ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [stencil.c:12]   --->   Operation 61 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [stencil.c:12]   --->   Operation 62 'mul' 'mul_ln12' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (3.17ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [stencil.c:12]   --->   Operation 63 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (1.24ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [stencil.c:12]   --->   Operation 64 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 65 [1/2] (1.24ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [stencil.c:12]   --->   Operation 65 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 66 [1/1] (0.75ns)   --->   "%add_ln12_2 = add i13 %add_ln12_3, i13 1" [stencil.c:12]   --->   Operation 66 'add' 'add_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i13 %add_ln12_2" [stencil.c:12]   --->   Operation 67 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_4" [stencil.c:12]   --->   Operation 68 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.24ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [stencil.c:12]   --->   Operation 69 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 70 [1/1] (0.75ns)   --->   "%add_ln12_4 = add i13 %add_ln12_3, i13 2" [stencil.c:12]   --->   Operation 70 'add' 'add_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i13 %add_ln12_4" [stencil.c:12]   --->   Operation 71 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_5" [stencil.c:12]   --->   Operation 72 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.24ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [stencil.c:12]   --->   Operation 73 'load' 'orig_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln4)   --->   "%select_ln4_2 = select i1 %icmp_ln8, i7 3, i7 2" [stencil.c:4]   --->   Operation 74 'select' 'select_ln4_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln4 = add i7 %r_load, i7 %select_ln4_2" [stencil.c:4]   --->   Operation 75 'add' 'add_ln4' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (3.17ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [stencil.c:12]   --->   Operation 76 'mul' 'mul_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (3.17ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [stencil.c:12]   --->   Operation 77 'mul' 'mul_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (1.24ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [stencil.c:12]   --->   Operation 78 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 79 [1/2] (1.24ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [stencil.c:12]   --->   Operation 79 'load' 'orig_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln12_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln4, i6 %select_ln4" [stencil.c:12]   --->   Operation 80 'bitconcatenate' 'add_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i13 %add_ln12_6" [stencil.c:12]   --->   Operation 81 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_6" [stencil.c:12]   --->   Operation 82 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (1.24ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [stencil.c:12]   --->   Operation 83 'load' 'orig_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 84 [1/1] (0.75ns)   --->   "%add_ln12_5 = add i13 %add_ln12_6, i13 1" [stencil.c:12]   --->   Operation 84 'add' 'add_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i13 %add_ln12_5" [stencil.c:12]   --->   Operation 85 'zext' 'zext_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_7" [stencil.c:12]   --->   Operation 86 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.24ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [stencil.c:12]   --->   Operation 87 'load' 'orig_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%add_ln13 = add i32 %mul_ln12_1, i32 %mul_ln12" [stencil.c:13]   --->   Operation 88 'add' 'add_ln13' <Predicate = (!icmp_ln7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 89 [1/1] (3.17ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [stencil.c:12]   --->   Operation 89 'mul' 'mul_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [stencil.c:12]   --->   Operation 90 'mul' 'mul_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (1.24ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [stencil.c:12]   --->   Operation 91 'load' 'orig_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 92 [1/2] (1.24ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [stencil.c:12]   --->   Operation 92 'load' 'orig_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 93 [1/1] (0.75ns)   --->   "%add_ln12_7 = add i13 %add_ln12_6, i13 2" [stencil.c:12]   --->   Operation 93 'add' 'add_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i13 %add_ln12_7" [stencil.c:12]   --->   Operation 94 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_8" [stencil.c:12]   --->   Operation 95 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.24ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [stencil.c:12]   --->   Operation 96 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 97 [1/1] (0.88ns)   --->   "%add_ln13_1 = add i32 %mul_ln12_2, i32 %mul_ln12_3" [stencil.c:13]   --->   Operation 97 'add' 'add_ln13_1' <Predicate = (!icmp_ln7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln8 = add i6 %select_ln4, i6 1" [stencil.c:8]   --->   Operation 98 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln8 = store i6 %add_ln8, i6 %c" [stencil.c:8]   --->   Operation 99 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 100 [1/1] (3.17ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [stencil.c:12]   --->   Operation 100 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (3.17ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [stencil.c:12]   --->   Operation 101 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/2] (1.24ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [stencil.c:12]   --->   Operation 102 'load' 'orig_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 103 [1/1] (3.17ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [stencil.c:12]   --->   Operation 103 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @stencil_label1_stencil_label2_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7812, i64 7812, i64 7812"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [stencil.c:5]   --->   Operation 107 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_2 = add i32 %add_ln13_1, i32 %add_ln13" [stencil.c:13]   --->   Operation 108 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_3 = add i32 %mul_ln12_4, i32 %mul_ln12_5" [stencil.c:13]   --->   Operation 109 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_4 = add i32 %mul_ln12_7, i32 %mul_ln12_8" [stencil.c:13]   --->   Operation 110 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 111 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_5 = add i32 %add_ln13_4, i32 %mul_ln12_6" [stencil.c:13]   --->   Operation 111 'add' 'add_ln13_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_6 = add i32 %add_ln13_5, i32 %add_ln13_3" [stencil.c:13]   --->   Operation 112 'add' 'add_ln13_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_7 = add i32 %add_ln13_6, i32 %add_ln13_2" [stencil.c:13]   --->   Operation 113 'add' 'add_ln13_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln12" [stencil.c:16]   --->   Operation 114 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.24ns)   --->   "%store_ln16 = store i32 %add_ln13_7, i13 %sol_addr" [stencil.c:16]   --->   Operation 115 'store' 'store_ln16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln8 = br void %stencil_label3" [stencil.c:8]   --->   Operation 116 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ filter_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 011111000]
r                   (alloca           ) [ 010000000]
indvar_flatten      (alloca           ) [ 010000000]
specinterface_ln0   (specinterface    ) [ 000000000]
specinterface_ln0   (specinterface    ) [ 000000000]
filter_load_8_read  (read             ) [ 011111110]
filter_load_7_read  (read             ) [ 011111100]
filter_load_6_read  (read             ) [ 011111100]
filter_load_5_read  (read             ) [ 001111000]
filter_load_4_read  (read             ) [ 001111000]
filter_load_3_read  (read             ) [ 001110000]
filter_load_2_read  (read             ) [ 001110000]
filter_load_1_read  (read             ) [ 001100000]
filter_load_read    (read             ) [ 001100000]
store_ln0           (store            ) [ 000000000]
store_ln0           (store            ) [ 000000000]
store_ln0           (store            ) [ 000000000]
br_ln0              (br               ) [ 000000000]
indvar_flatten_load (load             ) [ 000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000]
icmp_ln7            (icmp             ) [ 011111000]
add_ln7             (add              ) [ 000000000]
br_ln7              (br               ) [ 000000000]
c_load              (load             ) [ 000000000]
r_load              (load             ) [ 001110000]
icmp_ln8            (icmp             ) [ 001110000]
select_ln4          (select           ) [ 001111000]
empty_6             (add              ) [ 001000000]
select_ln7          (select           ) [ 000000000]
add_ln              (bitconcatenate   ) [ 001000000]
zext_ln12           (zext             ) [ 011111111]
orig_addr           (getelementptr    ) [ 001000000]
add_ln12            (add              ) [ 000000000]
zext_ln12_1         (zext             ) [ 000000000]
orig_addr_1         (getelementptr    ) [ 001000000]
store_ln8           (store            ) [ 000000000]
store_ln8           (store            ) [ 000000000]
p_mid1              (add              ) [ 000000000]
select_ln4_1        (select           ) [ 000000000]
orig_load           (load             ) [ 000100000]
orig_load_1         (load             ) [ 000100000]
add_ln12_1          (add              ) [ 000000000]
zext_ln12_2         (zext             ) [ 000000000]
orig_addr_2         (getelementptr    ) [ 000100000]
add_ln12_3          (bitconcatenate   ) [ 000100000]
zext_ln12_3         (zext             ) [ 000000000]
orig_addr_3         (getelementptr    ) [ 000100000]
mul_ln12            (mul              ) [ 000010000]
mul_ln12_1          (mul              ) [ 000010000]
orig_load_2         (load             ) [ 000010000]
orig_load_3         (load             ) [ 000010000]
add_ln12_2          (add              ) [ 000000000]
zext_ln12_4         (zext             ) [ 000000000]
orig_addr_4         (getelementptr    ) [ 000010000]
add_ln12_4          (add              ) [ 000000000]
zext_ln12_5         (zext             ) [ 000000000]
orig_addr_5         (getelementptr    ) [ 000010000]
select_ln4_2        (select           ) [ 000000000]
add_ln4             (add              ) [ 000000000]
mul_ln12_2          (mul              ) [ 000001000]
mul_ln12_3          (mul              ) [ 000001000]
orig_load_4         (load             ) [ 000001000]
orig_load_5         (load             ) [ 000001000]
add_ln12_6          (bitconcatenate   ) [ 000001000]
zext_ln12_6         (zext             ) [ 000000000]
orig_addr_6         (getelementptr    ) [ 000001000]
add_ln12_5          (add              ) [ 000000000]
zext_ln12_7         (zext             ) [ 000000000]
orig_addr_7         (getelementptr    ) [ 000001000]
add_ln13            (add              ) [ 011101111]
mul_ln12_4          (mul              ) [ 011100111]
mul_ln12_5          (mul              ) [ 011100111]
orig_load_6         (load             ) [ 010000100]
orig_load_7         (load             ) [ 010000100]
add_ln12_7          (add              ) [ 000000000]
zext_ln12_8         (zext             ) [ 000000000]
orig_addr_8         (getelementptr    ) [ 010000100]
add_ln13_1          (add              ) [ 011100111]
add_ln8             (add              ) [ 000000000]
store_ln8           (store            ) [ 000000000]
mul_ln12_6          (mul              ) [ 001100011]
mul_ln12_7          (mul              ) [ 001100011]
orig_load_8         (load             ) [ 001000010]
mul_ln12_8          (mul              ) [ 000100001]
specloopname_ln0    (specloopname     ) [ 000000000]
empty               (speclooptripcount) [ 000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000]
specloopname_ln5    (specloopname     ) [ 000000000]
add_ln13_2          (add              ) [ 000000000]
add_ln13_3          (add              ) [ 000000000]
add_ln13_4          (add              ) [ 000000000]
add_ln13_5          (add              ) [ 000000000]
add_ln13_6          (add              ) [ 000000000]
add_ln13_7          (add              ) [ 000000000]
sol_addr            (getelementptr    ) [ 000000000]
store_ln16          (store            ) [ 000000000]
br_ln8              (br               ) [ 000000000]
ret_ln0             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_load_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_load_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_load_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filter_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sol">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil_label1_stencil_label2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="filter_load_8_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_8_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="filter_load_7_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_7_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filter_load_6_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_6_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="filter_load_5_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_5_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="filter_load_4_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_4_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="filter_load_3_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_3_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="filter_load_2_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_2_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="filter_load_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="filter_load_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="orig_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
<pin id="157" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load/1 orig_load_1/1 orig_load_2/2 orig_load_3/2 orig_load_4/3 orig_load_5/3 orig_load_6/4 orig_load_7/4 orig_load_8/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="orig_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="orig_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="orig_addr_3_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="13" slack="0"/>
<pin id="179" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="orig_addr_4_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="orig_addr_5_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="13" slack="0"/>
<pin id="195" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="orig_addr_6_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="13" slack="0"/>
<pin id="203" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="orig_addr_7_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="13" slack="0"/>
<pin id="211" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="orig_addr_8_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="13" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_8/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sol_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="13" slack="7"/>
<pin id="227" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln16_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/8 "/>
</bind>
</comp>

<comp id="236" class="1005" name="reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load orig_load_2 orig_load_4 orig_load_6 orig_load_8 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_1 orig_load_3 orig_load_5 orig_load_7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="c_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln12_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="13" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln12_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln8_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="0" index="1" bw="13" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln8_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_mid1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln4_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="1"/>
<pin id="352" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln12_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="1"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln12_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln12_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="1"/>
<pin id="368" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln12_3/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln12_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="13" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_ln12_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mul_ln12_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln12_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln12_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln12_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="1"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln12_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln4_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="3"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_2/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="3"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln12_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="3"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_2/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln12_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="3"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_3/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln12_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="0" index="1" bw="7" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="3"/>
<pin id="432" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln12_6/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln12_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln12_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_5/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln12_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln13_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln12_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="0" index="1" bw="32" slack="4"/>
<pin id="458" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_4/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mul_ln12_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="4"/>
<pin id="463" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_5/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln12_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="1"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_7/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln12_8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_8/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln13_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="1"/>
<pin id="478" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="4"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln8_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="4"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mul_ln12_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="32" slack="5"/>
<pin id="492" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_6/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_ln12_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="5"/>
<pin id="497" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_7/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="mul_ln12_8_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="6"/>
<pin id="502" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_8/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln13_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="3"/>
<pin id="506" dir="0" index="1" bw="32" slack="4"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln13_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="0" index="1" bw="32" slack="3"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln13_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln13_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="2"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln13_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln13_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/8 "/>
</bind>
</comp>

<comp id="534" class="1005" name="c_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="541" class="1005" name="r_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="548" class="1005" name="indvar_flatten_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="555" class="1005" name="filter_load_8_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="6"/>
<pin id="557" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="filter_load_8_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="filter_load_7_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="5"/>
<pin id="562" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="filter_load_7_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="filter_load_6_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="5"/>
<pin id="567" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="filter_load_6_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="filter_load_5_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="4"/>
<pin id="572" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_5_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="filter_load_4_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="4"/>
<pin id="577" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_4_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="filter_load_3_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="3"/>
<pin id="582" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_3_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="filter_load_2_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="3"/>
<pin id="587" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_2_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="filter_load_1_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2"/>
<pin id="592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_1_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="filter_load_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="icmp_ln7_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="604" class="1005" name="r_load_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln8_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="1"/>
<pin id="618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln4 "/>
</bind>
</comp>

<comp id="623" class="1005" name="empty_6_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="1"/>
<pin id="625" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="628" class="1005" name="add_ln_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="13" slack="1"/>
<pin id="630" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln "/>
</bind>
</comp>

<comp id="633" class="1005" name="zext_ln12_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="7"/>
<pin id="635" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="638" class="1005" name="orig_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="1"/>
<pin id="640" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="orig_addr_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="1"/>
<pin id="645" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="orig_addr_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="1"/>
<pin id="650" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln12_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="1"/>
<pin id="655" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_3 "/>
</bind>
</comp>

<comp id="659" class="1005" name="orig_addr_3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="1"/>
<pin id="661" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="mul_ln12_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="669" class="1005" name="mul_ln12_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="orig_addr_4_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="1"/>
<pin id="676" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="679" class="1005" name="orig_addr_5_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="1"/>
<pin id="681" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="mul_ln12_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="mul_ln12_3_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln12_6_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="1"/>
<pin id="696" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_6 "/>
</bind>
</comp>

<comp id="699" class="1005" name="orig_addr_6_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="1"/>
<pin id="701" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="704" class="1005" name="orig_addr_7_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="13" slack="1"/>
<pin id="706" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln13_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="4"/>
<pin id="711" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="714" class="1005" name="mul_ln12_4_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="3"/>
<pin id="716" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln12_4 "/>
</bind>
</comp>

<comp id="719" class="1005" name="mul_ln12_5_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln12_5 "/>
</bind>
</comp>

<comp id="724" class="1005" name="orig_addr_8_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="1"/>
<pin id="726" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_8 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln13_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="3"/>
<pin id="731" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="mul_ln12_6_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="2"/>
<pin id="736" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_6 "/>
</bind>
</comp>

<comp id="739" class="1005" name="mul_ln12_7_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="2"/>
<pin id="741" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_7 "/>
</bind>
</comp>

<comp id="744" class="1005" name="mul_ln12_8_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="142" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="149" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="149" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="149" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="275" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="281" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="278" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="287" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="326"><net_src comp="309" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="337"><net_src comp="269" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="301" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="348" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="380"><net_src comp="236" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="241" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="236" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="241" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="413" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="444"><net_src comp="428" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="459"><net_src comp="236" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="241" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="236" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="241" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="236" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="508" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="504" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="527" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="537"><net_src comp="76" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="544"><net_src comp="80" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="551"><net_src comp="84" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="558"><net_src comp="88" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="563"><net_src comp="94" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="568"><net_src comp="100" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="573"><net_src comp="106" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="578"><net_src comp="112" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="583"><net_src comp="118" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="588"><net_src comp="124" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="593"><net_src comp="130" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="598"><net_src comp="136" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="603"><net_src comp="263" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="278" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="613"><net_src comp="281" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="619"><net_src comp="287" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="626"><net_src comp="295" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="631"><net_src comp="309" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="636"><net_src comp="317" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="641"><net_src comp="142" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="646"><net_src comp="159" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="651"><net_src comp="167" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="656"><net_src comp="364" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="662"><net_src comp="175" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="667"><net_src comp="376" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="672"><net_src comp="381" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="677"><net_src comp="183" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="682"><net_src comp="191" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="687"><net_src comp="418" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="692"><net_src comp="423" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="697"><net_src comp="428" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="702"><net_src comp="199" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="707"><net_src comp="207" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="712"><net_src comp="451" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="717"><net_src comp="455" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="722"><net_src comp="460" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="727"><net_src comp="215" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="732"><net_src comp="475" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="737"><net_src comp="489" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="742"><net_src comp="494" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="747"><net_src comp="499" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="512" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig | {}
	Port: sol | {8 }
 - Input state : 
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : orig | {1 2 3 4 5 6 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_1 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_2 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_3 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_4 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_5 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_6 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_7 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : filter_load_8 | {1 }
	Port: stencil_Pipeline_stencil_label1_stencil_label2 : sol | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln7 : 2
		add_ln7 : 2
		br_ln7 : 3
		c_load : 1
		r_load : 1
		icmp_ln8 : 2
		select_ln4 : 3
		empty_6 : 2
		select_ln7 : 3
		add_ln : 4
		zext_ln12 : 5
		orig_addr : 6
		orig_load : 7
		add_ln12 : 5
		zext_ln12_1 : 6
		orig_addr_1 : 7
		orig_load_1 : 8
		store_ln8 : 3
		store_ln8 : 4
	State 2
		select_ln4_1 : 1
		zext_ln12_2 : 1
		orig_addr_2 : 2
		orig_load_2 : 3
		add_ln12_3 : 2
		zext_ln12_3 : 3
		orig_addr_3 : 4
		orig_load_3 : 5
	State 3
		zext_ln12_4 : 1
		orig_addr_4 : 2
		orig_load_4 : 3
		zext_ln12_5 : 1
		orig_addr_5 : 2
		orig_load_5 : 3
	State 4
		add_ln4 : 1
		add_ln12_6 : 2
		zext_ln12_6 : 3
		orig_addr_6 : 4
		orig_load_6 : 5
		add_ln12_5 : 3
		zext_ln12_7 : 4
		orig_addr_7 : 5
		orig_load_7 : 6
	State 5
		zext_ln12_8 : 1
		orig_addr_8 : 2
		orig_load_8 : 3
		store_ln8 : 1
	State 6
	State 7
	State 8
		add_ln13_5 : 1
		add_ln13_6 : 2
		add_ln13_7 : 3
		store_ln16 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln7_fu_269         |    0    |    0    |    20   |
|          |         empty_6_fu_295         |    0    |    0    |    14   |
|          |         add_ln12_fu_322        |    0    |    0    |    20   |
|          |          p_mid1_fu_343         |    0    |    0    |    14   |
|          |        add_ln12_1_fu_354       |    0    |    0    |    20   |
|          |        add_ln12_2_fu_386       |    0    |    0    |    20   |
|          |        add_ln12_4_fu_396       |    0    |    0    |    20   |
|          |         add_ln4_fu_413         |    0    |    0    |    14   |
|          |        add_ln12_5_fu_440       |    0    |    0    |    20   |
|    add   |         add_ln13_fu_451        |    0    |    0    |    39   |
|          |        add_ln12_7_fu_465       |    0    |    0    |    20   |
|          |        add_ln13_1_fu_475       |    0    |    0    |    39   |
|          |         add_ln8_fu_479         |    0    |    0    |    13   |
|          |        add_ln13_2_fu_504       |    0    |    0    |    32   |
|          |        add_ln13_3_fu_508       |    0    |    0    |    32   |
|          |        add_ln13_4_fu_512       |    0    |    0    |    32   |
|          |        add_ln13_5_fu_516       |    0    |    0    |    32   |
|          |        add_ln13_6_fu_521       |    0    |    0    |    32   |
|          |        add_ln13_7_fu_527       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         mul_ln12_fu_376        |    3    |    0    |    20   |
|          |        mul_ln12_1_fu_381       |    3    |    0    |    20   |
|          |        mul_ln12_2_fu_418       |    3    |    0    |    20   |
|          |        mul_ln12_3_fu_423       |    3    |    0    |    20   |
|    mul   |        mul_ln12_4_fu_455       |    3    |    0    |    20   |
|          |        mul_ln12_5_fu_460       |    3    |    0    |    20   |
|          |        mul_ln12_6_fu_489       |    3    |    0    |    20   |
|          |        mul_ln12_7_fu_494       |    3    |    0    |    20   |
|          |        mul_ln12_8_fu_499       |    3    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |        select_ln4_fu_287       |    0    |    0    |    6    |
|  select  |        select_ln7_fu_301       |    0    |    0    |    7    |
|          |       select_ln4_1_fu_348      |    0    |    0    |    7    |
|          |       select_ln4_2_fu_406      |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln7_fu_263        |    0    |    0    |    12   |
|          |         icmp_ln8_fu_281        |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |  filter_load_8_read_read_fu_88 |    0    |    0    |    0    |
|          |  filter_load_7_read_read_fu_94 |    0    |    0    |    0    |
|          | filter_load_6_read_read_fu_100 |    0    |    0    |    0    |
|          | filter_load_5_read_read_fu_106 |    0    |    0    |    0    |
|   read   | filter_load_4_read_read_fu_112 |    0    |    0    |    0    |
|          | filter_load_3_read_read_fu_118 |    0    |    0    |    0    |
|          | filter_load_2_read_read_fu_124 |    0    |    0    |    0    |
|          | filter_load_1_read_read_fu_130 |    0    |    0    |    0    |
|          |  filter_load_read_read_fu_136  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          add_ln_fu_309         |    0    |    0    |    0    |
|bitconcatenate|        add_ln12_3_fu_364       |    0    |    0    |    0    |
|          |        add_ln12_6_fu_428       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln12_fu_317        |    0    |    0    |    0    |
|          |       zext_ln12_1_fu_328       |    0    |    0    |    0    |
|          |       zext_ln12_2_fu_359       |    0    |    0    |    0    |
|          |       zext_ln12_3_fu_371       |    0    |    0    |    0    |
|   zext   |       zext_ln12_4_fu_391       |    0    |    0    |    0    |
|          |       zext_ln12_5_fu_401       |    0    |    0    |    0    |
|          |       zext_ln12_6_fu_435       |    0    |    0    |    0    |
|          |       zext_ln12_7_fu_446       |    0    |    0    |    0    |
|          |       zext_ln12_8_fu_470       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    27   |    0    |   694   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln12_3_reg_653    |   13   |
|    add_ln12_6_reg_694    |   13   |
|    add_ln13_1_reg_729    |   32   |
|     add_ln13_reg_709     |   32   |
|      add_ln_reg_628      |   13   |
|         c_reg_534        |    6   |
|      empty_6_reg_623     |    7   |
|filter_load_1_read_reg_590|   32   |
|filter_load_2_read_reg_585|   32   |
|filter_load_3_read_reg_580|   32   |
|filter_load_4_read_reg_575|   32   |
|filter_load_5_read_reg_570|   32   |
|filter_load_6_read_reg_565|   32   |
|filter_load_7_read_reg_560|   32   |
|filter_load_8_read_reg_555|   32   |
| filter_load_read_reg_595 |   32   |
|     icmp_ln7_reg_600     |    1   |
|     icmp_ln8_reg_610     |    1   |
|  indvar_flatten_reg_548  |   13   |
|    mul_ln12_1_reg_669    |   32   |
|    mul_ln12_2_reg_684    |   32   |
|    mul_ln12_3_reg_689    |   32   |
|    mul_ln12_4_reg_714    |   32   |
|    mul_ln12_5_reg_719    |   32   |
|    mul_ln12_6_reg_734    |   32   |
|    mul_ln12_7_reg_739    |   32   |
|    mul_ln12_8_reg_744    |   32   |
|     mul_ln12_reg_664     |   32   |
|    orig_addr_1_reg_643   |   13   |
|    orig_addr_2_reg_648   |   13   |
|    orig_addr_3_reg_659   |   13   |
|    orig_addr_4_reg_674   |   13   |
|    orig_addr_5_reg_679   |   13   |
|    orig_addr_6_reg_699   |   13   |
|    orig_addr_7_reg_704   |   13   |
|    orig_addr_8_reg_724   |   13   |
|     orig_addr_reg_638    |   13   |
|      r_load_reg_604      |    7   |
|         r_reg_541        |    7   |
|          reg_236         |   32   |
|          reg_241         |   32   |
|    select_ln4_reg_616    |    6   |
|     zext_ln12_reg_633    |   64   |
+--------------------------+--------+
|           Total          |   972  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |  10  |  13  |   130  ||    54   |
| grp_access_fu_149 |  p2  |   8  |   0  |    0   ||    43   |
|      reg_236      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   194  || 1.58848 ||   106   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |    0   |   694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   106  |
|  Register |    -   |    -   |   972  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    1   |   972  |   800  |
+-----------+--------+--------+--------+--------+
