// Seed: 320023695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  tri0 id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_9 = 1;
endmodule
module module_1 ();
  wand id_1 = 1'b0;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  assign {"" ? id_1 : id_1, id_1} = 1'b0;
  always @(posedge 1, posedge 1);
  wire id_3 = ~1;
  wire id_4;
  wire id_5;
endmodule
