#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 28 11:51:41 2024
# Process ID: 10140
# Current directory: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1
# Command line: vivado.exe -log example_ibert_7series_gtx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_ibert_7series_gtx_0.tcl
# Log file: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.vds
# Journal file: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1\vivado.jou
# Running On: DESKTOP-DRFI9SU, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 16, Host memory: 17097 MB
#-----------------------------------------------------------
source example_ibert_7series_gtx_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 565.582 ; gain = 183.406
Command: synth_design -top example_ibert_7series_gtx_0 -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1590.035 ; gain = 439.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_ibert_7series_gtx_0' [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
	Parameter DIFF_TERM bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6157] synthesizing module 'ibert_7series_gtx_0' [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:51541]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:51541]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2198]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2198]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:52214]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:52214]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1752]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2289]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [I:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2289]
INFO: [Synth 8-6155] done synthesizing module 'ibert_7series_gtx_0' (0#1) [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:53]
WARNING: [Synth 8-7071] port 'RXOUTCLK_O' of module 'ibert_7series_gtx_0' is unconnected for instance 'u_ibert_core' [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:205]
WARNING: [Synth 8-7023] instance 'u_ibert_core' of module 'ibert_7series_gtx_0' has 8 connections declared, but only 7 given [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:205]
INFO: [Synth 8-6155] done synthesizing module 'example_ibert_7series_gtx_0' (0#1) [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
WARNING: [Synth 8-7129] Port SL_SEL_I[7] in module xsdb_bus_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port SL_SEL_I[6] in module xsdb_bus_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port SL_MULT_DRDY_I in module xsdb_bus_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK in module wr_handshaking_flags is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_handshaking_flags is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_handshaking_flags is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_handshaking_flags__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_WR_EN in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[3] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[2] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[1] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[0] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[3] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[2] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[1] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[0] in module rd_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port SFT_RST in module memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_CLK in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[3] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[2] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[1] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[0] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[3] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[2] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[1] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[0] in module input_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module input_blk is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 2026.461 ; gain = 876.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 2026.461 ; gain = 876.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 2026.461 ; gain = 876.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/synth/ibert_waivers.xdc] for cell 'u_ibert_core/inst'
Finished Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/synth/ibert_waivers.xdc] for cell 'u_ibert_core/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/synth/ibert_waivers.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Timing 38-2] Deriving generated clocks [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc:39]
Finished Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2352.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2352.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:02:05 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:02:05 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_ibert_core/inst. (constraint file  c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for u_ibert_core. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:02:07 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rh_state_reg' in module 'gtxe2_reset_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ibert_rxcdr_reset'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdb_bus_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0001
               PLL_RESET |                       0000000010 |                             0010
         WAIT_QPLLUNLOCK |                       0000000100 |                             0100
         WAIT_CPLLUNLOCK |                       0000001000 |                             0011
          ASSERT_GTRESET |                       0000010000 |                             0101
       DEASSERT_PLLRESET |                       0000100000 |                             0110
           WAIT_QPLLLOCK |                       0001000000 |                             1000
           WAIT_CPLLLOCK |                       0010000000 |                             0111
        DEASSERT_GTRESET |                       0100000000 |                             1001
           CHK_RESETDONE |                       1000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rh_state_reg' using encoding 'one-hot' in module 'gtxe2_reset_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
         ASSERT_CDRRESET |                               01 |                               01
                    WAIT |                               10 |                               10
        WAIT_RXRESETDONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ibert_rxcdr_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gpregsm1.curr_fwft_state_reg' using encoding 'sequential' in module 'rd_fwft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  InitSt |             00000000000000000001 |                            00000
                 ResetSt |             00000000000000000010 |                            00001
                  IdleSt |             00000000000000000100 |                            00010
                ClrErrSt |             00000000000000001000 |                            00011
            WriteStartSt |             00000000000000010000 |                            01111
               WriteWdSt |             00000000000000100000 |                            10000
              WriteAckSt |             00000000000001000000 |                            10001
              WriteErrSt |             00000000000010000000 |                            10011
              WriteIncSt |             00000000000100000000 |                            10010
             ReadStartSt |             00000000001000000000 |                            00100
             ReadFlushSt |             00000000010000000000 |                            00101
                ReadWdSt |             00000000100000000000 |                            00110
               ReadAckSt |             00000001000000000000 |                            00111
               ReadErrSt |             00000010000000000000 |                            01000
            ReadBStartSt |             00000100000000000000 |                            01001
              ReadWaitSt |             00001000000000000000 |                            01100
              ReadStopSt |             00010000000000000000 |                            01101
              ReadNextSt |             00100000000000000000 |                            01010
           ReadNextAckSt |             01000000000000000000 |                            01011
              ReadBErrSt |             10000000000000000000 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdb_bus_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:46 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 28    
	   2 Input   16 Bit       Adders := 112   
	   3 Input    8 Bit       Adders := 28    
	   3 Input    7 Bit       Adders := 28    
	   2 Input    7 Bit       Adders := 3     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 86    
	  16 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 197   
	   8 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 154   
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     80 Bit         XORs := 56    
	   2 Input     32 Bit         XORs := 28    
	   2 Input      1 Bit         XORs := 7380  
	   3 Input      1 Bit         XORs := 56    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 28    
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 253   
	               40 Bit    Registers := 56    
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 5     
	               32 Bit    Registers := 616   
	               31 Bit    Registers := 112   
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 56    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 35    
	               16 Bit    Registers := 2904  
	               15 Bit    Registers := 56    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 84    
	                7 Bit    Registers := 87    
	                6 Bit    Registers := 114   
	                5 Bit    Registers := 196   
	                4 Bit    Registers := 457   
	                3 Bit    Registers := 47    
	                2 Bit    Registers := 71    
	                1 Bit    Registers := 2335  
+---Muxes : 
	   2 Input   80 Bit        Muxes := 56    
	   2 Input   37 Bit        Muxes := 1     
	  20 Input   35 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 56    
	   4 Input   32 Bit        Muxes := 28    
	   2 Input   31 Bit        Muxes := 56    
	   2 Input   23 Bit        Muxes := 56    
	  20 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 23    
	  25 Input   16 Bit        Muxes := 27    
	   2 Input   16 Bit        Muxes := 92    
	   8 Input   16 Bit        Muxes := 8     
	  28 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 56    
	  10 Input   10 Bit        Muxes := 28    
	   2 Input   10 Bit        Muxes := 224   
	   2 Input    7 Bit        Muxes := 57    
	   2 Input    6 Bit        Muxes := 141   
	  20 Input    6 Bit        Muxes := 1     
	  28 Input    5 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 112   
	   2 Input    4 Bit        Muxes := 118   
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 116   
	  25 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 208   
	   4 Input    2 Bit        Muxes := 31    
	  20 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 414   
	  10 Input    1 Bit        Muxes := 140   
	   4 Input    1 Bit        Muxes := 65    
	  16 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[3]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[1]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[2]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[3]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[4]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[5]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[6]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[7]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[8]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[9]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[10]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[11]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[12]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[13]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[14]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[15]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[16]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[17]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[18]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[19]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[20]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[21]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[22]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[23]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[24]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[25]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[26]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[27]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[28]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[29]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[30]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[31]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[32]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[33]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[34]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[35]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[36]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[37]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[38]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[39]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[40]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[41]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[42]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[43]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[44]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[45]' (FDR) to 'CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[31]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[31]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[30]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[30]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[29]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[29]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[28]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[28]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[27]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[27]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[26]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[26]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[25]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[25]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[24]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[24]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[23]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[23]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[22]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[22]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[21]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[21]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[20]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[20]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[19]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[19]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[18]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[18]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[17]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[17]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[16]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[16]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[13]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[12]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk2/data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[23]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[22]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[21]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[20]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[9]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[19]' (FD) to 'CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/seed_r1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_common/U_COMPLEX_REGS/tx_drp_range_den_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[3].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_common/U_COMPLEX_REGS/tx_drp_range_den_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[0].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/cnt_ii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\gen32.patgen32/pattern_clk20/div8.data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen32.patchk20/seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.gen/sources_1/ip/ibert_7series_gtx_0/hdl/ibert_7series_gtx_v3_0_syn_rfs.v:9863]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:50 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------+--------------------------------------+---------------+----------------+
|Module Name                | RTL Object                           | Depth x Width | Implemented As | 
+---------------------------+--------------------------------------+---------------+----------------+
|ones_counter_lut6          | EXP_O                                | 64x3          | LUT            | 
|xsdb_bus_controller        | auto_sl_drdy                         | 32x1          | LUT            | 
|xsdb_bus_controller        | auto_sl_drdy                         | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                           | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                           | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                            | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                            | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_den_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_dwe_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_rdmux_sel_r                       | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_berr_r                            | 32x1          | LUT            | 
|xsdb_bus_controller        | ma_err_r                             | 32x2          | LUT            | 
|xsdb_bus_controller        | timer_rst                            | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/ma_err_r       | 32x2          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_berr_r      | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy   | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy   | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/timer_rst      | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r      | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r      | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_den_r       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_dwe_r       | 32x1          | LUT            | 
+---------------------------+--------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                          | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives  | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3  | 
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3  | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:36 ; elapsed = 00:05:15 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:05:22 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                          | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives  | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3  | 
|u_ibert_core/inst/i_251_0/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3  | 
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:16 ; elapsed = 00:06:00 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin reg_21E:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_223:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_224:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:IDLE_DETECTED_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:DMON_TRACE_DATA_I[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[33] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:41 ; elapsed = 00:06:33 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:41 ; elapsed = 00:06:34 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:00 ; elapsed = 00:06:53 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:00 ; elapsed = 00:06:53 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:05 ; elapsed = 00:06:58 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:06 ; elapsed = 00:06:58 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pattern_handler | gen32.patchk20/data_r6_reg[31] | 4      | 896   | NO           | NO                 | YES               | 896    | 0       | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BSCANE2       |     1|
|2     |BUFG          |     2|
|3     |BUFH          |    35|
|4     |BUFR          |     1|
|5     |CARRY4        |  2122|
|6     |GTXE2_CHANNEL |    28|
|7     |GTXE2_COMMON  |     7|
|8     |IBUFDS_GTE2   |    14|
|9     |LUT1          |  3170|
|10    |LUT2          |  8693|
|11    |LUT3          |  2754|
|12    |LUT4          |  3905|
|13    |LUT5          |  7278|
|14    |LUT6          | 21119|
|15    |MMCME2_ADV    |     1|
|16    |MUXF7         |   164|
|17    |MUXF8         |    28|
|18    |RAM32M        |     6|
|19    |SRL16E        |   896|
|20    |FDCE          |   577|
|21    |FDPE          |   164|
|22    |FDRE          | 86905|
|23    |FDSE          |  2068|
|24    |IBUF          |    28|
|25    |IBUFGDS       |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:06 ; elapsed = 00:06:59 . Memory (MB): peak = 2353.355 ; gain = 1203.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5383 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:38 ; elapsed = 00:06:14 . Memory (MB): peak = 2353.355 ; gain = 876.160
Synthesis Optimization Complete : Time (s): cpu = 00:06:07 ; elapsed = 00:07:00 . Memory (MB): peak = 2353.355 ; gain = 1203.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 56 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 56 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2605.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 3eb46a4
INFO: [Common 17-83] Releasing license: Synthesis
262 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:59 ; elapsed = 00:07:54 . Memory (MB): peak = 2605.277 ; gain = 2025.039
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2605.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2605.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_7series_gtx_0_utilization_synth.rpt -pb example_ibert_7series_gtx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 12:00:16 2024...
