INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/schemotechnika/3k_pr6/kakayato_praka.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
