<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32/chip/stm32f37xxx_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ebca51ef694528da8cdf247aecf6494b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_95a6810ce18bda7973941bbb07b0df4a.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f37xxx_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32/chip/stm32f37xx_rcc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * For STM32F37xx advanced ARM-based 32-bit MCUs</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   Modified for STM32F373 by Marten Svanfeldt &lt;marten@svanfeldt.com&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32_CHIP_STM32F37XXX_RCC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32_CHIP_STM32F37XXX_RCC_H</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define STM32_RCC_CR_OFFSET         0x0000  </span><span class="comment">/* Clock control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR_OFFSET       0x0004  </span><span class="comment">/* Clock configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CIR_OFFSET        0x0008  </span><span class="comment">/* Clock interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB2RSTR_OFFSET   0x000c  </span><span class="comment">/* APB2 Peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB1RSTR_OFFSET   0x0010  </span><span class="comment">/* APB1 Peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_AHBENR_OFFSET     0x0014  </span><span class="comment">/* AHB Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB2ENR_OFFSET    0x0018  </span><span class="comment">/* APB2 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB1ENR_OFFSET    0x001c  </span><span class="comment">/* APB1 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_BDCR_OFFSET       0x0020  </span><span class="comment">/* Backup domain control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CSR_OFFSET        0x0024  </span><span class="comment">/* Control/status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_AHBRSTR_OFFSET    0x0028  </span><span class="comment">/* AHB Reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR2_OFFSET      0x002c  </span><span class="comment">/* Clock configuration register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR3_OFFSET      0x0030  </span><span class="comment">/* Clock configuration register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define STM32_RCC_CR                (STM32_RCC_BASE+STM32_RCC_CR_OFFSET)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR              (STM32_RCC_BASE+STM32_RCC_CFGR_OFFSET)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CIR               (STM32_RCC_BASE+STM32_RCC_CIR_OFFSET)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB2RSTR          (STM32_RCC_BASE+STM32_RCC_APB2RSTR_OFFSET)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB1RSTR          (STM32_RCC_BASE+STM32_RCC_APB1RSTR_OFFSET)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_AHBENR            (STM32_RCC_BASE+STM32_RCC_AHBENR_OFFSET)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB2ENR           (STM32_RCC_BASE+STM32_RCC_APB2ENR_OFFSET)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_APB1ENR           (STM32_RCC_BASE+STM32_RCC_APB1ENR_OFFSET)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_BDCR              (STM32_RCC_BASE+STM32_RCC_BDCR_OFFSET)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CSR               (STM32_RCC_BASE+STM32_RCC_CSR_OFFSET)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_AHBRSTR           (STM32_RCC_BASE+STM32_RCC_AHBRSTR_OFFSET)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR2             (STM32_RCC_BASE+STM32_RCC_CFGR2_OFFSET)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_RCC_CFGR3             (STM32_RCC_BASE+STM32_RCC_CFGR3_OFFSET)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Register Bitfield Definitions ****************************************************/</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Clock control register */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Internal High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIRDY               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Internal High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSITRIM_SHIFT        (3)       </span><span class="comment">/* Bits 7-3: Internal High Speed clock trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSITRIM_MASK         (0x1f &lt;&lt; RCC_CR_HSITRIM_SHIFT)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSICAL_SHIFT         (8)       </span><span class="comment">/* Bits 15-8: Internal High Speed clock Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSICAL_MASK          (0xff &lt;&lt; RCC_CR_HSICAL_SHIFT)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: External High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: External High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: External High Speed clock Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON                (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Clock Security System enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: PLL clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Clock configuration register */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SHIFT           (0)       </span><span class="comment">/* Bits 1-0: System clock Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_MASK            (3 &lt;&lt; RCC_CFGR_SW_SHIFT)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_HSI           (0 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 00: HSI selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_HSE           (1 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 01: HSE selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_PLL           (2 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 10: PLL selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SHIFT          (2)       </span><span class="comment">/* Bits 3-2: System Clock Switch Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_MASK           (3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_HSI          (0 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 00: HSI oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_HSE          (1 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 01: HSE oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_PLL          (2 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 10: PLL used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SHIFT         (4)       </span><span class="comment">/* Bits 7-4: AHB prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_MASK          (0x0f &lt;&lt; RCC_CFGR_HPRE_SHIFT)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLK      (0 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 0xxx: SYSCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd2    (8 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1000: SYSCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd4    (9 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1001: SYSCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd8    (10 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1010: SYSCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd16   (11 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1011: SYSCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd64   (12 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1100: SYSCLK divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd128  (13 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1101: SYSCLK divided by 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd256  (14 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1110: SYSCLK divided by 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd512  (15 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1111: SYSCLK divided by 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_SHIFT        (8)       </span><span class="comment">/* Bits 10-8: APB Low speed prescaler (APB1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_MASK         (7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLK       (0 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 0xx: HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd2     (4 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 100: HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd4     (5 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 101: HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd8     (6 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 110: HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd16    (7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 111: HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_SHIFT        (11)      </span><span class="comment">/* Bits 13-11: APB High speed prescaler (APB2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_MASK         (7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLK       (0 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 0xx: HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd2     (4 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 100: HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd4     (5 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 101: HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd8     (6 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 110: HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd16    (7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 111: HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_ADCPRE_SHIFT       (13) </span><span class="comment">/* Bits 14-15: ADC prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_ADCPRE_MASK        (7 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_ADCPRE_PCLKd2    (0 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT) </span><span class="comment">/* 00: PCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_ADCPRE_PCLKd4    (1 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT) </span><span class="comment">/* 01: PCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_ADCPRE_PCLKd6    (2 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT) </span><span class="comment">/* 10: PCLK divided by 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_ADCPRE_PCLKd8    (3 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT) </span><span class="comment">/* 11: PCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: PLL entry clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLXTPRE           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: HSE divider for PLL entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_SHIFT       (18)      </span><span class="comment">/* Bits 21-18: PLL Multiplication Factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MASK        (0x0f &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx2     (0 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0000: PLL input clock x 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx3     (1 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0001: PLL input clock x 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx4     (2 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0010: PLL input clock x 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx5     (3 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0011: PLL input clock x 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx6     (4 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0100: PLL input clock x 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx7     (5 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0101: PLL input clock x 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx8     (6 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0110: PLL input clock x 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx9     (7 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 0111: PLL input clock x 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx10    (8 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 1000: PLL input clock x 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx11    (9 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)  </span><span class="comment">/* 1001: PLL input clock x 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx12    (10 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT) </span><span class="comment">/* 1010: PLL input clock x 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx13    (11 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT) </span><span class="comment">/* 1011: PLL input clock x 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx14    (12 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT) </span><span class="comment">/* 1100: PLL input clock x 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx15    (13 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT) </span><span class="comment">/* 1101: PLL input clock x 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLMUL_CLKx16    (14 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT) </span><span class="comment">/* 111x: PLL input clock x 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_USBPRE             (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: USB prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_SHIFT          (24)      </span><span class="comment">/* Bits 26-24: Microcontroller Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_MASK           (3 &lt;&lt; RCC_CFGR_MCO_SHIFT)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_DISABLED     (0 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 000: MCO output disabled, no clock on MCO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_LSICLK       (2 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 010: LSI clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_LSECLK       (3 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 011: LSE clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_SYSCLK       (4 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 100: System clock (SYSCLK) selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_HSICLK       (5 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 101: HSI clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_HSECLK       (6 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 101: HSE clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PLLCLKd2         (7 &lt;&lt; RCC_CFGR_MCO_SHIFT)  </span><span class="comment">/* 111: PLL clock divided by 2 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SDPRE_SHIFT        (27)      </span><span class="comment">/* Bits 27-31: SDADC Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SDPRE_MASK         (0x1f &lt;&lt; RCC_CFGR_SDPRE_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV2       (0 &lt;&lt; RCC_CFGR_SDPRE_SHIFT)  </span><span class="comment">/* 0xxxx: System clock divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV4       (17 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10001: System clock divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV6       (18 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10010: System clock divided by 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV8       (19 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10011: System clock divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV10      (20 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10100: System clock divided by 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV12      (21 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10101: System clock divided by 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV14      (22 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10110: System clock divided by 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV16      (23 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 10111: System clock divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV20      (24 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11000: System clock divided by 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV24      (25 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11001: System clock divided by 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV28      (26 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11010: System clock divided by 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV32      (27 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11011: System clock divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV36      (28 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11100: System clock divided by 36 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV40      (29 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11101: System clock divided by 40 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV44      (30 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11110: System clock divided by 44 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SDPRE_DIV48      (31 &lt;&lt; RCC_CFGR_SDPRE_SHIFT) </span><span class="comment">/* 11111: System clock divided by 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* Clock interrupt register */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: LSI Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYF             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: LSE Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYF             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: HSI Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYF             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: HSE Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: PLL Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSF                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Clock Security System Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: LSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: LSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: HSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: HSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: PLL Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYC             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: LSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYC             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: LSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYC             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: HSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYC             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: HSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYC             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: PLL Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSC                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Clock Security System Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* APB2 Peripheral reset register */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: SYSCFG, Comparators and operational amplifiers reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: USART1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: TIM15 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: TIM16 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: TIM17 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM19RST       (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: TIM19 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDADC1RST      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: SDADC1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDADC2RST      (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: SDADC2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDADC3RST      (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: SDADC3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* APB1 Peripheral reset register */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Timer 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Timer 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Timer 4 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 2: Timer 5 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Timer 6 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST        (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Timer 7 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM12RST       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Timer 12 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM13RST       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Timer 13 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM14RST       (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Timer 14 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM18RST       (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Timer 18 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Window Watchdog reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USART 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART3RST      (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USART 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I2C 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I2C 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST         (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: USB reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CANRST         (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CAN1RST        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_DAC2RST        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: DAC2 interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST         (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Power interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_DAC1RST        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: DAC1 interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CECRST         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: CEC reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* AHB Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: DMA1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA2EN           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: DMA2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_SRAMEN           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: SRAM interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FLITFEN          (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: FLITF clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_CRCEN            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: CRC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPAEN           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: I/O port A clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPBEN           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 17: I/O port B clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPCEN           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 17: I/O port C clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPDEN           (1 &lt;&lt; 20) </span><span class="comment">/* Bit 17: I/O port D clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPEEN           (1 &lt;&lt; 21) </span><span class="comment">/* Bit 17: I/O port E clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_IOPFEN           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 17: I/O port F clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_TSCEN            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: TSCEN: Touch sensing controller clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* APB2 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: SYSCFG, Comparators and operational amplifiers clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN          (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI 1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: USART1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: TIM15 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: TIM16 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: TIM17 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM19EN         (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: TIM19 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDADC1EN        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: SDADC1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDADC2EN        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: SDADC2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDADC3EN        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: SDADC3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* APB1 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Timer 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Timer 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Timer 4 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 2: Timer 5 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN          (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Timer 6 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN          (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Timer 7 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM12EN         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Timer 12 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM13EN         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Timer 13 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM14EN         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Timer 14 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM18EN         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Timer 18 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Window Watchdog clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USART 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART3EN        (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USART 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I2C 1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN          (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I2C 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USBEN           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: USB clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_CANEN           (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_DAC2EN          (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: DAC1 interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_PWREN           (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Power interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_DAC1EN          (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: DAC1 interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_CECEN           (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: CEC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* Backup domain control register */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: External Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSERDY             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: External Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEBYP             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: External Low Speed oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_SHIFT       (3)       </span><span class="comment">/* Bits 4:3: LSE oscillator drive capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_MASK        (3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_LOW       (0 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* &#39;Xtal mode&#39; lower driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_MEDLOW    (1 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* &#39;Xtal mode&#39; medium low driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_MEDHIGH   (2 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* &#39;Xtal mode&#39; medium high driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_HIGH      (3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* &#39;Xtal mode&#39; higher driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_SHIFT       (8)       </span><span class="comment">/* Bits 9:8: RTC clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_MASK        (3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_NOCLK     (0 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 00: No clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_LSE       (1 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 01: LSE oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_LSI       (2 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 10: LSI oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_HSE       (3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 11: HSE oscillator clock divided by 128 used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCEN              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: RTC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_BDRST              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Backup domain software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Control/status register */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Internal Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Internal Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Remove reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OBLRSTF             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Option byte loader reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: PIN reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PORRSTF             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: POR/PDR reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF             (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Software Reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Independent Watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Window watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Low-Power reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* AHB peripheral clock reset register (RCC_AHBRSTR) */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_IOPARST         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: I/O port A reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_IOPBRST         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: I/O port B reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_IOPCRST         (1 &lt;&lt; 29) </span><span class="comment">/* Bit 19: I/O port C reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_IOPDRST         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: I/O port D reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_IOPERST         (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I/O port E reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_IOPFRST         (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I/O port F reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_TSCRST          (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Touch sensing controller reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* Clock configuration register 2 */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_SHIFT      (0)       </span><span class="comment">/* Bits 0-3: PREDIV division factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_MASK       (15 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd1        (0 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0000: HSE input to PLL not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd2        (1 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0001: HSE input to PLL divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd3        (2 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0010: HSE input to PLL divided by 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd4        (3 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0011: HSE input to PLL divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd5        (4 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0100: HSE input to PLL divided by 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd6        (5 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0101: HSE input to PLL divided by 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd7        (6 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0110: HSE input to PLL divided by 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd8        (7 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 0111: HSE input to PLL divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd9        (8 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 1000: HSE input to PLL divided by 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd10       (9 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT)  </span><span class="comment">/* 1001: HSE input to PLL divided by 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd11       (10 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1010: HSE input to PLL divided by 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd12       (11 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1011: HSE input to PLL divided by 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd13       (12 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1100: HSE input to PLL divided by 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd14       (13 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1101: HSE input to PLL divided by 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd15       (14 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1110: HSE input to PLL divided by 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR2_PREDIVd16       (15 &lt;&lt; RCC_CFGR2_PREDIV_SHIFT) </span><span class="comment">/* 1111: HSE input to PLL divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Clock configuration register 3 */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_SHIFT    (0)       </span><span class="comment">/* Bits 0-1: USART1 clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_USART1SW_MASK     (3 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART1SW_PCLK   (0 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT) </span><span class="comment">/* PCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART1SW_SYSCLK (1 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT) </span><span class="comment">/* System clock (SYSCLK) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART1SW_LSE    (2 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT) </span><span class="comment">/* LSE clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART1SW_HSI    (0 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT) </span><span class="comment">/* HSI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_I2C1SW            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: I2C1 clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_I2C2SW            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: I2C2 clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_CECSW             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: CEC clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_USART2SW_SHIFT    (16)      </span><span class="comment">/* Bits 16-17: USART2 clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_USART2SW_MASK     (3 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART2SW_PCLK   (0 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT) </span><span class="comment">/* PCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART2SW_SYSCLK (1 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT) </span><span class="comment">/* System clock (SYSCLK) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART2SW_LSE    (2 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT) </span><span class="comment">/* LSE clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART2SW_HSI    (0 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT) </span><span class="comment">/* HSI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_USART3SW_SHIFT    (18)      </span><span class="comment">/* Bits 18-19: USART3 clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR3_USART3SW_MASK     (3 &lt;&lt; RCC_CFGR3_USART3SW_SHIFT)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART3SW_PCLK   (0 &lt;&lt; RCC_CFGR3_USART3SW_SHIFT) </span><span class="comment">/* PCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART3SW_SYSCLK (1 &lt;&lt; RCC_CFGR3_USART3SW_SHIFT) </span><span class="comment">/* System clock (SYSCLK) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART3SW_LSE    (2 &lt;&lt; RCC_CFGR3_USART3SW_SHIFT) </span><span class="comment">/* LSE clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR3_USART3SW_HSI    (0 &lt;&lt; RCC_CFGR3_USART3SW_SHIFT) </span><span class="comment">/* HSI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32_CHIP_STM32F37XXX_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
