
*** Running vivado
    with args -log PipelineCPUTest.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PipelineCPUTest.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PipelineCPUTest.tcl -notrace
Command: synth_design -top PipelineCPUTest -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 357.879 ; gain = 100.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PipelineCPUTest' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v:7]
INFO: [Synth 8-638] synthesizing module 'DCM_PLL' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DCM_PLL_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'DCM_PLL' (1#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DCM_PLL_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'button_process_unit' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v:4]
INFO: [Synth 8-256] done synthesizing module 'button_process_unit' (2#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v:4]
INFO: [Synth 8-638] synthesizing module 'Risc5CPU' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v:6]
INFO: [Synth 8-638] synthesizing module 'IF' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v:6]
INFO: [Synth 8-638] synthesizing module 'adder_32bits' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v:1]
INFO: [Synth 8-638] synthesizing module 'adder_4bits' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder_4bits' (4#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v:1]
INFO: [Synth 8-638] synthesizing module 'adder_4bitsx2' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v:1]
INFO: [Synth 8-638] synthesizing module 'mux' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder_4bitsx2' (6#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder_32bits' (7#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v:1]
INFO: [Synth 8-638] synthesizing module 'mux32' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux32' (8#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre' (9#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'InstructionROM' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v:22]
INFO: [Synth 8-256] done synthesizing module 'InstructionROM' (10#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v:22]
INFO: [Synth 8-256] done synthesizing module 'IF' (11#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v:6]
INFO: [Synth 8-638] synthesizing module 'ID' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v:6]
INFO: [Synth 8-638] synthesizing module 'Decode' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v:5]
	Parameter R_type_op bound to: 7'b0110011 
	Parameter I_type_op bound to: 7'b0010011 
	Parameter SB_type_op bound to: 7'b1100011 
	Parameter LW_op bound to: 7'b0000011 
	Parameter JALR_op bound to: 7'b1100111 
	Parameter SW_op bound to: 7'b0100011 
	Parameter LUI_op bound to: 7'b0110111 
	Parameter AUIPC_op bound to: 7'b0010111 
	Parameter JAL_op bound to: 7'b1101111 
	Parameter ADD_funct3 bound to: 3'b000 
	Parameter SUB_funct3 bound to: 3'b000 
	Parameter SLL_funct3 bound to: 3'b001 
	Parameter SLT_funct3 bound to: 3'b010 
	Parameter SLTU_funct3 bound to: 3'b011 
	Parameter XOR_funct3 bound to: 3'b100 
	Parameter SRL_funct3 bound to: 3'b101 
	Parameter SRA_funct3 bound to: 3'b101 
	Parameter OR_funct3 bound to: 3'b110 
	Parameter AND_funct3 bound to: 3'b111 
	Parameter ADDI_funct3 bound to: 3'b000 
	Parameter SLLI_funct3 bound to: 3'b001 
	Parameter SLTI_funct3 bound to: 3'b010 
	Parameter SLTIU_funct3 bound to: 3'b011 
	Parameter XORI_funct3 bound to: 3'b100 
	Parameter SRLI_funct3 bound to: 3'b101 
	Parameter SRAI_funct3 bound to: 3'b101 
	Parameter ORI_funct3 bound to: 3'b101 
	Parameter ANDI_funct3 bound to: 3'b111 
	Parameter alu_add bound to: 4'b0000 
	Parameter alu_sub bound to: 4'b0001 
	Parameter alu_lui bound to: 4'b0010 
	Parameter alu_and bound to: 4'b0011 
	Parameter alu_xor bound to: 4'b0100 
	Parameter alu_or bound to: 4'b0101 
	Parameter alu_sll bound to: 4'b0110 
	Parameter alu_srl bound to: 4'b0111 
	Parameter alu_sra bound to: 4'b1000 
	Parameter alu_slt bound to: 4'b1001 
	Parameter alu_sltu bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'Decode' (12#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v:5]
INFO: [Synth 8-638] synthesizing module 'Register' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v:1]
INFO: [Synth 8-638] synthesizing module 'RBWRegisters' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v:1]
INFO: [Synth 8-256] done synthesizing module 'RBWRegisters' (13#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v:1]
INFO: [Synth 8-256] done synthesizing module 'Register' (14#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v:1]
INFO: [Synth 8-638] synthesizing module 'Branch' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v:1]
	Parameter beq_funct3 bound to: 3'b000 
	Parameter bne_funct3 bound to: 3'b001 
	Parameter blt_funct3 bound to: 3'b100 
	Parameter bge_funct3 bound to: 3'b101 
	Parameter bltu_funct3 bound to: 3'b110 
	Parameter bgeu_funct3 bound to: 3'b111 
	Parameter SB_type_op bound to: 7'b1100011 
INFO: [Synth 8-256] done synthesizing module 'Branch' (15#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v:1]
INFO: [Synth 8-226] default block is never used [E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v:123]
INFO: [Synth 8-256] done synthesizing module 'ID' (16#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v:6]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized0' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized0' (16#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized1' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized1' (16#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized2' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized2' (16#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized3' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized3' (16#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'EX' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v:6]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v:6]
	Parameter alu_add bound to: 4'b0000 
	Parameter alu_sub bound to: 4'b0001 
	Parameter alu_lui bound to: 4'b0010 
	Parameter alu_and bound to: 4'b0011 
	Parameter alu_xor bound to: 4'b0100 
	Parameter alu_or bound to: 4'b0101 
	Parameter alu_sll bound to: 4'b0110 
	Parameter alu_srl bound to: 4'b0111 
	Parameter alu_sra bound to: 4'b1000 
	Parameter alu_slt bound to: 4'b1001 
	Parameter alu_sltu bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'ALU' (17#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v:6]
INFO: [Synth 8-226] default block is never used [E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v:69]
INFO: [Synth 8-256] done synthesizing module 'EX' (18#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v:6]
INFO: [Synth 8-638] synthesizing module 'DataRAM' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DataRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataRAM' (19#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DataRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Risc5CPU' (20#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v:6]
INFO: [Synth 8-638] synthesizing module 'syncGenarator' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:5]
	Parameter H_ACTIVE bound to: 640 - type: integer 
	Parameter H_FRONT bound to: 16 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter V_ACTIVE bound to: 480 - type: integer 
	Parameter V_FRONT bound to: 11 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_BACK bound to: 31 - type: integer 
	Parameter H_TOTAL bound to: 800 - type: integer 
	Parameter V_TOTAL bound to: 524 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syncGenarator' (21#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_data' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v:6]
INFO: [Synth 8-638] synthesizing module 'DisplayROM' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DisplayROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DisplayROM' (22#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/realtime/DisplayROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_data' (23#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v:6]
INFO: [Synth 8-638] synthesizing module 'TMDSencode' [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v:2]
INFO: [Synth 8-256] done synthesizing module 'TMDSencode' (24#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v:2]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [E:/Xlinx2018/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (25#1) [E:/Xlinx2018/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'PipelineCPUTest' (26#1) [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v:7]
WARNING: [Synth 8-3331] design vga_data has unconnected port y_pos[0]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.996 ; gain = 152.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.996 ; gain = 152.328
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp3/DataRAM_in_context.xdc] for cell 'CPUInst/inst6'
Finished Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp3/DataRAM_in_context.xdc] for cell 'CPUInst/inst6'
Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp4/DCM_PLL_in_context.xdc] for cell 'DCM_INST'
Finished Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp4/DCM_PLL_in_context.xdc] for cell 'DCM_INST'
Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp5/DisplayROM_in_context.xdc] for cell 'VgaData/char_tab'
Finished Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp5/DisplayROM_in_context.xdc] for cell 'VgaData/char_tab'
Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/constrs_1/imports/PipelineCPU.srcs/VgaCPU.xdc]
Finished Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/constrs_1/imports/PipelineCPU.srcs/VgaCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/constrs_1/imports/PipelineCPU.srcs/VgaCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PipelineCPUTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PipelineCPUTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 809.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.578 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.578 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp4/DCM_PLL_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/.Xil/Vivado-1860-DESKTOP-PIC0RJ8/dcp4/DCM_PLL_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for CPUInst/inst6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DCM_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VgaData/char_tab. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.578 ; gain = 551.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PosX_reg_reg was removed.  [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:27]
WARNING: [Synth 8-6014] Unused sequential element PosY_reg_reg was removed.  [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'ALUCode_reg' [E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 809.578 ; gain = 551.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 75    
	   2 Input      1 Bit         XORs := 302   
+---Registers : 
	               32 Bit    Registers := 11    
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 100   
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PipelineCPUTest 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder_4bits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dffre 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionROM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module RBWRegisters 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Branch 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module dffre__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dffre__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dffre__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module dffre__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
Module syncGenarator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element sync_inst/PosX_reg_reg was removed.  [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:27]
WARNING: [Synth 8-6014] Unused sequential element sync_inst/PosY_reg_reg was removed.  [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v:28]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Branch has unconnected port Instruction[7]
INFO: [Synth 8-3886] merging instance 'CPUInst/inst21/q_reg[0]' (FDR) to 'CPUInst/inst24/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[28]' (FDRE) to 'CPUInst/inst12/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[24]' (FDRE) to 'CPUInst/inst12/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[29]' (FDRE) to 'CPUInst/inst12/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[1]' (FDRE) to 'CPUInst/inst12/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[18]' (FDRE) to 'CPUInst/inst12/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst12/q_reg[31]' (FDRE) to 'CPUInst/inst12/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[31]' (FDR) to 'CPUInst/inst29/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[29]' (FDR) to 'CPUInst/inst29/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[28]' (FDR) to 'CPUInst/inst29/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[24]' (FDR) to 'CPUInst/inst29/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[19]' (FDR) to 'CPUInst/inst29/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[11]' (FDR) to 'CPUInst/inst29/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[9]' (FDR) to 'CPUInst/inst29/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst29/q_reg[8]' (FDR) to 'CPUInst/inst29/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst293/q_reg[3]' (FDR) to 'CPUInst/inst293/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPUInst/inst292/q_reg[3]' (FDR) to 'CPUInst/inst292/q_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 809.578 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+----------------+----------------------+-----------+----------------------+---------------+
|\CPUInst/inst2  | inst2/inst1/regs_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+----------------+----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCM_INST/clk_out1' to pin 'DCM_INST/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DCM_INST/clk_out2' to pin 'DCM_INST/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 917.648 ; gain = 659.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1126.004 ; gain = 868.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+----------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+----------------+----------------------+-----------+----------------------+---------------+
|\CPUInst/inst2  | inst2/inst1/regs_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+----------------+----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |DCM_PLL             |         1|
|2     |button_process_unit |         1|
|3     |TMDSencode          |         1|
|4     |DataRAM             |         1|
|5     |DisplayROM          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |DCM_PLL             |     1|
|2     |DataRAM             |     1|
|3     |DisplayROM          |     1|
|4     |TMDSencode          |     1|
|5     |button_process_unit |     1|
|6     |BUFG                |     1|
|7     |LUT1                |     3|
|8     |LUT2                |    80|
|9     |LUT3                |   125|
|10    |LUT4                |   183|
|11    |LUT5                |   328|
|12    |LUT6                |   713|
|13    |MUXF7               |     6|
|14    |RAM32M              |    12|
|15    |FDRE                |   397|
|16    |LDC                 |     4|
|17    |IBUF                |     3|
|18    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+------------+-------------------------+------+
|      |Instance    |Module                   |Cells |
+------+------------+-------------------------+------+
|1     |top         |                         |  1906|
|2     |  CPUInst   |Risc5CPU                 |  1695|
|3     |    inst1   |IF                       |    97|
|4     |      inst2 |dffre_21                 |    97|
|5     |    inst11  |dffre                    |    63|
|6     |    inst12  |dffre_0                  |   291|
|7     |    inst2   |ID                       |     8|
|8     |      inst1 |Decode                   |     8|
|9     |    inst22  |dffre__parameterized0    |     1|
|10    |    inst23  |dffre__parameterized0_1  |     1|
|11    |    inst24  |dffre__parameterized0_2  |     1|
|12    |    inst25  |dffre__parameterized1    |    71|
|13    |    inst26  |dffre__parameterized0_3  |     1|
|14    |    inst27  |dffre__parameterized2    |    86|
|15    |    inst28  |dffre_4                  |   112|
|16    |    inst29  |dffre_5                  |    24|
|17    |    inst291 |dffre__parameterized3    |     5|
|18    |    inst292 |dffre__parameterized3_6  |     5|
|19    |    inst293 |dffre__parameterized3_7  |     6|
|20    |    inst294 |dffre_8                  |    34|
|21    |    inst295 |dffre_9                  |    32|
|22    |    inst3   |EX                       |   492|
|23    |      inst1 |ALU                      |   492|
|24    |    inst31  |dffre__parameterized0_10 |     1|
|25    |    inst32  |dffre__parameterized0_11 |     1|
|26    |    inst33  |dffre__parameterized0_12 |     1|
|27    |    inst34  |dffre_13                 |    32|
|28    |    inst35  |dffre_14                 |    32|
|29    |    inst36  |dffre__parameterized3_15 |    14|
|30    |    inst41  |dffre__parameterized0_16 |     1|
|31    |    inst42  |dffre__parameterized0_17 |     1|
|32    |    inst43  |dffre_18                 |   181|
|33    |    inst44  |dffre_19                 |    34|
|34    |    inst45  |dffre__parameterized3_20 |    35|
|35    |  VgaData   |vga_data                 |    11|
|36    |  sync_inst |syncGenarator            |   171|
+------+------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1176.129 ; gain = 918.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1176.129 ; gain = 518.879
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1176.129 ; gain = 918.461
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.edf]
Finished Parsing EDIF File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.edf]
Parsing EDIF File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.edf]
Finished Parsing EDIF File [E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.edf]
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/ActiveArea_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/blue_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/green_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/hSync_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/pixel_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/red_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/reset_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/tmds_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TMDS_inst/vSync_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, step_pulse_inst/ButtonIn_IBUF_inst, from the path connected to top-level port: step 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. step_pulse_inst/clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. step_pulse_inst/reset_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. TMDS_inst/TMDSch0_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. TMDS_inst/TMDSch1_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. TMDS_inst/TMDSch2_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. step_pulse_inst/ButtonOut_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LDC => LDCE: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1176.129 ; gain = 929.934
INFO: [Common 17-1381] The checkpoint 'E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.runs/synth_1/PipelineCPUTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PipelineCPUTest_utilization_synth.rpt -pb PipelineCPUTest_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1176.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 15:38:25 2019...
