
*** Running vivado
    with args -log AND_GATE.vds -m64 -mode batch -messageDb vivado.pb -source AND_GATE.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source AND_GATE.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd
# read_xdc C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc
# set_property used_in_implementation false [get_files C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.cache/wt [current_project]
# set_property parent.project_dir C:/Zynq_Book/FPGA_AND_GATE [current_project]
# catch { write_hwdef -file AND_GATE.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top AND_GATE -part xc7z020clg484-1
Command: synth_design -top AND_GATE -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 227.004 ; gain = 97.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AND_GATE' [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:67]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:86]
WARNING: [Synth 8-3848] Net JC1_P in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:58]
WARNING: [Synth 8-3848] Net JC1_N in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:59]
WARNING: [Synth 8-3848] Net JC2_N in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE' (1#1) [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:67]
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC1_P
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC1_N
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC2_N
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 259.875 ; gain = 130.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]
Finished Parsing XDC File [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AND_GATE_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/AND_GATE_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 475.477 ; gain = 345.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 475.477 ; gain = 345.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 475.477 ; gain = 345.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net JC1_P in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:58]
WARNING: [Synth 8-3848] Net JC1_N in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:59]
WARNING: [Synth 8-3848] Net JC2_N in module/entity AND_GATE does not have driver. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:61]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AND_GATE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 478.762 ; gain = 349.227
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC1_P
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC1_N
WARNING: [Synth 8-3331] design AND_GATE has unconnected port JC2_N
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 479.188 ; gain = 349.652
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 479.188 ; gain = 349.652
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 506.512 ; gain = 376.977
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 506.512 ; gain = 376.977
Finished Parallel Section  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 506.512 ; gain = 376.977
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 557.277 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 557.289 ; gain = 427.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 567.156 ; gain = 437.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 567.156 ; gain = 437.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 567.156 ; gain = 437.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 567.156 ; gain = 437.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |    64|
|4     |LUT2   |    22|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |    13|
|8     |FDRE   |    65|
|9     |IBUF   |     1|
|10    |OBUF   |     6|
|11    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 567.156 ; gain = 437.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 567.156 ; gain = 437.621
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 570.164 ; gain = 394.313
# write_checkpoint AND_GATE.dcp
# report_utilization -file AND_GATE_utilization_synth.rpt -pb AND_GATE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 570.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 22:20:24 2019...
