 
****************************************
Report : qor
Design : int_pe
Version: T-2022.03-SP2
Date   : Tue Dec 17 18:51:51 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          0.93
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                443
  Buf/Inv Cell Count:             191
  Buf Cell Count:                  51
  Inv Cell Count:                 140
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       411
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1009.464280
  Noncombinational Area:   330.387207
  Buf/Inv Area:            316.777493
  Total Buffer Area:           119.67
  Total Inverter Area:         197.11
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1339.851487
  Design Area:            1339.851487


  Design Rules
  -----------------------------------
  Total Number of Nets:           486
  Nets With Violations:            51
  Max Trans Violations:             0
  Max Cap Violations:              51
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  0.15
  Mapping Optimization:                0.58
  -----------------------------------------
  Overall Compile Time:                1.56
  Overall Compile Wall Clock Time:     1.94

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
