Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lobok\Documents\Principios_Sistemas_Operativos\Tarea_1\alarm_clock_system\NIOS_PLATFORM.qsys --block-symbol-file --output-directory=C:\Users\lobok\Documents\Principios_Sistemas_Operativos\Tarea_1\alarm_clock_system\NIOS_PLATFORM --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading alarm_clock_system/NIOS_PLATFORM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_7segments_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_7segments_0
Progress: Adding pio_buttons_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_buttons_0
Progress: Adding pio_switches_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_PLATFORM.pio_buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_PLATFORM.pio_switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lobok\Documents\Principios_Sistemas_Operativos\Tarea_1\alarm_clock_system\NIOS_PLATFORM.qsys --synthesis=VERILOG --output-directory=C:\Users\lobok\Documents\Principios_Sistemas_Operativos\Tarea_1\alarm_clock_system\NIOS_PLATFORM\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading alarm_clock_system/NIOS_PLATFORM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_7segments_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_7segments_0
Progress: Adding pio_buttons_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_buttons_0
Progress: Adding pio_switches_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_PLATFORM.pio_buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_PLATFORM.pio_switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_PLATFORM: Generating NIOS_PLATFORM "NIOS_PLATFORM" for QUARTUS_SYNTH
Info: nios2_gen2_0: "NIOS_PLATFORM" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_7segments_0: Starting RTL generation for module 'NIOS_PLATFORM_pio_7segments_0'
Info: pio_7segments_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_PLATFORM_pio_7segments_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0002_pio_7segments_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0002_pio_7segments_0_gen//NIOS_PLATFORM_pio_7segments_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_7segments_0: Done RTL generation for module 'NIOS_PLATFORM_pio_7segments_0'
Info: pio_7segments_0: "NIOS_PLATFORM" instantiated altera_avalon_pio "pio_7segments_0"
Info: pio_buttons_0: Starting RTL generation for module 'NIOS_PLATFORM_pio_buttons_0'
Info: pio_buttons_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_PLATFORM_pio_buttons_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0003_pio_buttons_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0003_pio_buttons_0_gen//NIOS_PLATFORM_pio_buttons_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_buttons_0: Done RTL generation for module 'NIOS_PLATFORM_pio_buttons_0'
Info: pio_buttons_0: "NIOS_PLATFORM" instantiated altera_avalon_pio "pio_buttons_0"
Info: pio_switches_0: Starting RTL generation for module 'NIOS_PLATFORM_pio_switches_0'
Info: pio_switches_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_PLATFORM_pio_switches_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0004_pio_switches_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0004_pio_switches_0_gen//NIOS_PLATFORM_pio_switches_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switches_0: Done RTL generation for module 'NIOS_PLATFORM_pio_switches_0'
Info: pio_switches_0: "NIOS_PLATFORM" instantiated altera_avalon_pio "pio_switches_0"
Info: ram_0: Starting RTL generation for module 'NIOS_PLATFORM_ram_0'
Info: ram_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_PLATFORM_ram_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0005_ram_0_gen//NIOS_PLATFORM_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info: ram_0: Done RTL generation for module 'NIOS_PLATFORM_ram_0'
Info: ram_0: "NIOS_PLATFORM" instantiated altera_avalon_onchip_memory2 "ram_0"
Info: rom_0: Starting RTL generation for module 'NIOS_PLATFORM_rom_0'
Info: rom_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_PLATFORM_rom_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0006_rom_0_gen//NIOS_PLATFORM_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: rom_0: Done RTL generation for module 'NIOS_PLATFORM_rom_0'
Info: rom_0: "NIOS_PLATFORM" instantiated altera_avalon_onchip_memory2 "rom_0"
Info: timer_0: Starting RTL generation for module 'NIOS_PLATFORM_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_PLATFORM_timer_0 --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0007_timer_0_gen//NIOS_PLATFORM_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NIOS_PLATFORM_timer_0'
Info: timer_0: "NIOS_PLATFORM" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS_PLATFORM" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS_PLATFORM" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS_PLATFORM" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS_PLATFORM_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_PLATFORM_nios2_gen2_0_cpu --dir=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt9959_2756613945290981954.dir/0010_cpu_gen//NIOS_PLATFORM_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.24 15:02:30 (*) Starting Nios II generation
Info: cpu: # 2024.08.24 15:02:30 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.24 15:02:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.24 15:02:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.24 15:02:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.24 15:02:35 (*)   Plaintext license not found.
Info: cpu: # 2024.08.24 15:02:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.24 15:02:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.24 15:02:35 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.24 15:02:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.24 15:02:37 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.24 15:02:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_PLATFORM_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/lobok/Documents/Principios_Sistemas_Operativos/Tarea_1/alarm_clock_system/NIOS_PLATFORM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/lobok/Documents/Principios_Sistemas_Operativos/Tarea_1/alarm_clock_system/NIOS_PLATFORM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/lobok/Documents/Principios_Sistemas_Operativos/Tarea_1/alarm_clock_system/NIOS_PLATFORM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOS_PLATFORM: Done "NIOS_PLATFORM" with 31 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
