// Seed: 1312770140
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire \id_5 ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  not primCall (id_2, id_1);
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3 = id_1;
endmodule
module module_2 #(
    parameter id_17 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  module_0 modCall_1 (
      id_4,
      id_20,
      id_32,
      id_23
  );
  output wire _id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_17 : 1] id_36;
  ;
endmodule
