[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
begin                                                  1
constant                                              11
design                                                 1
event_control                                          1
logic_net                                              6
logic_typespec                                         8
module_inst                                            3
operation                                              2
part_select                                            2
port                                                   4
range                                                  3
ref_obj                                                5
ref_typespec                                           8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             2
begin                                                  2
constant                                              11
design                                                 1
event_control                                          2
logic_net                                              6
logic_typespec                                         8
module_inst                                            3
operation                                              4
part_select                                            4
port                                                   6
range                                                  3
ref_obj                                                8
ref_typespec                                          10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.state), line:1:24, endln:1:29
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@test.clk), line:1:37, endln:1:40
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiNet:
  \_logic_net: (work@test.data), line:2:12, endln:2:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@test.data)
      |vpiParent:
      \_logic_net: (work@test.data), line:2:12, endln:2:16
      |vpiFullName:work@test.data
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:11
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
  |vpiPort:
  \_port: (state), line:1:24, endln:1:29
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.state.state), line:1:24, endln:1:29
      |vpiParent:
      \_port: (state), line:1:24, endln:1:29
      |vpiName:state
      |vpiFullName:work@test.state.state
      |vpiActual:
      \_logic_net: (work@test.state), line:1:24, endln:1:29
    |vpiTypedef:
    \_ref_typespec: (work@test.state)
      |vpiParent:
      \_port: (state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_logic_typespec: , line:1:20, endln:1:23
  |vpiPort:
  \_port: (clk), line:1:37, endln:1:40
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.clk.clk), line:1:37, endln:1:40
      |vpiParent:
      \_port: (clk), line:1:37, endln:1:40
      |vpiName:clk
      |vpiFullName:work@test.clk.clk
      |vpiActual:
      \_logic_net: (work@test.clk), line:1:37, endln:1:40
    |vpiTypedef:
    \_ref_typespec: (work@test.clk)
      |vpiParent:
      \_port: (clk), line:1:37, endln:1:40
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:1:37, endln:1:37
  |vpiProcess:
  \_always: , line:4:1, endln:6:4
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_event_control: , line:4:8, endln:4:22
      |vpiParent:
      \_always: , line:4:1, endln:6:4
      |vpiCondition:
      \_operation: , line:4:10, endln:4:21
        |vpiParent:
        \_event_control: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), line:1:37, endln:1:40
      |vpiStmt:
      \_begin: (work@test), line:4:23, endln:6:4
        |vpiParent:
        \_event_control: , line:4:8, endln:4:22
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , line:5:3, endln:5:29
          |vpiParent:
          \_begin: (work@test), line:4:23, endln:6:4
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:5:16, endln:5:29
            |vpiParent:
            \_assignment: , line:5:3, endln:5:29
            |vpiOpType:24
            |vpiOperand:
            \_part_select: data (work@test.data), line:5:16, endln:5:25
              |vpiParent:
              \_operation: , line:5:16, endln:5:29
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:5:21, endln:5:22
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:5:23, endln:5:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:5:28, endln:5:29
              |vpiParent:
              \_operation: , line:5:16, endln:5:29
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_part_select: data (work@test.data), line:5:3, endln:5:12
            |vpiParent:
            \_assignment: , line:5:3, endln:5:29
            |vpiName:data
            |vpiFullName:work@test.data
            |vpiDefName:data
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:5:8, endln:5:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:5:10, endln:5:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.state), line:1:24, endln:1:29
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@test.state)
      |vpiParent:
      \_logic_net: (work@test.state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_logic_typespec: , line:1:20, endln:1:23
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@test.clk), line:1:37, endln:1:40
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@test.clk)
      |vpiParent:
      \_logic_net: (work@test.clk), line:1:37, endln:1:40
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:1:37, endln:1:37
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiNet:
  \_logic_net: (work@test.data), line:2:12, endln:2:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@test.data)
      |vpiParent:
      \_logic_net: (work@test.data), line:2:12, endln:2:16
      |vpiFullName:work@test.data
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:11
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (state), line:1:24, endln:1:29
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.state), line:1:24, endln:1:29
      |vpiParent:
      \_port: (state), line:1:24, endln:1:29
      |vpiName:state
      |vpiFullName:work@test.state
      |vpiActual:
      \_logic_net: (work@test.state), line:1:24, endln:1:29
    |vpiTypedef:
    \_ref_typespec: (work@test.state)
      |vpiParent:
      \_port: (state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_logic_typespec: , line:1:20, endln:1:23
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (clk), line:1:37, endln:1:40
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.clk), line:1:37, endln:1:40
      |vpiParent:
      \_port: (clk), line:1:37, endln:1:40
      |vpiName:clk
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_net: (work@test.clk), line:1:37, endln:1:40
    |vpiTypedef:
    \_ref_typespec: (work@test.clk)
      |vpiParent:
      \_port: (clk), line:1:37, endln:1:40
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:1:37, endln:1:37
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiProcess:
  \_always: , line:4:1, endln:6:4
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_event_control: , line:4:8, endln:4:22
      |vpiParent:
      \_always: , line:4:1, endln:6:4
      |vpiCondition:
      \_operation: , line:4:10, endln:4:21
        |vpiParent:
        \_event_control: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), line:1:37, endln:1:40
      |vpiStmt:
      \_begin: (work@test), line:4:23, endln:6:4
        |vpiParent:
        \_event_control: , line:4:8, endln:4:22
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , line:5:3, endln:5:29
          |vpiParent:
          \_begin: (work@test), line:4:23, endln:6:4
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:5:16, endln:5:29
            |vpiParent:
            \_assignment: , line:5:3, endln:5:29
            |vpiOpType:24
            |vpiOperand:
            \_part_select: data (work@test.data), line:5:16, endln:5:25
              |vpiParent:
              \_operation: , line:5:16, endln:5:29
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiActual:
              \_logic_net: (work@test.data), line:2:12, endln:2:16
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:5:21, endln:5:22
              |vpiRightRange:
              \_constant: , line:5:23, endln:5:24
            |vpiOperand:
            \_constant: , line:5:28, endln:5:29
          |vpiLhs:
          \_part_select: data (work@test.data), line:5:3, endln:5:12
            |vpiParent:
            \_assignment: , line:5:3, endln:5:29
            |vpiName:data
            |vpiFullName:work@test.data
            |vpiDefName:data
            |vpiActual:
            \_logic_net: (work@test.data), line:2:12, endln:2:16
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:5:8, endln:5:9
            |vpiRightRange:
            \_constant: , line:5:10, endln:5:11
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:1:20, endln:1:23
\_logic_typespec: , line:1:37, endln:1:37
\_logic_typespec: , line:1:20, endln:1:23
  |vpiParent:
  \_logic_net: (work@test.state), line:1:24, endln:1:29
\_logic_typespec: , line:1:37, endln:1:37
  |vpiParent:
  \_logic_net: (work@test.clk), line:1:37, endln:1:40
\_logic_typespec: , line:2:1, endln:2:11
  |vpiParent:
  \_logic_net: (work@test.data), line:2:12, endln:2:16
  |vpiRange:
  \_range: , line:2:5, endln:2:11
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:11
    |vpiLeftRange:
    \_constant: , line:2:6, endln:2:8
      |vpiParent:
      \_range: , line:2:5, endln:2:11
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:5, endln:2:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:20, endln:1:23
\_logic_typespec: , line:1:37, endln:1:37
\_logic_typespec: , line:2:1, endln:2:11
  |vpiRange:
  \_range: , line:2:5, endln:2:11
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:11
    |vpiLeftRange:
    \_constant: , line:2:6, endln:2:8
      |vpiParent:
      \_range: , line:2:5, endln:2:11
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:5, endln:2:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectElab/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectElab/roundtrip/dut_000.sv | 3 | 8 |