Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:19 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/dut_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.848ns (42.760%)  route 2.474ns (57.240%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.295    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.972ns (46.205%)  route 2.296ns (53.795%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.174     4.046    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.170 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_comp_2/O
                         net (fo=16, routed)          0.587     4.756    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.880 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2_comp_1/O
                         net (fo=30, routed)          0.361     5.241    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.972ns (46.205%)  route 2.296ns (53.795%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.174     4.046    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.170 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_comp_2/O
                         net (fo=16, routed)          0.587     4.756    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.880 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2_comp_1/O
                         net (fo=30, routed)          0.361     5.241    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 -1.257    




