// Seed: 3593417143
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    inout id_1,
    output id_2,
    input wand id_3,
    output reg id_4
);
  uwire id_5;
  defparam id_6.id_7 = 1;
  logic id_8;
  logic id_9 = 1;
  logic id_10;
  assign id_5[1'b0] = id_6 < 1;
  logic id_11 = 1;
  logic id_12;
  always @(1) begin
    id_4 <= 1;
  end
  type_23(
      id_3[1], 1, 1
  ); type_24(
      id_10, id_9, 1
  );
  logic id_13;
  type_26(
      1, id_6, 1
  );
  assign id_13 = id_0;
  logic id_14;
endmodule
