// Seed: 171961972
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2
);
  wire [1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 _id_2[-1 : 1],
    output wand id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  parameter [1 : id_2] id_6 = 1;
endmodule
module module_2 #(
    parameter id_11 = 32'd11,
    parameter id_14 = 32'd69,
    parameter id_6  = 32'd17,
    parameter id_8  = 32'd61,
    parameter id_9  = 32'd83
) (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3[-1 'b0 <  id_11  ^  1  <=  (  1  ) : id_14  /  id_9],
    output tri0 id_4,
    output wire id_5,
    input tri1 _id_6,
    input wand id_7,
    output uwire _id_8,
    output tri0 _id_9,
    output wor id_10,
    input tri1 _id_11,
    input wand id_12[-1 : 1],
    input tri0 id_13,
    input supply1 _id_14,
    input supply0 id_15
);
  xnor primCall (id_2, id_0, id_12, id_19, id_15, id_18, id_7, id_17);
  logic id_17[id_6 : id_8];
  ;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
