{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@184:204@HdlStmProcess", "                        fall_edge_trigger |\n                        high_level_trigger |\n                        low_level_trigger);\n\n  // sync\n  always @(posedge dac_clk) begin\n   trigger_i_m1 <= trigger_i;\n   trigger_i_m2 <= trigger_i_m1;\n   trigger_i_m3 <= trigger_i_m2;\n\n   trigger_adc_m1 <= trigger_adc;\n   trigger_adc_m2 <= trigger_adc_m1;\n\n   trigger_la_m1 <= trigger_la;\n   trigger_la_m2 <= trigger_la_m1;\n  end\n\n  always @(posedge dac_clk) begin\n   any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & any_edge;\n   rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & rise_edge;\n   fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & fall_edge;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@358:375", "                        fall_edge_trigger |\n                        high_level_trigger |\n                        low_level_trigger);\n\n  // sync\n  always @(posedge clk) begin\n    trigger_i_m1 <= trigger_i;\n    trigger_i_m2 <= trigger_i_m1;\n    trigger_i_m3 <= trigger_i_m2;\n\n    trigger_adc_m1 <= trigger_in;\n    trigger_adc_m2 <= trigger_adc_m1;\n  end\n\n  always @(posedge clk) begin\n    any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & pg_any_edge;\n    rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & pg_rise_edge;\n    fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & pg_fall_edge;\n"]], "Diff Content": {"Delete": [[190, "   trigger_i_m1 <= trigger_i;\n"], [191, "   trigger_i_m2 <= trigger_i_m1;\n"], [192, "   trigger_i_m3 <= trigger_i_m2;\n"], [194, "   trigger_adc_m1 <= trigger_adc;\n"], [195, "   trigger_adc_m2 <= trigger_adc_m1;\n"], [197, "   trigger_la_m1 <= trigger_la;\n"], [198, "   trigger_la_m2 <= trigger_la_m1;\n"]], "Add": [[192, "    trigger_i_m1 <= trigger_i;\n"], [192, "    trigger_i_m2 <= trigger_i_m1;\n"], [192, "    trigger_i_m3 <= trigger_i_m2;\n"], [195, "    trigger_adc_m1 <= trigger_adc;\n"], [195, "    trigger_adc_m2 <= trigger_adc_m1;\n"], [198, "    trigger_la_m1 <= trigger_la;\n"], [198, "    trigger_la_m2 <= trigger_la_m1;\n"]]}}