#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002495fc8c040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002495fc8c1d0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_000002495fce2010 .functor NOT 1, L_000002495fd3f0f0, C4<0>, C4<0>, C4<0>;
L_000002495fce1280 .functor XOR 8, L_000002495fd406d0, L_000002495fd3ff50, C4<00000000>, C4<00000000>;
L_000002495fce1d00 .functor XOR 8, L_000002495fce1280, L_000002495fd3f2d0, C4<00000000>, C4<00000000>;
v000002495fd3e800_0 .net *"_ivl_10", 7 0, L_000002495fd3f2d0;  1 drivers
v000002495fd3e1c0_0 .net *"_ivl_12", 7 0, L_000002495fce1d00;  1 drivers
v000002495fd3e580_0 .net *"_ivl_2", 7 0, L_000002495fd3fa50;  1 drivers
v000002495fd3e620_0 .net *"_ivl_4", 7 0, L_000002495fd406d0;  1 drivers
v000002495fd3e440_0 .net *"_ivl_6", 7 0, L_000002495fd3ff50;  1 drivers
v000002495fd3cdc0_0 .net *"_ivl_8", 7 0, L_000002495fce1280;  1 drivers
v000002495fd3ce60_0 .var "clk", 0 0;
v000002495fd3d360_0 .net "in", 7 0, v000002495fd3e940_0;  1 drivers
v000002495fd3dcc0_0 .net "out_dut", 7 0, L_000002495fd3edd0;  1 drivers
v000002495fd3df40_0 .net "out_ref", 7 0, L_000002495fd3d040;  1 drivers
v000002495fd3e300_0 .var/2u "stats1", 159 0;
v000002495fd3d2c0_0 .var/2u "strobe", 0 0;
v000002495fd3d7c0_0 .net "tb_match", 0 0, L_000002495fd3f0f0;  1 drivers
v000002495fd3d900_0 .net "tb_mismatch", 0 0, L_000002495fce2010;  1 drivers
v000002495fd3e6c0_0 .net "wavedrom_enable", 0 0, v000002495fd3cb40_0;  1 drivers
v000002495fd3cf00_0 .net "wavedrom_title", 511 0, v000002495fd3cd20_0;  1 drivers
L_000002495fd3fa50 .concat [ 8 0 0 0], L_000002495fd3d040;
L_000002495fd406d0 .concat [ 8 0 0 0], L_000002495fd3d040;
L_000002495fd3ff50 .concat [ 8 0 0 0], L_000002495fd3edd0;
L_000002495fd3f2d0 .concat [ 8 0 0 0], L_000002495fd3d040;
L_000002495fd3f0f0 .cmp/eeq 8, L_000002495fd3fa50, L_000002495fce1d00;
S_000002495fcd36c0 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_000002495fc8c1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_000002495fce18a0 .functor BUFZ 8, v000002495fd3e940_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002495fcc89e0_0 .net *"_ivl_0", 0 0, L_000002495fd3d400;  1 drivers
v000002495fcc8ee0_0 .net *"_ivl_10", 0 0, L_000002495fd3da40;  1 drivers
v000002495fcc9520_0 .net *"_ivl_12", 0 0, L_000002495fd3d860;  1 drivers
v000002495fcc92a0_0 .net *"_ivl_14", 0 0, L_000002495fd3dae0;  1 drivers
v000002495fcc9340_0 .net *"_ivl_2", 0 0, L_000002495fd3e9e0;  1 drivers
v000002495fcc93e0_0 .net *"_ivl_27", 7 0, L_000002495fce18a0;  1 drivers
v000002495fd3e4e0_0 .net *"_ivl_4", 0 0, L_000002495fd3d9a0;  1 drivers
v000002495fd3cc80_0 .net *"_ivl_6", 0 0, L_000002495fd3d4a0;  1 drivers
v000002495fd3dea0_0 .net *"_ivl_8", 0 0, L_000002495fd3e260;  1 drivers
v000002495fd3d0e0_0 .net "in", 7 0, v000002495fd3e940_0;  alias, 1 drivers
v000002495fd3dc20_0 .net "out", 7 0, L_000002495fd3d040;  alias, 1 drivers
LS_000002495fd3d040_0_0 .concat8 [ 1 1 1 1], L_000002495fd3d400, L_000002495fd3e9e0, L_000002495fd3d9a0, L_000002495fd3d4a0;
LS_000002495fd3d040_0_4 .concat8 [ 1 1 1 1], L_000002495fd3e260, L_000002495fd3da40, L_000002495fd3d860, L_000002495fd3dae0;
L_000002495fd3d040 .concat8 [ 4 4 0 0], LS_000002495fd3d040_0_0, LS_000002495fd3d040_0_4;
L_000002495fd3d400 .part L_000002495fce18a0, 7, 1;
L_000002495fd3e9e0 .part L_000002495fce18a0, 6, 1;
L_000002495fd3d9a0 .part L_000002495fce18a0, 5, 1;
L_000002495fd3d4a0 .part L_000002495fce18a0, 4, 1;
L_000002495fd3e260 .part L_000002495fce18a0, 3, 1;
L_000002495fd3da40 .part L_000002495fce18a0, 2, 1;
L_000002495fd3d860 .part L_000002495fce18a0, 1, 1;
L_000002495fd3dae0 .part L_000002495fce18a0, 0, 1;
S_000002495fcd3850 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_000002495fc8c1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000002495fd3d220_0 .net "clk", 0 0, v000002495fd3ce60_0;  1 drivers
v000002495fd3e940_0 .var "in", 7 0;
v000002495fd3cb40_0 .var "wavedrom_enable", 0 0;
v000002495fd3cd20_0 .var "wavedrom_title", 511 0;
E_000002495fce8fb0/0 .event negedge, v000002495fd3d220_0;
E_000002495fce8fb0/1 .event posedge, v000002495fd3d220_0;
E_000002495fce8fb0 .event/or E_000002495fce8fb0/0, E_000002495fce8fb0/1;
E_000002495fce8bb0 .event negedge, v000002495fd3d220_0;
E_000002495fce86f0 .event posedge, v000002495fd3d220_0;
S_000002495fce4fb0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002495fcd3850;
 .timescale -12 -12;
v000002495fd3e3a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002495fce5140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002495fcd3850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002495fce52d0 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_000002495fc8c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v000002495fd3d5e0_0 .net *"_ivl_1", 0 0, L_000002495fd3db80;  1 drivers
v000002495fd3d680_0 .net *"_ivl_11", 0 0, L_000002495fd3f230;  1 drivers
v000002495fd3d180_0 .net *"_ivl_13", 0 0, L_000002495fd3faf0;  1 drivers
v000002495fd3d540_0 .net *"_ivl_15", 0 0, L_000002495fd40950;  1 drivers
v000002495fd3e8a0_0 .net *"_ivl_3", 0 0, L_000002495fd3dd60;  1 drivers
v000002495fd3cbe0_0 .net *"_ivl_5", 0 0, L_000002495fd3de00;  1 drivers
v000002495fd3cfa0_0 .net *"_ivl_7", 0 0, L_000002495fd3dfe0;  1 drivers
v000002495fd3d720_0 .net *"_ivl_9", 0 0, L_000002495fd3e080;  1 drivers
v000002495fd3e120_0 .net "in", 7 0, v000002495fd3e940_0;  alias, 1 drivers
v000002495fd3e760_0 .net "out", 7 0, L_000002495fd3edd0;  alias, 1 drivers
L_000002495fd3db80 .part v000002495fd3e940_0, 0, 1;
L_000002495fd3dd60 .part v000002495fd3e940_0, 1, 1;
L_000002495fd3de00 .part v000002495fd3e940_0, 2, 1;
L_000002495fd3dfe0 .part v000002495fd3e940_0, 3, 1;
L_000002495fd3e080 .part v000002495fd3e940_0, 4, 1;
L_000002495fd3f230 .part v000002495fd3e940_0, 5, 1;
L_000002495fd3faf0 .part v000002495fd3e940_0, 6, 1;
L_000002495fd40950 .part v000002495fd3e940_0, 7, 1;
LS_000002495fd3edd0_0_0 .concat [ 1 1 1 1], L_000002495fd40950, L_000002495fd3faf0, L_000002495fd3f230, L_000002495fd3e080;
LS_000002495fd3edd0_0_4 .concat [ 1 1 1 1], L_000002495fd3dfe0, L_000002495fd3de00, L_000002495fd3dd60, L_000002495fd3db80;
L_000002495fd3edd0 .concat [ 4 4 0 0], LS_000002495fd3edd0_0_0, LS_000002495fd3edd0_0_4;
S_000002495fca2f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_000002495fc8c1d0;
 .timescale -12 -12;
E_000002495fce8c30 .event edge, v000002495fd3d2c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002495fd3d2c0_0;
    %nor/r;
    %assign/vec4 v000002495fd3d2c0_0, 0;
    %wait E_000002495fce8c30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002495fcd3850;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce8bb0;
    %wait E_000002495fce86f0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce86f0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %wait E_000002495fce8bb0;
    %fork TD_tb.stim1.wavedrom_stop, S_000002495fce5140;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002495fce8fb0;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000002495fd3e940_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002495fc8c1d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002495fd3ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002495fd3d2c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002495fc8c1d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002495fd3ce60_0;
    %inv;
    %store/vec4 v000002495fd3ce60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002495fc8c1d0;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v000002495fd3d220_0, v000002495fd3d900_0, v000002495fd3d360_0, v000002495fd3df40_0, v000002495fd3dcc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002495fc8c1d0;
T_7 ;
    %load/vec4 v000002495fd3e300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002495fd3e300_0, 64, 32>, &PV<v000002495fd3e300_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002495fd3e300_0, 128, 32>, &PV<v000002495fd3e300_0, 0, 32> {0 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", &PV<v000002495fd3e300_0, 128, 32>, &PV<v000002495fd3e300_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002495fc8c1d0;
T_8 ;
    %wait E_000002495fce8fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002495fd3e300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002495fd3e300_0, 4, 32;
    %load/vec4 v000002495fd3d7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002495fd3e300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002495fd3e300_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002495fd3e300_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002495fd3e300_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002495fd3df40_0;
    %load/vec4 v000002495fd3df40_0;
    %load/vec4 v000002495fd3dcc0_0;
    %xor;
    %load/vec4 v000002495fd3df40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002495fd3e300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002495fd3e300_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002495fd3e300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002495fd3e300_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002495fc8c1d0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 134 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 135 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob006_vectorr_test.sv";
    "dataset_code-complete-iccad2023/Prob006_vectorr_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01.sv";
