// Seed: 3294485131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd18,
    parameter id_2  = 32'd45,
    parameter id_5  = 32'd83,
    parameter id_7  = 32'd73
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  output supply1 id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout uwire id_3;
  input wire _id_2;
  output supply1 id_1;
  assign id_1 = -1'b0 <-> (1);
  assign id_3 = id_3 * -1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_3,
      id_3,
      id_6
  );
  logic [1 'b0 : id_7  ?  id_2 : 1] id_10;
  ;
  wire _id_11;
  ;
  if (1) begin : LABEL_0
    wire [id_7 : id_11] id_12;
  end else assign id_9 = -1;
  wire [1 : id_5] id_13;
endmodule
