// Seed: 765265527
module module_0;
  assign id_1 = 1;
  assign id_1 = 1'b0 == 1;
  supply1 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[1] = 1;
  module_0();
endmodule
module module_2 ();
  tri0 id_1 = (1);
  module_0();
  wire id_2;
  wire id_3;
endmodule
module module_3;
  always
    case (1)
      id_1: id_1 = id_1;
      1: if (1) id_1 <= id_1;
      id_1 - 1: begin
        #1 begin
          id_1 = 1;
          id_1 = 1;
        end
        id_1 <= id_1;
      end
      default: id_1 <= id_1;
    endcase
  id_2(
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(id_1 * ~id_1 - 1),
      .id_4(id_3),
      .id_5(id_3),
      .id_6(id_1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'b0),
      .id_12(1),
      .id_13(1'b0),
      .id_14(1),
      .id_15(id_1),
      .id_16(id_3 == id_3),
      .id_17(id_1),
      .id_18(1 == 1),
      .id_19(id_1),
      .id_20(!id_1),
      .id_21(1),
      .id_22(id_1),
      .id_23(((id_3))),
      .id_24(1),
      .id_25(id_3),
      .id_26(id_1 ? id_1 && !id_1 : id_3),
      .id_27(id_1),
      .id_28(1 - id_3),
      .id_29(1),
      .id_30(id_1),
      .id_31(1),
      .id_32(1),
      .id_33(id_4),
      .id_34(1),
      .id_35(1'b0),
      .id_36(id_3),
      .id_37(1'b0 === id_5),
      .id_38(1),
      .id_39(id_5)
  );
  assign id_1 = id_4;
  module_0();
  wire id_6;
  wire id_7;
  id_8 :
  assert property (@(1) id_5 - 1)
  else begin
    if (1) id_1 <= id_4;
    id_5 = 1;
  end
endmodule
