
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013acc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a60  08013d70  08013d70  00014d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080147d0  080147d0  000157d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080147d8  080147d8  000157d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080147dc  080147dc  000157dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  080147e0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007f0  24000224  08014a04  00016224  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a14  08014a04  00016a14  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002558c  00000000  00000000  00016252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000422b  00000000  00000000  0003b7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e28  00000000  00000000  0003fa10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017ef  00000000  00000000  00041838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c3d0  00000000  00000000  00043027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027475  00000000  00000000  0007f3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017ec90  00000000  00000000  000a686c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002254fc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009660  00000000  00000000  00225540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  0022eba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013d54 	.word	0x08013d54

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	08013d54 	.word	0x08013d54

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f006 fe06 	bl	8007350 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f003 ff4e 	bl	80045f4 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f006 ff07 	bl	8007580 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f003 fef1 	bl	80045dc <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f006 fd8c 	bl	8007350 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f010 fee6 	bl	801163c <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f010 fee1 	bl	801163c <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f006 ff73 	bl	800776c <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f010 fd6d 	bl	8011370 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f010 fd60 	bl	8011370 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f010 fd57 	bl	8011370 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f010 feaf 	bl	801163c <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f010 feaa 	bl	801163c <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f006 ff3c 	bl	800776c <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f010 fd36 	bl	8011370 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f010 fd29 	bl	8011370 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f010 fd20 	bl	8011370 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	08013d70 	.word	0x08013d70
 800094c:	08013d9c 	.word	0x08013d9c
 8000950:	08013dc4 	.word	0x08013dc4
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	08013df0 	.word	0x08013df0
 8000964:	08013e1c 	.word	0x08013e1c
 8000968:	08013e44 	.word	0x08013e44

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f003 fe24 	bl	80045f4 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f003 fdf6 	bl	80045f4 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08013e70 	.word	0x08013e70

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08013e70 	.word	0x08013e70

08000a84 <BATTERY_ReadRaw>:
#include "Battery_manager.h"

extern ADC_HandleTypeDef hadc1;
Battery_t battery;

uint16_t BATTERY_ReadRaw(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <BATTERY_ReadRaw+0x60>)
 8000aa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000aac:	463b      	mov	r3, r7
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab2:	f004 fbd7 	bl	8005264 <HAL_ADC_ConfigChannel>

	}

	HAL_ADC_Start(&hadc1);
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab8:	f004 f9d4 	bl	8004e64 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000abc:	2164      	movs	r1, #100	@ 0x64
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ac0:	f004 face 	bl	8005060 <HAL_ADC_PollForConversion>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d104      	bne.n	8000ad4 <BATTERY_ReadRaw+0x50>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000acc:	f004 fbbc 	bl	8005248 <HAL_ADC_GetValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ad6:	f004 fa8f 	bl	8004ff8 <HAL_ADC_Stop>

	return adc_value;
 8000ada:	8bfb      	ldrh	r3, [r7, #30]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2a000400 	.word	0x2a000400
 8000ae8:	24000594 	.word	0x24000594

08000aec <BATTERY_ReadVoltageFiltered>:
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;

	return battery_voltage;
}

void BATTERY_ReadVoltageFiltered(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00c      	b.n	8000b16 <BATTERY_ReadVoltageFiltered+0x2a>
		sum += BATTERY_ReadRaw();
 8000afc:	f7ff ffc2 	bl	8000a84 <BATTERY_ReadRaw>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4413      	add	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
		HAL_Delay(1);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f003 fd72 	bl	80045f4 <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	3301      	adds	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b0f      	cmp	r3, #15
 8000b1a:	ddef      	ble.n	8000afc <BATTERY_ReadVoltageFiltered+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	81fb      	strh	r3, [r7, #14]

	float voltage_adc = (adc_avg * VREF) / ADC_MAX;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	ee07 3a90 	vmov	s15, r3
 8000b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b2c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b60 <BATTERY_ReadVoltageFiltered+0x74>
 8000b30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b34:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b64 <BATTERY_ReadVoltageFiltered+0x78>
 8000b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b3c:	edc7 7a02 	vstr	s15, [r7, #8]
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;
 8000b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b44:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000b68 <BATTERY_ReadVoltageFiltered+0x7c>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a01 	vstr	s15, [r7, #4]

	battery.voltage = battery_voltage;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <BATTERY_ReadVoltageFiltered+0x80>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40533333 	.word	0x40533333
 8000b64:	477fff00 	.word	0x477fff00
 8000b68:	40b66666 	.word	0x40b66666
 8000b6c:	240002c8 	.word	0x240002c8

08000b70 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000b7c:	2238      	movs	r2, #56	@ 0x38
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4815      	ldr	r0, [pc, #84]	@ (8000bd8 <VR_Init+0x68>)
 8000b82:	f010 fd5b 	bl	801163c <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <VR_Init+0x68>)
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <VR_Init+0x6c>)
 8000b8a:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <VR_Init+0x68>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <VR_Init+0x68>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <VR_Init+0x68>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <VR_Init+0x68>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6313      	str	r3, [r2, #48]	@ 0x30

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ba4:	2238      	movs	r2, #56	@ 0x38
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <VR_Init+0x70>)
 8000baa:	f010 fd47 	bl	801163c <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <VR_Init+0x70>)
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <VR_Init+0x6c>)
 8000bb2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <VR_Init+0x70>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <VR_Init+0x70>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <VR_Init+0x70>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <VR_Init+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6313      	str	r3, [r2, #48]	@ 0x30

    return HAL_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240002cc 	.word	0x240002cc
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	24000304 	.word	0x24000304

08000be4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d303      	bcc.n	8000bfe <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	e002      	b.n	8000c04 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
    }
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	b094      	sub	sp, #80	@ 0x50
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	VR_Sensor_t temp;

	if(type == SENSOR_CKP){
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d116      	bne.n	8000c52 <VR_InputCaptureCallback+0x42>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000c24:	2100      	movs	r1, #0
 8000c26:	4863      	ldr	r0, [pc, #396]	@ (8000db4 <VR_InputCaptureCallback+0x1a4>)
 8000c28:	f00b ffe8 	bl	800cbfc <HAL_TIM_ReadCapturedValue>
 8000c2c:	64f8      	str	r0, [r7, #76]	@ 0x4c
		ckp_sensor.current_edge_time = current_time;
 8000c2e:	4a62      	ldr	r2, [pc, #392]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c32:	6193      	str	r3, [r2, #24]
		temp = ckp_sensor;
 8000c34:	4b60      	ldr	r3, [pc, #384]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000c36:	f107 0408 	add.w	r4, r7, #8
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000c50:	e015      	b.n	8000c7e <VR_InputCaptureCallback+0x6e>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000c52:	2104      	movs	r1, #4
 8000c54:	4857      	ldr	r0, [pc, #348]	@ (8000db4 <VR_InputCaptureCallback+0x1a4>)
 8000c56:	f00b ffd1 	bl	800cbfc <HAL_TIM_ReadCapturedValue>
 8000c5a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		cmp_sensor.current_edge_time = current_time;
 8000c5c:	4a57      	ldr	r2, [pc, #348]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c60:	6193      	str	r3, [r2, #24]
		temp = cmp_sensor;
 8000c62:	4b56      	ldr	r3, [pc, #344]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000c64:	f107 0408 	add.w	r4, r7, #8
 8000c68:	461d      	mov	r5, r3
 8000c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c7a:	e884 0003 	stmia.w	r4, {r0, r1}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	4619      	mov	r1, r3
 8000c82:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000c84:	f7ff ffae 	bl	8000be4 <VR_CalculateDeltaT>
 8000c88:	64b8      	str	r0, [r7, #72]	@ 0x48

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c8c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c8e:	f240 808c 	bls.w	8000daa <VR_InputCaptureCallback+0x19a>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c94:	ee07 3a90 	vmov	s15, r3
 8000c98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ca0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ca4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8000dc0 <VR_InputCaptureCallback+0x1b0>
 8000ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cb0:	ee17 3a90 	vmov	r3, s15
 8000cb4:	647b      	str	r3, [r7, #68]	@ 0x44
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cb8:	ee07 3a90 	vmov	s15, r3
 8000cbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	ee07 3a90 	vmov	s15, r3
 8000cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cca:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8000dc4 <VR_InputCaptureCallback+0x1b4>
 8000cce:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cda:	ee17 3a90 	vmov	r3, s15
 8000cde:	647b      	str	r3, [r7, #68]	@ 0x44

    float ratio = (float)delta/(float)temp.period;
 8000ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cec:	ee07 3a90 	vmov	s15, r3
 8000cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cf8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if(ratio >= 2.5f){
 8000cfc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000d00:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0c:	db0f      	blt.n	8000d2e <VR_InputCaptureCallback+0x11e>

    	if(temp.isSync){
 8000d0e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d005      	beq.n	8000d22 <VR_InputCaptureCallback+0x112>
        	temp.pulse_count_per_rev = temp.pulse_count;
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	617b      	str	r3, [r7, #20]
        	temp.revolution_count += 1;
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	61bb      	str	r3, [r7, #24]
 8000d20:	e002      	b.n	8000d28 <VR_InputCaptureCallback+0x118>
    	}else
    		temp.isSync = true;
 8000d22:	2301      	movs	r3, #1
 8000d24:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    	temp.pulse_count = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	e00e      	b.n	8000d4c <VR_InputCaptureCallback+0x13c>
    }else
    	temp.frequency_hz = 1.0f/(float)delta * 1000000.0f;
 8000d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d30:	ee07 3a90 	vmov	s15, r3
 8000d34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d40:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000dc0 <VR_InputCaptureCallback+0x1b0>
 8000d44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d48:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    temp.last_edge_time = current_time;
 8000d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d4e:	61fb      	str	r3, [r7, #28]
	temp.period = delta;//us
 8000d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(type == SENSOR_CKP){
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d113      	bne.n	8000d82 <VR_InputCaptureCallback+0x172>
		ckp_sensor = temp;
 8000d5a:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d5c:	461d      	mov	r5, r3
 8000d5e:	f107 0408 	add.w	r4, r7, #8
 8000d62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d72:	e885 0003 	stmia.w	r5, {r0, r1}
		ckp_sensor.pulse_count+=1;
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	4a0e      	ldr	r2, [pc, #56]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d7e:	6093      	str	r3, [r2, #8]
 8000d80:	e014      	b.n	8000dac <VR_InputCaptureCallback+0x19c>
	}else{
		cmp_sensor = temp;
 8000d82:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000d84:	461d      	mov	r5, r3
 8000d86:	f107 0408 	add.w	r4, r7, #8
 8000d8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d9a:	e885 0003 	stmia.w	r5, {r0, r1}
		cmp_sensor.pulse_count+=1;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	3301      	adds	r3, #1
 8000da4:	4a05      	ldr	r2, [pc, #20]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000da6:	6093      	str	r3, [r2, #8]
 8000da8:	e000      	b.n	8000dac <VR_InputCaptureCallback+0x19c>
        return;
 8000daa:	bf00      	nop
	}
}
 8000dac:	3750      	adds	r7, #80	@ 0x50
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bdb0      	pop	{r4, r5, r7, pc}
 8000db2:	bf00      	nop
 8000db4:	24000738 	.word	0x24000738
 8000db8:	240002cc 	.word	0x240002cc
 8000dbc:	24000304 	.word	0x24000304
 8000dc0:	49742400 	.word	0x49742400
 8000dc4:	42700000 	.word	0x42700000

08000dc8 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e015      	b.n	8000e10 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f7ff facb 	bl	8000380 <strlen>
 8000dea:	4603      	mov	r3, r0
 8000dec:	3301      	adds	r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	4798      	blx	r3
 8000df8:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d101      	bne.n	8000e04 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	e005      	b.n	8000e10 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	68b8      	ldr	r0, [r7, #8]
 8000e0a:	f010 fcd2 	bl	80117b2 <memcpy>

    return copy;
 8000e0e:	68bb      	ldr	r3, [r7, #8]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2028      	movs	r0, #40	@ 0x28
 8000e26:	4798      	blx	r3
 8000e28:	60f8      	str	r0, [r7, #12]
    if (node)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000e30:	2228      	movs	r2, #40	@ 0x28
 8000e32:	2100      	movs	r1, #0
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f010 fc01 	bl	801163c <memset>
    }

    return node;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000e50:	e03d      	b.n	8000ece <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d108      	bne.n	8000e76 <cJSON_Delete+0x32>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ffe7 	bl	8000e44 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d10c      	bne.n	8000e9c <cJSON_Delete+0x58>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d008      	beq.n	8000e9c <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	6912      	ldr	r2, [r2, #16]
 8000e92:	4610      	mov	r0, r2
 8000e94:	4798      	blx	r3
            item->valuestring = NULL;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10c      	bne.n	8000ec2 <cJSON_Delete+0x7e>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d008      	beq.n	8000ec2 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	6a12      	ldr	r2, [r2, #32]
 8000eb8:	4610      	mov	r0, r2
 8000eba:	4798      	blx	r3
            item->string = NULL;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	4798      	blx	r3
        item = next;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1be      	bne.n	8000e52 <cJSON_Delete+0xe>
    }
}
 8000ed4:	bf00      	nop
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000040 	.word	0x24000040

08000ee4 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000ee8:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d003      	beq.n	8000f14 <ensure+0x20>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <ensure+0x24>
    {
        return NULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	e083      	b.n	8001020 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d007      	beq.n	8000f30 <ensure+0x3c>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689a      	ldr	r2, [r3, #8]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d301      	bcc.n	8000f30 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e077      	b.n	8001020 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	da01      	bge.n	8000f3a <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e072      	b.n	8001020 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	689a      	ldr	r2, [r3, #8]
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	3301      	adds	r3, #1
 8000f44:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d805      	bhi.n	8000f5c <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	4413      	add	r3, r2
 8000f5a:	e061      	b.n	8001020 <ensure+0x12c>
    }

    if (p->noalloc) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <ensure+0x74>
        return NULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	e05b      	b.n	8001020 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f6e:	d308      	bcc.n	8000f82 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db03      	blt.n	8000f7e <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000f76:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	e004      	b.n	8000f88 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e04e      	b.n	8001020 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d018      	beq.n	8000fc2 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	68b9      	ldr	r1, [r7, #8]
 8000f9a:	4610      	mov	r0, r2
 8000f9c:	4798      	blx	r3
 8000f9e:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d132      	bne.n	800100c <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4798      	blx	r3
            p->length = 0;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e02e      	b.n	8001020 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	68b8      	ldr	r0, [r7, #8]
 8000fc8:	4798      	blx	r3
 8000fca:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10d      	bne.n	8000fee <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	6812      	ldr	r2, [r2, #0]
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4798      	blx	r3
            p->length = 0;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e018      	b.n	8001020 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6819      	ldr	r1, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f010 fbd9 	bl	80117b2 <memcpy>
        p->hooks.deallocate(p->buffer);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	6812      	ldr	r2, [r2, #0]
 8001008:	4610      	mov	r0, r2
 800100a:	4798      	blx	r3
    }
    p->length = newsize;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	4413      	add	r3, r2
}
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d013      	beq.n	8001062 <update_offset+0x3a>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d00f      	beq.n	8001062 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	4413      	add	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689c      	ldr	r4, [r3, #8]
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f7ff f994 	bl	8000380 <strlen>
 8001058:	4603      	mov	r3, r0
 800105a:	18e2      	adds	r2, r4, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	e000      	b.n	8001064 <update_offset+0x3c>
        return;
 8001062:	bf00      	nop
}
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	0000      	movs	r0, r0
 800106c:	0000      	movs	r0, r0
	...

08001070 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001070:	b480      	push	{r7}
 8001072:	b087      	sub	sp, #28
 8001074:	af00      	add	r7, sp, #0
 8001076:	ed87 0b02 	vstr	d0, [r7, #8]
 800107a:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 800107e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001082:	eeb0 6bc7 	vabs.f64	d6, d7
 8001086:	ed97 7b00 	vldr	d7, [r7]
 800108a:	eeb0 7bc7 	vabs.f64	d7, d7
 800108e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001096:	dd04      	ble.n	80010a2 <compare_double+0x32>
 8001098:	ed97 7b02 	vldr	d7, [r7, #8]
 800109c:	eeb0 7bc7 	vabs.f64	d7, d7
 80010a0:	e003      	b.n	80010aa <compare_double+0x3a>
 80010a2:	ed97 7b00 	vldr	d7, [r7]
 80010a6:	eeb0 7bc7 	vabs.f64	d7, d7
 80010aa:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 80010ae:	ed97 6b02 	vldr	d6, [r7, #8]
 80010b2:	ed97 7b00 	vldr	d7, [r7]
 80010b6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80010ba:	eeb0 6bc7 	vabs.f64	d6, d7
 80010be:	ed97 7b04 	vldr	d7, [r7, #16]
 80010c2:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80010e8 <compare_double+0x78>
 80010c6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	bf94      	ite	ls
 80010d4:	2301      	movls	r3, #1
 80010d6:	2300      	movhi	r3, #0
 80010d8:	b2db      	uxtb	r3, r3
}
 80010da:	4618      	mov	r0, r3
 80010dc:	371c      	adds	r7, #28
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	00000000 	.word	0x00000000
 80010ec:	3cb00000 	.word	0x3cb00000

080010f0 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b092      	sub	sp, #72	@ 0x48
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001104:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
 8001120:	615a      	str	r2, [r3, #20]
 8001122:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001124:	f7ff fede 	bl	8000ee4 <get_decimal_point>
 8001128:	4603      	mov	r3, r0
 800112a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <print_number+0x54>
    {
        return false;
 8001140:	2300      	movs	r3, #0
 8001142:	e0a2      	b.n	800128a <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001144:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001148:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800114c:	eeb4 6b47 	vcmp.f64	d6, d7
 8001150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001154:	d612      	bvs.n	800117c <print_number+0x8c>
 8001156:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800115a:	eeb0 7bc7 	vabs.f64	d7, d7
 800115e:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001298 <print_number+0x1a8>
 8001162:	eeb4 7b46 	vcmp.f64	d7, d6
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	bfd4      	ite	le
 800116c:	2301      	movle	r3, #1
 800116e:	2300      	movgt	r3, #0
 8001170:	b2db      	uxtb	r3, r3
 8001172:	f083 0301 	eor.w	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d007      	beq.n	800118c <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4947      	ldr	r1, [pc, #284]	@ (80012a0 <print_number+0x1b0>)
 8001182:	4618      	mov	r0, r3
 8001184:	f010 f932 	bl	80113ec <siprintf>
 8001188:	6478      	str	r0, [r7, #68]	@ 0x44
 800118a:	e03c      	b.n	8001206 <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	ee07 3a90 	vmov	s15, r3
 8001194:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001198:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 800119c:	eeb4 6b47 	vcmp.f64	d6, d7
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	d109      	bne.n	80011ba <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	695a      	ldr	r2, [r3, #20]
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	493d      	ldr	r1, [pc, #244]	@ (80012a4 <print_number+0x1b4>)
 80011b0:	4618      	mov	r0, r3
 80011b2:	f010 f91b 	bl	80113ec <siprintf>
 80011b6:	6478      	str	r0, [r7, #68]	@ 0x44
 80011b8:	e025      	b.n	8001206 <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80011ba:	f107 0014 	add.w	r0, r7, #20
 80011be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011c2:	4939      	ldr	r1, [pc, #228]	@ (80012a8 <print_number+0x1b8>)
 80011c4:	f010 f912 	bl	80113ec <siprintf>
 80011c8:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80011ca:	f107 0208 	add.w	r2, r7, #8
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4936      	ldr	r1, [pc, #216]	@ (80012ac <print_number+0x1bc>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f010 f92b 	bl	8011430 <siscanf>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d10a      	bne.n	80011f6 <print_number+0x106>
 80011e0:	ed97 7b02 	vldr	d7, [r7, #8]
 80011e4:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80011e8:	eeb0 0b47 	vmov.f64	d0, d7
 80011ec:	f7ff ff40 	bl	8001070 <compare_double>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d107      	bne.n	8001206 <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80011f6:	f107 0014 	add.w	r0, r7, #20
 80011fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011fe:	492c      	ldr	r1, [pc, #176]	@ (80012b0 <print_number+0x1c0>)
 8001200:	f010 f8f4 	bl	80113ec <siprintf>
 8001204:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001208:	2b00      	cmp	r3, #0
 800120a:	db02      	blt.n	8001212 <print_number+0x122>
 800120c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800120e:	2b19      	cmp	r3, #25
 8001210:	dd01      	ble.n	8001216 <print_number+0x126>
    {
        return false;
 8001212:	2300      	movs	r3, #0
 8001214:	e039      	b.n	800128a <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001218:	3301      	adds	r3, #1
 800121a:	4619      	mov	r1, r3
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f7ff fe69 	bl	8000ef4 <ensure>
 8001222:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <print_number+0x13e>
    {
        return false;
 800122a:	2300      	movs	r3, #0
 800122c:	e02d      	b.n	800128a <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800122e:	2300      	movs	r3, #0
 8001230:	643b      	str	r3, [r7, #64]	@ 0x40
 8001232:	e01a      	b.n	800126a <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 8001234:	f107 0214 	add.w	r2, r7, #20
 8001238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800123a:	4413      	add	r3, r2
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001242:	429a      	cmp	r2, r3
 8001244:	d105      	bne.n	8001252 <print_number+0x162>
        {
            output_pointer[i] = '.';
 8001246:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800124a:	4413      	add	r3, r2
 800124c:	222e      	movs	r2, #46	@ 0x2e
 800124e:	701a      	strb	r2, [r3, #0]
            continue;
 8001250:	e008      	b.n	8001264 <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 8001252:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001256:	4413      	add	r3, r2
 8001258:	f107 0114 	add.w	r1, r7, #20
 800125c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800125e:	440a      	add	r2, r1
 8001260:	7812      	ldrb	r2, [r2, #0]
 8001262:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001266:	3301      	adds	r3, #1
 8001268:	643b      	str	r3, [r7, #64]	@ 0x40
 800126a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800126e:	429a      	cmp	r2, r3
 8001270:	d3e0      	bcc.n	8001234 <print_number+0x144>
    }
    output_pointer[i] = '\0';
 8001272:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001276:	4413      	add	r3, r2
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001282:	441a      	add	r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	609a      	str	r2, [r3, #8]

    return true;
 8001288:	2301      	movs	r3, #1
}
 800128a:	4618      	mov	r0, r3
 800128c:	3748      	adds	r7, #72	@ 0x48
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	f3af 8000 	nop.w
 8001298:	ffffffff 	.word	0xffffffff
 800129c:	7fefffff 	.word	0x7fefffff
 80012a0:	08013f94 	.word	0x08013f94
 80012a4:	08013f9c 	.word	0x08013f9c
 80012a8:	08013fa0 	.word	0x08013fa0
 80012ac:	08013fa8 	.word	0x08013fa8
 80012b0:	08013fac 	.word	0x08013fac

080012b4 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <print_string_ptr+0x28>
    {
        return false;
 80012d8:	2300      	movs	r3, #0
 80012da:	e110      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d111      	bne.n	8001306 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 80012e2:	2103      	movs	r1, #3
 80012e4:	6838      	ldr	r0, [r7, #0]
 80012e6:	f7ff fe05 	bl	8000ef4 <ensure>
 80012ea:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <print_string_ptr+0x42>
        {
            return false;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e103      	b.n	80014fe <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4a83      	ldr	r2, [pc, #524]	@ (8001508 <print_string_ptr+0x254>)
 80012fa:	8811      	ldrh	r1, [r2, #0]
 80012fc:	7892      	ldrb	r2, [r2, #2]
 80012fe:	8019      	strh	r1, [r3, #0]
 8001300:	709a      	strb	r2, [r3, #2]

        return true;
 8001302:	2301      	movs	r3, #1
 8001304:	e0fb      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	e024      	b.n	8001356 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b22      	cmp	r3, #34	@ 0x22
 8001312:	dc0f      	bgt.n	8001334 <print_string_ptr+0x80>
 8001314:	2b08      	cmp	r3, #8
 8001316:	db13      	blt.n	8001340 <print_string_ptr+0x8c>
 8001318:	3b08      	subs	r3, #8
 800131a:	4a7c      	ldr	r2, [pc, #496]	@ (800150c <print_string_ptr+0x258>)
 800131c:	fa22 f303 	lsr.w	r3, r2, r3
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	2b00      	cmp	r3, #0
 8001326:	bf14      	ite	ne
 8001328:	2301      	movne	r3, #1
 800132a:	2300      	moveq	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d102      	bne.n	8001338 <print_string_ptr+0x84>
 8001332:	e005      	b.n	8001340 <print_string_ptr+0x8c>
 8001334:	2b5c      	cmp	r3, #92	@ 0x5c
 8001336:	d103      	bne.n	8001340 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	3301      	adds	r3, #1
 800133c:	617b      	str	r3, [r7, #20]
                break;
 800133e:	e007      	b.n	8001350 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b1f      	cmp	r3, #31
 8001346:	d802      	bhi.n	800134e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	3305      	adds	r3, #5
 800134c:	617b      	str	r3, [r7, #20]
                }
                break;
 800134e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	3301      	adds	r3, #1
 8001354:	61fb      	str	r3, [r7, #28]
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1d6      	bne.n	800130c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 800135e:	69fa      	ldr	r2, [r7, #28]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	461a      	mov	r2, r3
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	4413      	add	r3, r2
 800136a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	3303      	adds	r3, #3
 8001370:	4619      	mov	r1, r3
 8001372:	6838      	ldr	r0, [r7, #0]
 8001374:	f7ff fdbe 	bl	8000ef4 <ensure>
 8001378:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <print_string_ptr+0xd0>
    {
        return false;
 8001380:	2300      	movs	r3, #0
 8001382:	e0bc      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d117      	bne.n	80013ba <print_string_ptr+0x106>
    {
        output[0] = '\"';
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	2222      	movs	r2, #34	@ 0x22
 800138e:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	3301      	adds	r3, #1
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	f010 fa0a 	bl	80117b2 <memcpy>
        output[output_length + 1] = '\"';
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3301      	adds	r3, #1
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4413      	add	r3, r2
 80013a6:	2222      	movs	r2, #34	@ 0x22
 80013a8:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3302      	adds	r3, #2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4413      	add	r3, r2
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]

        return true;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e0a1      	b.n	80014fe <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2222      	movs	r2, #34	@ 0x22
 80013be:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	3301      	adds	r3, #1
 80013c4:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	61fb      	str	r3, [r7, #28]
 80013ca:	e086      	b.n	80014da <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b1f      	cmp	r3, #31
 80013d2:	d90c      	bls.n	80013ee <print_string_ptr+0x13a>
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b22      	cmp	r3, #34	@ 0x22
 80013da:	d008      	beq.n	80013ee <print_string_ptr+0x13a>
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b5c      	cmp	r3, #92	@ 0x5c
 80013e2:	d004      	beq.n	80013ee <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e06f      	b.n	80014ce <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	61ba      	str	r2, [r7, #24]
 80013f4:	225c      	movs	r2, #92	@ 0x5c
 80013f6:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b22      	cmp	r3, #34	@ 0x22
 80013fe:	dc3d      	bgt.n	800147c <print_string_ptr+0x1c8>
 8001400:	2b08      	cmp	r3, #8
 8001402:	db59      	blt.n	80014b8 <print_string_ptr+0x204>
 8001404:	3b08      	subs	r3, #8
 8001406:	2b1a      	cmp	r3, #26
 8001408:	d856      	bhi.n	80014b8 <print_string_ptr+0x204>
 800140a:	a201      	add	r2, pc, #4	@ (adr r2, 8001410 <print_string_ptr+0x15c>)
 800140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001410:	08001491 	.word	0x08001491
 8001414:	080014b1 	.word	0x080014b1
 8001418:	080014a1 	.word	0x080014a1
 800141c:	080014b9 	.word	0x080014b9
 8001420:	08001499 	.word	0x08001499
 8001424:	080014a9 	.word	0x080014a9
 8001428:	080014b9 	.word	0x080014b9
 800142c:	080014b9 	.word	0x080014b9
 8001430:	080014b9 	.word	0x080014b9
 8001434:	080014b9 	.word	0x080014b9
 8001438:	080014b9 	.word	0x080014b9
 800143c:	080014b9 	.word	0x080014b9
 8001440:	080014b9 	.word	0x080014b9
 8001444:	080014b9 	.word	0x080014b9
 8001448:	080014b9 	.word	0x080014b9
 800144c:	080014b9 	.word	0x080014b9
 8001450:	080014b9 	.word	0x080014b9
 8001454:	080014b9 	.word	0x080014b9
 8001458:	080014b9 	.word	0x080014b9
 800145c:	080014b9 	.word	0x080014b9
 8001460:	080014b9 	.word	0x080014b9
 8001464:	080014b9 	.word	0x080014b9
 8001468:	080014b9 	.word	0x080014b9
 800146c:	080014b9 	.word	0x080014b9
 8001470:	080014b9 	.word	0x080014b9
 8001474:	080014b9 	.word	0x080014b9
 8001478:	08001489 	.word	0x08001489
 800147c:	2b5c      	cmp	r3, #92	@ 0x5c
 800147e:	d11b      	bne.n	80014b8 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	225c      	movs	r2, #92	@ 0x5c
 8001484:	701a      	strb	r2, [r3, #0]
                    break;
 8001486:	e022      	b.n	80014ce <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	2222      	movs	r2, #34	@ 0x22
 800148c:	701a      	strb	r2, [r3, #0]
                    break;
 800148e:	e01e      	b.n	80014ce <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	2262      	movs	r2, #98	@ 0x62
 8001494:	701a      	strb	r2, [r3, #0]
                    break;
 8001496:	e01a      	b.n	80014ce <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	2266      	movs	r2, #102	@ 0x66
 800149c:	701a      	strb	r2, [r3, #0]
                    break;
 800149e:	e016      	b.n	80014ce <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	226e      	movs	r2, #110	@ 0x6e
 80014a4:	701a      	strb	r2, [r3, #0]
                    break;
 80014a6:	e012      	b.n	80014ce <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2272      	movs	r2, #114	@ 0x72
 80014ac:	701a      	strb	r2, [r3, #0]
                    break;
 80014ae:	e00e      	b.n	80014ce <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	2274      	movs	r2, #116	@ 0x74
 80014b4:	701a      	strb	r2, [r3, #0]
                    break;
 80014b6:	e00a      	b.n	80014ce <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4914      	ldr	r1, [pc, #80]	@ (8001510 <print_string_ptr+0x25c>)
 80014c0:	69b8      	ldr	r0, [r7, #24]
 80014c2:	f00f ff93 	bl	80113ec <siprintf>
                    output_pointer += 4;
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	3304      	adds	r3, #4
 80014ca:	61bb      	str	r3, [r7, #24]
                    break;
 80014cc:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	3301      	adds	r3, #1
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	3301      	adds	r3, #1
 80014d8:	61bb      	str	r3, [r7, #24]
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f47f af74 	bne.w	80013cc <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3301      	adds	r3, #1
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4413      	add	r3, r2
 80014ec:	2222      	movs	r2, #34	@ 0x22
 80014ee:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3302      	adds	r3, #2
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4413      	add	r3, r2
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]

    return true;
 80014fc:	2301      	movs	r3, #1
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3720      	adds	r7, #32
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	08013fb4 	.word	0x08013fb4
 800150c:	04000037 	.word	0x04000037
 8001510:	08013fb8 	.word	0x08013fb8

08001514 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fec5 	bl	80012b4 <print_string_ptr>
 800152a:	4603      	mov	r3, r0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	@ 0x38
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8001540:	2300      	movs	r3, #0
 8001542:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 8001544:	f107 0310 	add.w	r3, r7, #16
 8001548:	2224      	movs	r2, #36	@ 0x24
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f010 f875 	bl	801163c <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a3b      	ldr	r2, [pc, #236]	@ (8001644 <print+0x110>)
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	4610      	mov	r0, r2
 800155c:	4798      	blx	r3
 800155e:	4603      	mov	r3, r0
 8001560:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8001562:	4b38      	ldr	r3, [pc, #224]	@ (8001644 <print+0x110>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001572:	ca07      	ldmia	r2, {r0, r1, r2}
 8001574:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d042      	beq.n	8001604 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	4619      	mov	r1, r3
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f000 f86f 	bl	8001668 <print_value>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d03b      	beq.n	8001608 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fd47 	bl	8001028 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00d      	beq.n	80015be <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	6938      	ldr	r0, [r7, #16]
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	3201      	adds	r2, #1
 80015ac:	4611      	mov	r1, r2
 80015ae:	4798      	blx	r3
 80015b0:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 80015b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d029      	beq.n	800160c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	e020      	b.n	8001600 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	3201      	adds	r2, #1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4798      	blx	r3
 80015ca:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80015cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d01e      	beq.n	8001610 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80015d2:	6939      	ldr	r1, [r7, #16]
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	1c5a      	adds	r2, r3, #1
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	4293      	cmp	r3, r2
 80015dc:	bf28      	it	cs
 80015de:	4613      	movcs	r3, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80015e4:	f010 f8e5 	bl	80117b2 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015ec:	4413      	add	r3, r2
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4610      	mov	r0, r2
 80015fa:	4798      	blx	r3
        buffer->buffer = NULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001602:	e01a      	b.n	800163a <print+0x106>
        goto fail;
 8001604:	bf00      	nop
 8001606:	e004      	b.n	8001612 <print+0xde>
        goto fail;
 8001608:	bf00      	nop
 800160a:	e002      	b.n	8001612 <print+0xde>
            goto fail;
 800160c:	bf00      	nop
 800160e:	e000      	b.n	8001612 <print+0xde>
            goto fail;
 8001610:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4610      	mov	r0, r2
 8001620:	4798      	blx	r3
        buffer->buffer = NULL;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 8001626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <print+0x104>
    {
        hooks->deallocate(printed);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001632:	4798      	blx	r3
        printed = NULL;
 8001634:	2300      	movs	r3, #0
 8001636:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3738      	adds	r7, #56	@ 0x38
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	080143fc 	.word	0x080143fc

08001648 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8001650:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <cJSON_PrintUnformatted+0x1c>)
 8001652:	2100      	movs	r1, #0
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff ff6d 	bl	8001534 <print>
 800165a:	4603      	mov	r3, r0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	24000040 	.word	0x24000040

08001668 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <print_value+0x1a>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <print_value+0x1e>
    {
        return false;
 8001682:	2300      	movs	r3, #0
 8001684:	e0c9      	b.n	800181a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b80      	cmp	r3, #128	@ 0x80
 800168e:	f000 808e 	beq.w	80017ae <print_value+0x146>
 8001692:	2b80      	cmp	r3, #128	@ 0x80
 8001694:	f300 80c0 	bgt.w	8001818 <print_value+0x1b0>
 8001698:	2b20      	cmp	r3, #32
 800169a:	dc49      	bgt.n	8001730 <print_value+0xc8>
 800169c:	2b00      	cmp	r3, #0
 800169e:	f340 80bb 	ble.w	8001818 <print_value+0x1b0>
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b1f      	cmp	r3, #31
 80016a6:	f200 80b7 	bhi.w	8001818 <print_value+0x1b0>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <print_value+0x48>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	0800175b 	.word	0x0800175b
 80016b4:	0800177f 	.word	0x0800177f
 80016b8:	08001819 	.word	0x08001819
 80016bc:	08001737 	.word	0x08001737
 80016c0:	08001819 	.word	0x08001819
 80016c4:	08001819 	.word	0x08001819
 80016c8:	08001819 	.word	0x08001819
 80016cc:	080017a3 	.word	0x080017a3
 80016d0:	08001819 	.word	0x08001819
 80016d4:	08001819 	.word	0x08001819
 80016d8:	08001819 	.word	0x08001819
 80016dc:	08001819 	.word	0x08001819
 80016e0:	08001819 	.word	0x08001819
 80016e4:	08001819 	.word	0x08001819
 80016e8:	08001819 	.word	0x08001819
 80016ec:	080017f5 	.word	0x080017f5
 80016f0:	08001819 	.word	0x08001819
 80016f4:	08001819 	.word	0x08001819
 80016f8:	08001819 	.word	0x08001819
 80016fc:	08001819 	.word	0x08001819
 8001700:	08001819 	.word	0x08001819
 8001704:	08001819 	.word	0x08001819
 8001708:	08001819 	.word	0x08001819
 800170c:	08001819 	.word	0x08001819
 8001710:	08001819 	.word	0x08001819
 8001714:	08001819 	.word	0x08001819
 8001718:	08001819 	.word	0x08001819
 800171c:	08001819 	.word	0x08001819
 8001720:	08001819 	.word	0x08001819
 8001724:	08001819 	.word	0x08001819
 8001728:	08001819 	.word	0x08001819
 800172c:	08001801 	.word	0x08001801
 8001730:	2b40      	cmp	r3, #64	@ 0x40
 8001732:	d06b      	beq.n	800180c <print_value+0x1a4>
 8001734:	e070      	b.n	8001818 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8001736:	2105      	movs	r1, #5
 8001738:	6838      	ldr	r0, [r7, #0]
 800173a:	f7ff fbdb 	bl	8000ef4 <ensure>
 800173e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <print_value+0xe2>
            {
                return false;
 8001746:	2300      	movs	r3, #0
 8001748:	e067      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a35      	ldr	r2, [pc, #212]	@ (8001824 <print_value+0x1bc>)
 800174e:	6810      	ldr	r0, [r2, #0]
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	7912      	ldrb	r2, [r2, #4]
 8001754:	711a      	strb	r2, [r3, #4]
            return true;
 8001756:	2301      	movs	r3, #1
 8001758:	e05f      	b.n	800181a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800175a:	2106      	movs	r1, #6
 800175c:	6838      	ldr	r0, [r7, #0]
 800175e:	f7ff fbc9 	bl	8000ef4 <ensure>
 8001762:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <print_value+0x106>
            {
                return false;
 800176a:	2300      	movs	r3, #0
 800176c:	e055      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <print_value+0x1c0>)
 8001772:	6810      	ldr	r0, [r2, #0]
 8001774:	6018      	str	r0, [r3, #0]
 8001776:	8892      	ldrh	r2, [r2, #4]
 8001778:	809a      	strh	r2, [r3, #4]
            return true;
 800177a:	2301      	movs	r3, #1
 800177c:	e04d      	b.n	800181a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800177e:	2105      	movs	r1, #5
 8001780:	6838      	ldr	r0, [r7, #0]
 8001782:	f7ff fbb7 	bl	8000ef4 <ensure>
 8001786:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <print_value+0x12a>
            {
                return false;
 800178e:	2300      	movs	r3, #0
 8001790:	e043      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4a25      	ldr	r2, [pc, #148]	@ (800182c <print_value+0x1c4>)
 8001796:	6810      	ldr	r0, [r2, #0]
 8001798:	6018      	str	r0, [r3, #0]
 800179a:	7912      	ldrb	r2, [r2, #4]
 800179c:	711a      	strb	r2, [r3, #4]
            return true;
 800179e:	2301      	movs	r3, #1
 80017a0:	e03b      	b.n	800181a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80017a2:	6839      	ldr	r1, [r7, #0]
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff fca3 	bl	80010f0 <print_number>
 80017aa:	4603      	mov	r3, r0
 80017ac:	e035      	b.n	800181a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <print_value+0x156>
            {
                return false;
 80017ba:	2300      	movs	r3, #0
 80017bc:	e02d      	b.n	800181a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fddc 	bl	8000380 <strlen>
 80017c8:	4603      	mov	r3, r0
 80017ca:	3301      	adds	r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80017ce:	68b9      	ldr	r1, [r7, #8]
 80017d0:	6838      	ldr	r0, [r7, #0]
 80017d2:	f7ff fb8f 	bl	8000ef4 <ensure>
 80017d6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <print_value+0x17a>
            {
                return false;
 80017de:	2300      	movs	r3, #0
 80017e0:	e01b      	b.n	800181a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	4619      	mov	r1, r3
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f00f ffe1 	bl	80117b2 <memcpy>
            return true;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e012      	b.n	800181a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff fe8c 	bl	8001514 <print_string>
 80017fc:	4603      	mov	r3, r0
 80017fe:	e00c      	b.n	800181a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001800:	6839      	ldr	r1, [r7, #0]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f814 	bl	8001830 <print_array>
 8001808:	4603      	mov	r3, r0
 800180a:	e006      	b.n	800181a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f894 	bl	800193c <print_object>
 8001814:	4603      	mov	r3, r0
 8001816:	e000      	b.n	800181a <print_value+0x1b2>

        default:
            return false;
 8001818:	2300      	movs	r3, #0
    }
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	08013f94 	.word	0x08013f94
 8001828:	08013fc4 	.word	0x08013fc4
 800182c:	08013fcc 	.word	0x08013fcc

08001830 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <print_array+0x22>
    {
        return false;
 800184e:	2300      	movs	r3, #0
 8001850:	e070      	b.n	8001934 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8001852:	2101      	movs	r1, #1
 8001854:	6838      	ldr	r0, [r7, #0]
 8001856:	f7ff fb4d 	bl	8000ef4 <ensure>
 800185a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <print_array+0x36>
    {
        return false;
 8001862:	2300      	movs	r3, #0
 8001864:	e066      	b.n	8001934 <print_array+0x104>
    }

    *output_pointer = '[';
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	225b      	movs	r2, #91	@ 0x5b
 800186a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001880:	e03d      	b.n	80018fe <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001882:	6839      	ldr	r1, [r7, #0]
 8001884:	6938      	ldr	r0, [r7, #16]
 8001886:	f7ff feef 	bl	8001668 <print_value>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <print_array+0x64>
        {
            return false;
 8001890:	2300      	movs	r3, #0
 8001892:	e04f      	b.n	8001934 <print_array+0x104>
        }
        update_offset(output_buffer);
 8001894:	6838      	ldr	r0, [r7, #0]
 8001896:	f7ff fbc7 	bl	8001028 <update_offset>
        if (current_element->next)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d02a      	beq.n	80018f8 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <print_array+0x7e>
 80018aa:	2302      	movs	r3, #2
 80018ac:	e000      	b.n	80018b0 <print_array+0x80>
 80018ae:	2301      	movs	r3, #1
 80018b0:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3301      	adds	r3, #1
 80018b6:	4619      	mov	r1, r3
 80018b8:	6838      	ldr	r0, [r7, #0]
 80018ba:	f7ff fb1b 	bl	8000ef4 <ensure>
 80018be:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <print_array+0x9a>
            {
                return false;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e034      	b.n	8001934 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	1c5a      	adds	r2, r3, #1
 80018ce:	617a      	str	r2, [r7, #20]
 80018d0:	222c      	movs	r2, #44	@ 0x2c
 80018d2:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d004      	beq.n	80018e6 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	1c5a      	adds	r2, r3, #1
 80018e0:	617a      	str	r2, [r7, #20]
 80018e2:	2220      	movs	r2, #32
 80018e4:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	441a      	add	r2, r3
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1be      	bne.n	8001882 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001904:	2102      	movs	r1, #2
 8001906:	6838      	ldr	r0, [r7, #0]
 8001908:	f7ff faf4 	bl	8000ef4 <ensure>
 800190c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <print_array+0xe8>
    {
        return false;
 8001914:	2300      	movs	r3, #0
 8001916:	e00d      	b.n	8001934 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	617a      	str	r2, [r7, #20]
 800191e:	225d      	movs	r2, #93	@ 0x5d
 8001920:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	60da      	str	r2, [r3, #12]

    return true;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <print_object+0x22>
    {
        return false;
 800195a:	2300      	movs	r3, #0
 800195c:	e108      	b.n	8001b70 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <print_object+0x2e>
 8001966:	2302      	movs	r3, #2
 8001968:	e000      	b.n	800196c <print_object+0x30>
 800196a:	2301      	movs	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3301      	adds	r3, #1
 8001972:	4619      	mov	r1, r3
 8001974:	6838      	ldr	r0, [r7, #0]
 8001976:	f7ff fabd 	bl	8000ef4 <ensure>
 800197a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <print_object+0x4a>
    {
        return false;
 8001982:	2300      	movs	r3, #0
 8001984:	e0f4      	b.n	8001b70 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	61fa      	str	r2, [r7, #28]
 800198c:	227b      	movs	r2, #123	@ 0x7b
 800198e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <print_object+0x70>
    {
        *output_pointer++ = '\n';
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	61fa      	str	r2, [r7, #28]
 80019a8:	220a      	movs	r2, #10
 80019aa:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	441a      	add	r2, r3
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	609a      	str	r2, [r3, #8]

    while (current_item)
 80019b8:	e0a0      	b.n	8001afc <print_object+0x1c0>
    {
        if (output_buffer->format)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d022      	beq.n	8001a08 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	4619      	mov	r1, r3
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7ff fa93 	bl	8000ef4 <ensure>
 80019ce:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <print_object+0x9e>
            {
                return false;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e0ca      	b.n	8001b70 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e007      	b.n	80019f0 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	61fa      	str	r2, [r7, #28]
 80019e6:	2209      	movs	r2, #9
 80019e8:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	3301      	adds	r3, #1
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d3f2      	bcc.n	80019e0 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	441a      	add	r2, r3
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	6839      	ldr	r1, [r7, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fc50 	bl	80012b4 <print_string_ptr>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <print_object+0xe2>
        {
            return false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e0a8      	b.n	8001b70 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a1e:	6838      	ldr	r0, [r7, #0]
 8001a20:	f7ff fb02 	bl	8001028 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <print_object+0xf4>
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e000      	b.n	8001a32 <print_object+0xf6>
 8001a30:	2301      	movs	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001a34:	68f9      	ldr	r1, [r7, #12]
 8001a36:	6838      	ldr	r0, [r7, #0]
 8001a38:	f7ff fa5c 	bl	8000ef4 <ensure>
 8001a3c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <print_object+0x10c>
        {
            return false;
 8001a44:	2300      	movs	r3, #0
 8001a46:	e093      	b.n	8001b70 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	61fa      	str	r2, [r7, #28]
 8001a4e:	223a      	movs	r2, #58	@ 0x3a
 8001a50:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d004      	beq.n	8001a64 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	61fa      	str	r2, [r7, #28]
 8001a60:	2209      	movs	r2, #9
 8001a62:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	441a      	add	r2, r3
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	69b8      	ldr	r0, [r7, #24]
 8001a74:	f7ff fdf8 	bl	8001668 <print_value>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <print_object+0x146>
        {
            return false;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e076      	b.n	8001b70 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a82:	6838      	ldr	r0, [r7, #0]
 8001a84:	f7ff fad0 	bl	8001028 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	695b      	ldr	r3, [r3, #20]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <print_object+0x158>
 8001a90:	2201      	movs	r2, #1
 8001a92:	e000      	b.n	8001a96 <print_object+0x15a>
 8001a94:	2200      	movs	r2, #0
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <print_object+0x166>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <print_object+0x168>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	4413      	add	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	4619      	mov	r1, r3
 8001aae:	6838      	ldr	r0, [r7, #0]
 8001ab0:	f7ff fa20 	bl	8000ef4 <ensure>
 8001ab4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <print_object+0x184>
        {
            return false;
 8001abc:	2300      	movs	r3, #0
 8001abe:	e057      	b.n	8001b70 <print_object+0x234>
        }
        if (current_item->next)
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	61fa      	str	r2, [r7, #28]
 8001ace:	222c      	movs	r2, #44	@ 0x2c
 8001ad0:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d004      	beq.n	8001ae4 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	61fa      	str	r2, [r7, #28]
 8001ae0:	220a      	movs	r2, #10
 8001ae2:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	441a      	add	r2, r3
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f47f af5b 	bne.w	80019ba <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <print_object+0x1d8>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	3301      	adds	r3, #1
 8001b12:	e000      	b.n	8001b16 <print_object+0x1da>
 8001b14:	2302      	movs	r3, #2
 8001b16:	4619      	mov	r1, r3
 8001b18:	6838      	ldr	r0, [r7, #0]
 8001b1a:	f7ff f9eb 	bl	8000ef4 <ensure>
 8001b1e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <print_object+0x1ee>
    {
        return false;
 8001b26:	2300      	movs	r3, #0
 8001b28:	e022      	b.n	8001b70 <print_object+0x234>
    }
    if (output_buffer->format)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d010      	beq.n	8001b54 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	e007      	b.n	8001b48 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	61fa      	str	r2, [r7, #28]
 8001b3e:	2209      	movs	r2, #9
 8001b40:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	3301      	adds	r3, #1
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d3f1      	bcc.n	8001b38 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	61fa      	str	r2, [r7, #28]
 8001b5a:	227d      	movs	r2, #125	@ 0x7d
 8001b5c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	1e5a      	subs	r2, r3, #1
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	60da      	str	r2, [r3, #12]

    return true;
 8001b6e:	2301      	movs	r3, #1
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3720      	adds	r7, #32
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	605a      	str	r2, [r3, #4]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b084      	sub	sp, #16
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
 8001ba2:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d006      	beq.n	8001bbc <add_item_to_array+0x22>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <add_item_to_array+0x22>
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d101      	bne.n	8001bc0 <add_item_to_array+0x26>
    {
        return false;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e01e      	b.n	8001bfe <add_item_to_array+0x64>
    }

    child = array->child;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d109      	bne.n	8001be0 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	e00d      	b.n	8001bfc <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d009      	beq.n	8001bfc <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	6839      	ldr	r1, [r7, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ffc2 	bl	8001b78 <suffix_object>
            array->child->prev = item;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001c10:	6839      	ldr	r1, [r7, #0]
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffc1 	bl	8001b9a <add_item_to_array>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001c2a:	687b      	ldr	r3, [r7, #4]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d006      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d101      	bne.n	8001c6c <add_item_to_object+0x34>
    {
        return false;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e036      	b.n	8001cda <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d009      	beq.n	8001c86 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001c72:	68b8      	ldr	r0, [r7, #8]
 8001c74:	f7ff ffd5 	bl	8001c22 <cast_away_const>
 8001c78:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	e00e      	b.n	8001ca4 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001c86:	6839      	ldr	r1, [r7, #0]
 8001c88:	68b8      	ldr	r0, [r7, #8]
 8001c8a:	f7ff f89d 	bl	8000dc8 <cJSON_strdup>
 8001c8e:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <add_item_to_object+0x62>
        {
            return false;
 8001c96:	2300      	movs	r3, #0
 8001c98:	e01f      	b.n	8001cda <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ca2:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d109      	bne.n	8001cc4 <add_item_to_object+0x8c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d005      	beq.n	8001cc4 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6a12      	ldr	r2, [r2, #32]
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4798      	blx	r3
    }

    item->string = new_key;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f7ff ff61 	bl	8001b9a <add_item_to_array>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af02      	add	r7, sp, #8
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <cJSON_AddItemToObject+0x28>)
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f7ff ff9c 	bl	8001c38 <add_item_to_object>
 8001d00:	4603      	mov	r3, r0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	24000040 	.word	0x24000040

08001d10 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af02      	add	r7, sp, #8
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001d1e:	ed97 0b00 	vldr	d0, [r7]
 8001d22:	f000 f85d 	bl	8001de0 <cJSON_CreateNumber>
 8001d26:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <cJSON_AddNumberToObject+0x44>)
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f7ff ff80 	bl	8001c38 <add_item_to_object>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	e003      	b.n	8001d4a <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001d42:	6978      	ldr	r0, [r7, #20]
 8001d44:	f7ff f87e 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	24000040 	.word	0x24000040

08001d58 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af02      	add	r7, sp, #8
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f885 	bl	8001e74 <cJSON_CreateString>
 8001d6a:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <cJSON_AddStringToObject+0x40>)
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f7ff ff5e 	bl	8001c38 <add_item_to_object>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	e003      	b.n	8001d8e <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001d86:	6978      	ldr	r0, [r7, #20]
 8001d88:	f7ff f85c 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24000040 	.word	0x24000040

08001d9c <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f889 	bl	8001ec0 <cJSON_CreateRaw>
 8001dae:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001db0:	2300      	movs	r3, #0
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <cJSON_AddRawToObject+0x40>)
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f7ff ff3c 	bl	8001c38 <add_item_to_object>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	e003      	b.n	8001dd2 <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001dca:	6978      	ldr	r0, [r7, #20]
 8001dcc:	f7ff f83a 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	24000040 	.word	0x24000040

08001de0 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001dea:	4821      	ldr	r0, [pc, #132]	@ (8001e70 <cJSON_CreateNumber+0x90>)
 8001dec:	f7ff f814 	bl	8000e18 <cJSON_New_Item>
 8001df0:	60f8      	str	r0, [r7, #12]
    if(item)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d02b      	beq.n	8001e50 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001dfe:	68f9      	ldr	r1, [r7, #12]
 8001e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e04:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001e08:	ed97 7b00 	vldr	d7, [r7]
 8001e0c:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001e60 <cJSON_CreateNumber+0x80>
 8001e10:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	db04      	blt.n	8001e24 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001e20:	615a      	str	r2, [r3, #20]
 8001e22:	e015      	b.n	8001e50 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001e24:	ed97 7b00 	vldr	d7, [r7]
 8001e28:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001e68 <cJSON_CreateNumber+0x88>
 8001e2c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e34:	d804      	bhi.n	8001e40 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001e3c:	615a      	str	r2, [r3, #20]
 8001e3e:	e007      	b.n	8001e50 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001e40:	ed97 7b00 	vldr	d7, [r7]
 8001e44:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001e48:	ee17 2a90 	vmov	r2, s15
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001e50:	68fb      	ldr	r3, [r7, #12]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	f3af 8000 	nop.w
 8001e60:	ffc00000 	.word	0xffc00000
 8001e64:	41dfffff 	.word	0x41dfffff
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	c1e00000 	.word	0xc1e00000
 8001e70:	24000040 	.word	0x24000040

08001e74 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e7c:	480f      	ldr	r0, [pc, #60]	@ (8001ebc <cJSON_CreateString+0x48>)
 8001e7e:	f7fe ffcb 	bl	8000e18 <cJSON_New_Item>
 8001e82:	60f8      	str	r0, [r7, #12]
    if(item)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d012      	beq.n	8001eb0 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2210      	movs	r2, #16
 8001e8e:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001e90:	490a      	ldr	r1, [pc, #40]	@ (8001ebc <cJSON_CreateString+0x48>)
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe ff98 	bl	8000dc8 <cJSON_strdup>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d104      	bne.n	8001eb0 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f7fe ffcc 	bl	8000e44 <cJSON_Delete>
            return NULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e000      	b.n	8001eb2 <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	24000040 	.word	0x24000040

08001ec0 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001ec8:	480f      	ldr	r0, [pc, #60]	@ (8001f08 <cJSON_CreateRaw+0x48>)
 8001eca:	f7fe ffa5 	bl	8000e18 <cJSON_New_Item>
 8001ece:	60f8      	str	r0, [r7, #12]
    if(item)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d012      	beq.n	8001efc <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2280      	movs	r2, #128	@ 0x80
 8001eda:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8001edc:	490a      	ldr	r1, [pc, #40]	@ (8001f08 <cJSON_CreateRaw+0x48>)
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7fe ff72 	bl	8000dc8 <cJSON_strdup>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d104      	bne.n	8001efc <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f7fe ffa6 	bl	8000e44 <cJSON_Delete>
            return NULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	e000      	b.n	8001efe <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8001efc:	68fb      	ldr	r3, [r7, #12]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	24000040 	.word	0x24000040

08001f0c <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f12:	4807      	ldr	r0, [pc, #28]	@ (8001f30 <cJSON_CreateArray+0x24>)
 8001f14:	f7fe ff80 	bl	8000e18 <cJSON_New_Item>
 8001f18:	6078      	str	r0, [r7, #4]
    if(item)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d002      	beq.n	8001f26 <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2220      	movs	r2, #32
 8001f24:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f26:	687b      	ldr	r3, [r7, #4]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	24000040 	.word	0x24000040

08001f34 <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f3a:	4807      	ldr	r0, [pc, #28]	@ (8001f58 <cJSON_CreateObject+0x24>)
 8001f3c:	f7fe ff6c 	bl	8000e18 <cJSON_New_Item>
 8001f40:	6078      	str	r0, [r7, #4]
    if (item)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d002      	beq.n	8001f4e <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2240      	movs	r2, #64	@ 0x40
 8001f4c:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f4e:	687b      	ldr	r3, [r7, #4]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	24000040 	.word	0x24000040

08001f5c <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <cJSON_free+0x1c>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
    object = NULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	607b      	str	r3, [r7, #4]
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	24000040 	.word	0x24000040

08001f7c <PROTOCOL_RX_Callback>:

volatile uint8_t is_connected = 0;

Command_Context_t current_command = { 0 };

void PROTOCOL_RX_Callback(void) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001f80:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb8 <PROTOCOL_RX_Callback+0x3c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	490c      	ldr	r1, [pc, #48]	@ (8001fb8 <PROTOCOL_RX_Callback+0x3c>)
 8001f88:	600a      	str	r2, [r1, #0]
 8001f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001fbc <PROTOCOL_RX_Callback+0x40>)
 8001f8c:	7811      	ldrb	r1, [r2, #0]
 8001f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc0 <PROTOCOL_RX_Callback+0x44>)
 8001f90:	54d1      	strb	r1, [r2, r3]

	last_rx_tick = HAL_GetTick();
 8001f92:	f002 fb23 	bl	80045dc <HAL_GetTick>
 8001f96:	4603      	mov	r3, r0
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <PROTOCOL_RX_Callback+0x48>)
 8001f9c:	801a      	strh	r2, [r3, #0]
	printf("s\r\n");
 8001f9e:	480a      	ldr	r0, [pc, #40]	@ (8001fc8 <PROTOCOL_RX_Callback+0x4c>)
 8001fa0:	f00f f9e6 	bl	8011370 <puts>
	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001fa4:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <PROTOCOL_RX_Callback+0x50>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4904      	ldr	r1, [pc, #16]	@ (8001fbc <PROTOCOL_RX_Callback+0x40>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f00b fe87 	bl	800dcc0 <HAL_UART_Receive_IT>
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	24000534 	.word	0x24000534
 8001fbc:	24000530 	.word	0x24000530
 8001fc0:	2400033c 	.word	0x2400033c
 8001fc4:	24000538 	.word	0x24000538
 8001fc8:	08013fd4 	.word	0x08013fd4
 8001fcc:	2400053c 	.word	0x2400053c

08001fd0 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
	protocol_status = WAITING;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	@ (8001fe4 <PROTOCOL_TX_Callback+0x14>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	2400053a 	.word	0x2400053a

08001fe8 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8001fec:	4b19      	ldr	r3, [pc, #100]	@ (8002054 <SERIAL_ResetBuffers+0x6c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8001ff2:	4b19      	ldr	r3, [pc, #100]	@ (8002058 <SERIAL_ResetBuffers+0x70>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]

	//protocol_status = FREE;

    if (current_command.cmd != NULL) {
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <SERIAL_ResetBuffers+0x28>
        free(current_command.cmd);
 8002000:	4b16      	ldr	r3, [pc, #88]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f00e fb67 	bl	80106d8 <free>
        current_command.cmd = NULL;
 800200a:	4b14      	ldr	r3, [pc, #80]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
    }

    if (current_command.expected_answer != NULL) {
 8002010:	4b12      	ldr	r3, [pc, #72]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <SERIAL_ResetBuffers+0x40>
        free(current_command.expected_answer);
 8002018:	4b10      	ldr	r3, [pc, #64]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	f00e fb5b 	bl	80106d8 <free>
        current_command.expected_answer = NULL;
 8002022:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 8002024:	2200      	movs	r2, #0
 8002026:	605a      	str	r2, [r3, #4]
    }

    current_command.active = 0;
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <SERIAL_ResetBuffers+0x74>)
 800202a:	2200      	movs	r2, #0
 800202c:	765a      	strb	r2, [r3, #25]

    if (huart_instance != NULL) {
 800202e:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <SERIAL_ResetBuffers+0x78>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <SERIAL_ResetBuffers+0x5c>
        HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002036:	4b0a      	ldr	r3, [pc, #40]	@ (8002060 <SERIAL_ResetBuffers+0x78>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2201      	movs	r2, #1
 800203c:	4905      	ldr	r1, [pc, #20]	@ (8002054 <SERIAL_ResetBuffers+0x6c>)
 800203e:	4618      	mov	r0, r3
 8002040:	f00b fe3e 	bl	800dcc0 <HAL_UART_Receive_IT>
    }

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8002044:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002048:	2100      	movs	r1, #0
 800204a:	4806      	ldr	r0, [pc, #24]	@ (8002064 <SERIAL_ResetBuffers+0x7c>)
 800204c:	f00f faf6 	bl	801163c <memset>
}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}
 8002054:	24000530 	.word	0x24000530
 8002058:	24000534 	.word	0x24000534
 800205c:	24000544 	.word	0x24000544
 8002060:	2400053c 	.word	0x2400053c
 8002064:	2400033c 	.word	0x2400033c

08002068 <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout, CommandCallback_t callback) {
 8002068:	b5b0      	push	{r4, r5, r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
 8002074:	603b      	str	r3, [r7, #0]
	if (huart_instance == NULL) {
 8002076:	4b4b      	ldr	r3, [pc, #300]	@ (80021a4 <SERIAL_SendCommand+0x13c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 808d 	beq.w	800219a <SERIAL_SendCommand+0x132>

	if (protocol_status == WAITING) {
		// return;
	}

	SERIAL_ResetBuffers();
 8002080:	f7ff ffb2 	bl	8001fe8 <SERIAL_ResetBuffers>

	size_t cmd_len = strlen(command) + 2;
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f7fe f97b 	bl	8000380 <strlen>
 800208a:	4603      	mov	r3, r0
 800208c:	3302      	adds	r3, #2
 800208e:	61fb      	str	r3, [r7, #28]
	current_command.cmd = (char*) malloc(cmd_len * sizeof(char));
 8002090:	69f8      	ldr	r0, [r7, #28]
 8002092:	f00e fb19 	bl	80106c8 <malloc>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	4b43      	ldr	r3, [pc, #268]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800209c:	601a      	str	r2, [r3, #0]
    if (current_command.cmd != NULL) {
 800209e:	4b42      	ldr	r3, [pc, #264]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d006      	beq.n	80020b4 <SERIAL_SendCommand+0x4c>
	    snprintf(current_command.cmd, cmd_len, "%s\r", command);
 80020a6:	4b40      	ldr	r3, [pc, #256]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4a3f      	ldr	r2, [pc, #252]	@ (80021ac <SERIAL_SendCommand+0x144>)
 80020ae:	69f9      	ldr	r1, [r7, #28]
 80020b0:	f00f f966 	bl	8011380 <sniprintf>
    }

    if (answer != NULL) {
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d017      	beq.n	80020ea <SERIAL_SendCommand+0x82>
        size_t ans_len = strlen(answer) + 1;
 80020ba:	68b8      	ldr	r0, [r7, #8]
 80020bc:	f7fe f960 	bl	8000380 <strlen>
 80020c0:	4603      	mov	r3, r0
 80020c2:	3301      	adds	r3, #1
 80020c4:	61bb      	str	r3, [r7, #24]
        current_command.expected_answer = (char*) malloc(ans_len * sizeof(char));
 80020c6:	69b8      	ldr	r0, [r7, #24]
 80020c8:	f00e fafe 	bl	80106c8 <malloc>
 80020cc:	4603      	mov	r3, r0
 80020ce:	461a      	mov	r2, r3
 80020d0:	4b35      	ldr	r3, [pc, #212]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020d2:	605a      	str	r2, [r3, #4]
        if (current_command.expected_answer != NULL) {
 80020d4:	4b34      	ldr	r3, [pc, #208]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d009      	beq.n	80020f0 <SERIAL_SendCommand+0x88>
            strcpy(current_command.expected_answer, answer);
 80020dc:	4b32      	ldr	r3, [pc, #200]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f00f fb5d 	bl	80117a2 <strcpy>
 80020e8:	e002      	b.n	80020f0 <SERIAL_SendCommand+0x88>
        }
    } else {
        current_command.expected_answer = NULL;
 80020ea:	4b2f      	ldr	r3, [pc, #188]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	605a      	str	r2, [r3, #4]
    }

	current_command.timeout = timeout;
 80020f0:	4a2d      	ldr	r2, [pc, #180]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6093      	str	r3, [r2, #8]
	current_command.start_tick = HAL_GetTick();
 80020f6:	f002 fa71 	bl	80045dc <HAL_GetTick>
 80020fa:	4603      	mov	r3, r0
 80020fc:	4a2a      	ldr	r2, [pc, #168]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 80020fe:	60d3      	str	r3, [r2, #12]
	current_command.send_attempt_tick = HAL_GetTick();
 8002100:	f002 fa6c 	bl	80045dc <HAL_GetTick>
 8002104:	4603      	mov	r3, r0
 8002106:	4a28      	ldr	r2, [pc, #160]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002108:	6113      	str	r3, [r2, #16]
	current_command.callback = callback;
 800210a:	4a27      	ldr	r2, [pc, #156]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	6153      	str	r3, [r2, #20]
	current_command.result = CMD_RESULT_PENDING;
 8002110:	4b25      	ldr	r3, [pc, #148]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002112:	2200      	movs	r2, #0
 8002114:	761a      	strb	r2, [r3, #24]
	current_command.active = 1;
 8002116:	4b24      	ldr	r3, [pc, #144]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002118:	2201      	movs	r2, #1
 800211a:	765a      	strb	r2, [r3, #25]

	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 800211c:	4b21      	ldr	r3, [pc, #132]	@ (80021a4 <SERIAL_SendCommand+0x13c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2201      	movs	r2, #1
 8002122:	4923      	ldr	r1, [pc, #140]	@ (80021b0 <SERIAL_SendCommand+0x148>)
 8002124:	4618      	mov	r0, r3
 8002126:	f00b fdcb 	bl	800dcc0 <HAL_UART_Receive_IT>

    if (current_command.cmd != NULL) {
 800212a:	4b1f      	ldr	r3, [pc, #124]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d034      	beq.n	800219c <SERIAL_SendCommand+0x134>
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002132:	4b1c      	ldr	r3, [pc, #112]	@ (80021a4 <SERIAL_SendCommand+0x13c>)
 8002134:	681c      	ldr	r4, [r3, #0]
			    (uint8_t*) current_command.cmd, strlen(current_command.cmd));
 8002136:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002138:	681d      	ldr	r5, [r3, #0]
 800213a:	4b1b      	ldr	r3, [pc, #108]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe f91e 	bl	8000380 <strlen>
 8002144:	4603      	mov	r3, r0
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002146:	b29b      	uxth	r3, r3
 8002148:	461a      	mov	r2, r3
 800214a:	4629      	mov	r1, r5
 800214c:	4620      	mov	r0, r4
 800214e:	f00b fd23 	bl	800db98 <HAL_UART_Transmit_IT>
 8002152:	4603      	mov	r3, r0
 8002154:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 8002156:	7dfb      	ldrb	r3, [r7, #23]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d103      	bne.n	8002164 <SERIAL_SendCommand+0xfc>
            protocol_status = WAITING;
 800215c:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <SERIAL_SendCommand+0x14c>)
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
 8002162:	e01b      	b.n	800219c <SERIAL_SendCommand+0x134>
        } else {
            protocol_status = FREE;
 8002164:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <SERIAL_SendCommand+0x14c>)
 8002166:	2200      	movs	r2, #0
 8002168:	701a      	strb	r2, [r3, #0]
            free(current_command.cmd);
 800216a:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f00e fab2 	bl	80106d8 <free>
            if(current_command.expected_answer) free(current_command.expected_answer);
 8002174:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <SERIAL_SendCommand+0x11e>
 800217c:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	4618      	mov	r0, r3
 8002182:	f00e faa9 	bl	80106d8 <free>

            if (current_command.callback) {
 8002186:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d006      	beq.n	800219c <SERIAL_SendCommand+0x134>
                current_command.callback(CMD_RESULT_ERROR, NULL);
 800218e:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <SERIAL_SendCommand+0x140>)
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	2100      	movs	r1, #0
 8002194:	2003      	movs	r0, #3
 8002196:	4798      	blx	r3
 8002198:	e000      	b.n	800219c <SERIAL_SendCommand+0x134>
		return;
 800219a:	bf00      	nop
            }
        }
    }
}
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bdb0      	pop	{r4, r5, r7, pc}
 80021a2:	bf00      	nop
 80021a4:	2400053c 	.word	0x2400053c
 80021a8:	24000544 	.word	0x24000544
 80021ac:	08013fd8 	.word	0x08013fd8
 80021b0:	24000530 	.word	0x24000530
 80021b4:	2400053a 	.word	0x2400053a

080021b8 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 80021b8:	b5b0      	push	{r4, r5, r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
	static char *last_response_received;
	static Command_State_t command_state = CMD_STATUS_WAITING;
	static uint32_t last_attempt_tick = 0;

	if (command_state == CMD_STATUS_WAITING) {
 80021be:	4b65      	ldr	r3, [pc, #404]	@ (8002354 <SERIAL_CheckRXCommand+0x19c>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d16d      	bne.n	80022a2 <SERIAL_CheckRXCommand+0xea>
		if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 80021c6:	210d      	movs	r1, #13
 80021c8:	4863      	ldr	r0, [pc, #396]	@ (8002358 <SERIAL_CheckRXCommand+0x1a0>)
 80021ca:	f00f fa3f 	bl	801164c <strchr>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d011      	beq.n	80021f8 <SERIAL_CheckRXCommand+0x40>
			last_response_received = (char*) PROTOCOL_RX_Buffer;
 80021d4:	4b61      	ldr	r3, [pc, #388]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 80021d6:	4a60      	ldr	r2, [pc, #384]	@ (8002358 <SERIAL_CheckRXCommand+0x1a0>)
 80021d8:	601a      	str	r2, [r3, #0]
			printf(last_response_received);
 80021da:	4b60      	ldr	r3, [pc, #384]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f00f f85e 	bl	80112a0 <iprintf>
			printf("\r\n");
 80021e4:	485e      	ldr	r0, [pc, #376]	@ (8002360 <SERIAL_CheckRXCommand+0x1a8>)
 80021e6:	f00f f8c3 	bl	8011370 <puts>
			last_attempt_tick = 0;
 80021ea:	4b5e      	ldr	r3, [pc, #376]	@ (8002364 <SERIAL_CheckRXCommand+0x1ac>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
			command_state = CMD_STATUS_PROCESSING;
 80021f0:	4b58      	ldr	r3, [pc, #352]	@ (8002354 <SERIAL_CheckRXCommand+0x19c>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	701a      	strb	r2, [r3, #0]
        }

		command_state = CMD_STATUS_WAITING;
	}

}
 80021f6:	e0a9      	b.n	800234c <SERIAL_CheckRXCommand+0x194>
			if (protocol_status == WAITING
 80021f8:	4b5b      	ldr	r3, [pc, #364]	@ (8002368 <SERIAL_CheckRXCommand+0x1b0>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d134      	bne.n	800226a <SERIAL_CheckRXCommand+0xb2>
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 8002200:	f002 f9ec 	bl	80045dc <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	4b59      	ldr	r3, [pc, #356]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	1ad2      	subs	r2, r2, r3
							< current_command.timeout) {
 800220c:	4b57      	ldr	r3, [pc, #348]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 800220e:	689b      	ldr	r3, [r3, #8]
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 8002210:	429a      	cmp	r2, r3
 8002212:	d22a      	bcs.n	800226a <SERIAL_CheckRXCommand+0xb2>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 8002214:	f002 f9e2 	bl	80045dc <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	4b52      	ldr	r3, [pc, #328]	@ (8002364 <SERIAL_CheckRXCommand+0x1ac>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	2232      	movs	r2, #50	@ 0x32
 8002222:	4293      	cmp	r3, r2
 8002224:	f0c0 8092 	bcc.w	800234c <SERIAL_CheckRXCommand+0x194>
					last_attempt_tick = HAL_GetTick();
 8002228:	f002 f9d8 	bl	80045dc <HAL_GetTick>
 800222c:	4603      	mov	r3, r0
 800222e:	4a4d      	ldr	r2, [pc, #308]	@ (8002364 <SERIAL_CheckRXCommand+0x1ac>)
 8002230:	6013      	str	r3, [r2, #0]
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 8002232:	4b4f      	ldr	r3, [pc, #316]	@ (8002370 <SERIAL_CheckRXCommand+0x1b8>)
 8002234:	681c      	ldr	r4, [r3, #0]
							huart_instance, (uint8_t*) current_command.cmd,
 8002236:	4b4d      	ldr	r3, [pc, #308]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002238:	681d      	ldr	r5, [r3, #0]
							strlen(current_command.cmd));
 800223a:	4b4c      	ldr	r3, [pc, #304]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f89e 	bl	8000380 <strlen>
 8002244:	4603      	mov	r3, r0
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 8002246:	b29b      	uxth	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	4629      	mov	r1, r5
 800224c:	4620      	mov	r0, r4
 800224e:	f00b fca3 	bl	800db98 <HAL_UART_Transmit_IT>
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
					if (status == HAL_OK) {
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d103      	bne.n	8002264 <SERIAL_CheckRXCommand+0xac>
						protocol_status = WAITING;
 800225c:	4b42      	ldr	r3, [pc, #264]	@ (8002368 <SERIAL_CheckRXCommand+0x1b0>)
 800225e:	2201      	movs	r2, #1
 8002260:	701a      	strb	r2, [r3, #0]
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 8002262:	e073      	b.n	800234c <SERIAL_CheckRXCommand+0x194>
						SERIAL_ResetBuffers();
 8002264:	f7ff fec0 	bl	8001fe8 <SERIAL_ResetBuffers>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 8002268:	e070      	b.n	800234c <SERIAL_CheckRXCommand+0x194>
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 800226a:	f002 f9b7 	bl	80045dc <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	4b3e      	ldr	r3, [pc, #248]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	1ad2      	subs	r2, r2, r3
					>= current_command.timeout) {
 8002276:	4b3d      	ldr	r3, [pc, #244]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002278:	689b      	ldr	r3, [r3, #8]
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 800227a:	429a      	cmp	r2, r3
 800227c:	d366      	bcc.n	800234c <SERIAL_CheckRXCommand+0x194>
				last_attempt_tick = 0;
 800227e:	4b39      	ldr	r3, [pc, #228]	@ (8002364 <SERIAL_CheckRXCommand+0x1ac>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
				if (current_command.callback)
 8002284:	4b39      	ldr	r3, [pc, #228]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d004      	beq.n	8002296 <SERIAL_CheckRXCommand+0xde>
					current_command.callback(CMD_RESULT_TIMEOUT, NULL);
 800228c:	4b37      	ldr	r3, [pc, #220]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	2100      	movs	r1, #0
 8002292:	2002      	movs	r0, #2
 8002294:	4798      	blx	r3
				current_command.result = CMD_RESULT_TIMEOUT;
 8002296:	4b35      	ldr	r3, [pc, #212]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 8002298:	2202      	movs	r2, #2
 800229a:	761a      	strb	r2, [r3, #24]
				SERIAL_ResetBuffers();
 800229c:	f7ff fea4 	bl	8001fe8 <SERIAL_ResetBuffers>
}
 80022a0:	e054      	b.n	800234c <SERIAL_CheckRXCommand+0x194>
	} else if (command_state == CMD_STATUS_PROCESSING) {
 80022a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002354 <SERIAL_CheckRXCommand+0x19c>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d150      	bne.n	800234c <SERIAL_CheckRXCommand+0x194>
		if (protocol_status == WAITING
 80022aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002368 <SERIAL_CheckRXCommand+0x1b0>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d11a      	bne.n	80022e8 <SERIAL_CheckRXCommand+0x130>
				&& strstr(last_response_received,
 80022b2:	4b2a      	ldr	r3, [pc, #168]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 80022b4:	681b      	ldr	r3, [r3, #0]
						current_command.expected_answer)) {
 80022b6:	4a2d      	ldr	r2, [pc, #180]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 80022b8:	6852      	ldr	r2, [r2, #4]
				&& strstr(last_response_received,
 80022ba:	4611      	mov	r1, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f00f f9d2 	bl	8011666 <strstr>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00f      	beq.n	80022e8 <SERIAL_CheckRXCommand+0x130>
			if (current_command.callback)
 80022c8:	4b28      	ldr	r3, [pc, #160]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <SERIAL_CheckRXCommand+0x126>
				current_command.callback(CMD_RESULT_SUCCESS,
 80022d0:	4b26      	ldr	r3, [pc, #152]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 80022d2:	695b      	ldr	r3, [r3, #20]
 80022d4:	4a21      	ldr	r2, [pc, #132]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	4611      	mov	r1, r2
 80022da:	2001      	movs	r0, #1
 80022dc:	4798      	blx	r3
			current_command.result = CMD_RESULT_SUCCESS;
 80022de:	4b23      	ldr	r3, [pc, #140]	@ (800236c <SERIAL_CheckRXCommand+0x1b4>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	761a      	strb	r2, [r3, #24]
			SERIAL_ResetBuffers();
 80022e4:	f7ff fe80 	bl	8001fe8 <SERIAL_ResetBuffers>
        if (protocol_status == FREE) {
 80022e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002368 <SERIAL_CheckRXCommand+0x1b0>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d129      	bne.n	8002344 <SERIAL_CheckRXCommand+0x18c>
            if (strstr(last_response_received, "AT") &&
 80022f0:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	491f      	ldr	r1, [pc, #124]	@ (8002374 <SERIAL_CheckRXCommand+0x1bc>)
 80022f6:	4618      	mov	r0, r3
 80022f8:	f00f f9b5 	bl	8011666 <strstr>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00f      	beq.n	8002322 <SERIAL_CheckRXCommand+0x16a>
                !strstr(last_response_received, "AT+")) {
 8002302:	4b16      	ldr	r3, [pc, #88]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	491c      	ldr	r1, [pc, #112]	@ (8002378 <SERIAL_CheckRXCommand+0x1c0>)
 8002308:	4618      	mov	r0, r3
 800230a:	f00f f9ac 	bl	8011666 <strstr>
 800230e:	4603      	mov	r3, r0
            if (strstr(last_response_received, "AT") &&
 8002310:	2b00      	cmp	r3, #0
 8002312:	d106      	bne.n	8002322 <SERIAL_CheckRXCommand+0x16a>
                printf("AT comando detectado, respondendo OK\r\n");
 8002314:	4819      	ldr	r0, [pc, #100]	@ (800237c <SERIAL_CheckRXCommand+0x1c4>)
 8002316:	f00f f82b 	bl	8011370 <puts>
                SERIAL_DirectTransmit("OK\r");
 800231a:	4819      	ldr	r0, [pc, #100]	@ (8002380 <SERIAL_CheckRXCommand+0x1c8>)
 800231c:	f000 f850 	bl	80023c0 <SERIAL_DirectTransmit>
 8002320:	e00e      	b.n	8002340 <SERIAL_CheckRXCommand+0x188>
            else if (strstr(last_response_received, "AT+WHO")) {
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <SERIAL_CheckRXCommand+0x1a4>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4917      	ldr	r1, [pc, #92]	@ (8002384 <SERIAL_CheckRXCommand+0x1cc>)
 8002328:	4618      	mov	r0, r3
 800232a:	f00f f99c 	bl	8011666 <strstr>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <SERIAL_CheckRXCommand+0x188>
                printf("AT+WHO detectado, respondendo ID\r\n");
 8002334:	4814      	ldr	r0, [pc, #80]	@ (8002388 <SERIAL_CheckRXCommand+0x1d0>)
 8002336:	f00f f81b 	bl	8011370 <puts>
                SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 800233a:	4814      	ldr	r0, [pc, #80]	@ (800238c <SERIAL_CheckRXCommand+0x1d4>)
 800233c:	f000 f840 	bl	80023c0 <SERIAL_DirectTransmit>
            SERIAL_ResetBuffers();
 8002340:	f7ff fe52 	bl	8001fe8 <SERIAL_ResetBuffers>
		command_state = CMD_STATUS_WAITING;
 8002344:	4b03      	ldr	r3, [pc, #12]	@ (8002354 <SERIAL_CheckRXCommand+0x19c>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
}
 800234a:	e7ff      	b.n	800234c <SERIAL_CheckRXCommand+0x194>
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bdb0      	pop	{r4, r5, r7, pc}
 8002354:	24000560 	.word	0x24000560
 8002358:	2400033c 	.word	0x2400033c
 800235c:	24000564 	.word	0x24000564
 8002360:	08013fdc 	.word	0x08013fdc
 8002364:	24000568 	.word	0x24000568
 8002368:	2400053a 	.word	0x2400053a
 800236c:	24000544 	.word	0x24000544
 8002370:	2400053c 	.word	0x2400053c
 8002374:	08013fe0 	.word	0x08013fe0
 8002378:	08013fe4 	.word	0x08013fe4
 800237c:	08013fe8 	.word	0x08013fe8
 8002380:	08014010 	.word	0x08014010
 8002384:	08014014 	.word	0x08014014
 8002388:	0801401c 	.word	0x0801401c
 800238c:	08014040 	.word	0x08014040

08002390 <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result, char *response) {
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS)
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d103      	bne.n	80023aa <SERIAL_CheckConnection+0x1a>
		is_connected = 1;
 80023a2:	4b06      	ldr	r3, [pc, #24]	@ (80023bc <SERIAL_CheckConnection+0x2c>)
 80023a4:	2201      	movs	r2, #1
 80023a6:	701a      	strb	r2, [r3, #0]
 80023a8:	e003      	b.n	80023b2 <SERIAL_CheckConnection+0x22>
	else {
		is_connected = 0;
 80023aa:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <SERIAL_CheckConnection+0x2c>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	701a      	strb	r2, [r3, #0]
		return;
 80023b0:	bf00      	nop
	}
}
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	24000540 	.word	0x24000540

080023c0 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 80023c0:	b590      	push	{r4, r7, lr}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
    printf(">> TX direto: %s", cmd);
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	480d      	ldr	r0, [pc, #52]	@ (8002400 <SERIAL_DirectTransmit+0x40>)
 80023cc:	f00e ff68 	bl	80112a0 <iprintf>
    HAL_UART_Transmit_IT(huart_instance, (uint8_t*) cmd, strlen(cmd));
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <SERIAL_DirectTransmit+0x44>)
 80023d2:	681c      	ldr	r4, [r3, #0]
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f7fd ffd3 	bl	8000380 <strlen>
 80023da:	4603      	mov	r3, r0
 80023dc:	b29b      	uxth	r3, r3
 80023de:	461a      	mov	r2, r3
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4620      	mov	r0, r4
 80023e4:	f00b fbd8 	bl	800db98 <HAL_UART_Transmit_IT>
    if (protocol_status != WAITING) {
 80023e8:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <SERIAL_DirectTransmit+0x48>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d002      	beq.n	80023f6 <SERIAL_DirectTransmit+0x36>
        protocol_status = FREE;
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <SERIAL_DirectTransmit+0x48>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
    }
}
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd90      	pop	{r4, r7, pc}
 80023fe:	bf00      	nop
 8002400:	08014054 	.word	0x08014054
 8002404:	2400053c 	.word	0x2400053c
 8002408:	2400053a 	.word	0x2400053a

0800240c <ENGINE_CalculateDeltaT>:
    TIM_CHANNEL_3,
    TIM_CHANNEL_4
};


static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d303      	bcc.n	8002426 <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	e002      	b.n	800242c <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	1ad3      	subs	r3, r2, r3
	}
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <ENGINE_CalculateAngle>:

static float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 8002438:	b084      	sub	sp, #16
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002446:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
	float fixed_angle = 0;
 8002450:	f04f 0300 	mov.w	r3, #0
 8002454:	613b      	str	r3, [r7, #16]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 8002456:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800245a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	d906      	bls.n	8002472 <ENGINE_CalculateAngle+0x3a>
 8002464:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002468:	f083 0301 	eor.w	r3, r3, #1
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <ENGINE_CalculateAngle+0x40>
		return 0.0f;
 8002472:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8002518 <ENGINE_CalculateAngle+0xe0>
 8002476:	e043      	b.n	8002500 <ENGINE_CalculateAngle+0xc8>

	if (sensor.frequency_hz > 0) {
 8002478:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800247c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002484:	dd3a      	ble.n	80024fc <ENGINE_CalculateAngle+0xc4>
		fixed_angle = (2.0f * M_PI) / sensor.tooths * sensor.pulse_count; //angulo por pulso * pulsos
 8002486:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002492:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8002510 <ENGINE_CalculateAngle+0xd8>
 8002496:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800249a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800249c:	ee07 3a90 	vmov	s15, r3
 80024a0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80024a4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80024a8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024ac:	edc7 7a04 	vstr	s15, [r7, #16]
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 80024b0:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80024b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024b8:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 8002510 <ENGINE_CalculateAngle+0xd8>
 80024bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80024c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024c4:	edc7 7a05 	vstr	s15, [r7, #20]

		float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 80024c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024ca:	4619      	mov	r1, r3
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f7ff ff9d 	bl	800240c <ENGINE_CalculateDeltaT>
 80024d2:	ee07 0a90 	vmov	s15, r0
 80024d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024da:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800251c <ENGINE_CalculateAngle+0xe4>
 80024de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e2:	edc7 7a03 	vstr	s15, [r7, #12]
				sensor.current_edge_time) * MICROS_TO_SECONDS;

		return fixed_angle + angular_velocity * dt_seconds;
 80024e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80024ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80024ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fa:	e001      	b.n	8002500 <ENGINE_CalculateAngle+0xc8>
	}
	return 0.0f;
 80024fc:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002518 <ENGINE_CalculateAngle+0xe0>
}
 8002500:	eeb0 0a67 	vmov.f32	s0, s15
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800250c:	b004      	add	sp, #16
 800250e:	4770      	bx	lr
 8002510:	54442d18 	.word	0x54442d18
 8002514:	401921fb 	.word	0x401921fb
 8002518:	00000000 	.word	0x00000000
 800251c:	358637bd 	.word	0x358637bd

08002520 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 8002520:	b084      	sub	sp, #16
 8002522:	b5b0      	push	{r4, r5, r7, lr}
 8002524:	b08e      	sub	sp, #56	@ 0x38
 8002526:	af0c      	add	r7, sp, #48	@ 0x30
 8002528:	6078      	str	r0, [r7, #4]
 800252a:	f107 001c 	add.w	r0, r7, #28
 800252e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	shafts.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 8002532:	466d      	mov	r5, sp
 8002534:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002538:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800253a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800253c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800253e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002540:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002544:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ff72 	bl	8002438 <ENGINE_CalculateAngle>
 8002554:	eef0 7a40 	vmov.f32	s15, s0
 8002558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800255c:	ee17 2a90 	vmov	r2, s15
 8002560:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <ENGINE_VR_OutputCompareCallback+0x84>)
 8002562:	601a      	str	r2, [r3, #0]
	shafts.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 8002564:	466d      	mov	r5, sp
 8002566:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 800256a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800256c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800256e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002570:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002572:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002576:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800257a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800257e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7ff ff59 	bl	8002438 <ENGINE_CalculateAngle>
 8002586:	eef0 7a40 	vmov.f32	s15, s0
 800258a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800258e:	ee17 2a90 	vmov	r2, s15
 8002592:	4b04      	ldr	r3, [pc, #16]	@ (80025a4 <ENGINE_VR_OutputCompareCallback+0x84>)
 8002594:	605a      	str	r2, [r3, #4]
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80025a0:	b004      	add	sp, #16
 80025a2:	4770      	bx	lr
 80025a4:	2400058c 	.word	0x2400058c

080025a8 <ENGINE_Injector_OutputCompareCallback>:
		HAL_TIM_PWM_Stop(&htim1, injector[i]);
		injector_state[i].isArmed = 0;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 80025b0:	2300      	movs	r3, #0
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	e034      	b.n	8002620 <ENGINE_Injector_OutputCompareCallback+0x78>
		if (injector_state[i].isActive) {
 80025b6:	4a1e      	ldr	r2, [pc, #120]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	4413      	add	r3, r2
 80025be:	78db      	ldrb	r3, [r3, #3]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d02a      	beq.n	800261a <ENGINE_Injector_OutputCompareCallback+0x72>

			uint32_t elapsed_time = ENGINE_CalculateDeltaT(current_time,
 80025c4:	4a1a      	ldr	r2, [pc, #104]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	4413      	add	r3, r2
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4619      	mov	r1, r3
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ff1b 	bl	800240c <ENGINE_CalculateDeltaT>
 80025d6:	60b8      	str	r0, [r7, #8]
					injector_state[i].pulse_start_time);
			if (elapsed_time >= injector_state[i].pulse_width_us) {
 80025d8:	4a15      	ldr	r2, [pc, #84]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 80025e0:	461a      	mov	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d318      	bcc.n	800261a <ENGINE_Injector_OutputCompareCallback+0x72>
				HAL_TIM_PWM_Stop(&htim1, injector[i]);
 80025e8:	4a12      	ldr	r2, [pc, #72]	@ (8002634 <ENGINE_Injector_OutputCompareCallback+0x8c>)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	4619      	mov	r1, r3
 80025f2:	4811      	ldr	r0, [pc, #68]	@ (8002638 <ENGINE_Injector_OutputCompareCallback+0x90>)
 80025f4:	f009 fc90 	bl	800bf18 <HAL_TIM_PWM_Stop>
				injector_state[i].isActive = 0;
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4413      	add	r3, r2
 8002600:	2200      	movs	r2, #0
 8002602:	70da      	strb	r2, [r3, #3]
				injector_state[i].pulse_start_time = 0;
 8002604:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	4413      	add	r3, r2
 800260c:	2200      	movs	r2, #0
 800260e:	605a      	str	r2, [r3, #4]
				injector_state[i].pulse_width_us = 0;
 8002610:	4a07      	ldr	r2, [pc, #28]	@ (8002630 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2100      	movs	r1, #0
 8002616:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	for (int i = 0; i < 4; i++) {
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3301      	adds	r3, #1
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2b03      	cmp	r3, #3
 8002624:	ddc7      	ble.n	80025b6 <ENGINE_Injector_OutputCompareCallback+0xe>
			}

		}
	}
}
 8002626:	bf00      	nop
 8002628:	bf00      	nop
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	2400056c 	.word	0x2400056c
 8002634:	08014400 	.word	0x08014400
 8002638:	240006a0 	.word	0x240006a0

0800263c <ENGINE_Ignition_OutputCompareCallback>:

void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]

}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <__NVIC_GetEnableIRQ>:
  \return             0  Interrupt is not enabled.
  \return             1  Interrupt is enabled.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800265a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db0d      	blt.n	800267e <__NVIC_GetEnableIRQ+0x2e>
  {
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <__NVIC_GetEnableIRQ+0x3c>)
 8002664:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800266e:	88fb      	ldrh	r3, [r7, #6]
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	fa22 f303 	lsr.w	r3, r2, r3
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	e000      	b.n	8002680 <__NVIC_GetEnableIRQ+0x30>
  }
  else
  {
    return(0U);
 800267e:	2300      	movs	r3, #0
  }
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000e100 	.word	0xe000e100

08002690 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	if (htim->Channel == CKP_ACTIVE_CHANNEL) {
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	7f1b      	ldrb	r3, [r3, #28]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d105      	bne.n	80026ac <HAL_TIM_IC_CaptureCallback+0x1c>
		VR_InputCaptureCallback(SENSOR_CKP);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f7fe fab5 	bl	8000c10 <VR_InputCaptureCallback>
		printf("Det.. \r\n");
 80026a6:	4807      	ldr	r0, [pc, #28]	@ (80026c4 <HAL_TIM_IC_CaptureCallback+0x34>)
 80026a8:	f00e fe62 	bl	8011370 <puts>
	}
	if (htim->Channel == CMP_ACTIVE_CHANNEL) {
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	7f1b      	ldrb	r3, [r3, #28]
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d102      	bne.n	80026ba <HAL_TIM_IC_CaptureCallback+0x2a>
		VR_InputCaptureCallback(SENSOR_CMP);
 80026b4:	2001      	movs	r0, #1
 80026b6:	f7fe faab 	bl	8000c10 <VR_InputCaptureCallback>
	}
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	08014068 	.word	0x08014068

080026c8 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 80026c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ca:	b0a3      	sub	sp, #140	@ 0x8c
 80026cc:	af1a      	add	r7, sp, #104	@ 0x68
 80026ce:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a30      	ldr	r2, [pc, #192]	@ (8002798 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d12c      	bne.n	8002734 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	7f1b      	ldrb	r3, [r3, #28]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d128      	bne.n	8002734 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	61fb      	str	r3, [r7, #28]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 80026ea:	4e2c      	ldr	r6, [pc, #176]	@ (800279c <HAL_TIM_OC_DelayElapsedCallback+0xd4>)
 80026ec:	4b2c      	ldr	r3, [pc, #176]	@ (80027a0 <HAL_TIM_OC_DelayElapsedCallback+0xd8>)
 80026ee:	ac0b      	add	r4, sp, #44	@ 0x2c
 80026f0:	461d      	mov	r5, r3
 80026f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026fe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002702:	e884 0003 	stmia.w	r4, {r0, r1}
 8002706:	466d      	mov	r5, sp
 8002708:	f106 040c 	add.w	r4, r6, #12
 800270c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800270e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002714:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002718:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800271c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8002720:	69f8      	ldr	r0, [r7, #28]
 8002722:	f7ff fefd 	bl	8002520 <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	330a      	adds	r3, #10
 800272a:	61bb      	str	r3, [r7, #24]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1a      	ldr	r2, [pc, #104]	@ (80027a4 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d111      	bne.n	8002762 <HAL_TIM_OC_DelayElapsedCallback+0x9a>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7f1b      	ldrb	r3, [r3, #28]
 8002742:	2b10      	cmp	r3, #16
 8002744:	d10d      	bne.n	8002762 <HAL_TIM_OC_DelayElapsedCallback+0x9a>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274c:	617b      	str	r3, [r7, #20]

		ENGINE_Injector_OutputCompareCallback(current_time);
 800274e:	6978      	ldr	r0, [r7, #20]
 8002750:	f7ff ff2a 	bl	80025a8 <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	330a      	adds	r3, #10
 8002758:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a0f      	ldr	r2, [pc, #60]	@ (80027a4 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d111      	bne.n	8002790 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7f1b      	ldrb	r3, [r3, #28]
 8002770:	2b20      	cmp	r3, #32
 8002772:	d10d      	bne.n	8002790 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277a:	60fb      	str	r3, [r7, #12]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7ff ff5d 	bl	800263c <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	330a      	adds	r3, #10
 8002786:	60bb      	str	r3, [r7, #8]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	65da      	str	r2, [r3, #92]	@ 0x5c
	}
}
 8002790:	bf00      	nop
 8002792:	3724      	adds	r7, #36	@ 0x24
 8002794:	46bd      	mov	sp, r7
 8002796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002798:	40000c00 	.word	0x40000c00
 800279c:	240002cc 	.word	0x240002cc
 80027a0:	24000304 	.word	0x24000304
 80027a4:	40010000 	.word	0x40010000

080027a8 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b088      	sub	sp, #32
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	char smallBuf[16];  // Buffer pequeno para conversões
	uint8_t devices_found = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 80027b4:	481e      	ldr	r0, [pc, #120]	@ (8002830 <I2C_Scanner+0x88>)
 80027b6:	f00e fddb 	bl	8011370 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 80027ba:	2301      	movs	r3, #1
 80027bc:	77bb      	strb	r3, [r7, #30]
 80027be:	e020      	b.n	8002802 <I2C_Scanner+0x5a>
		/* O HAL usa o endereço deslocado (shifted) à esquerda */
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 80027c0:	7fbb      	ldrb	r3, [r7, #30]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	b299      	uxth	r1, r3
 80027c8:	230a      	movs	r3, #10
 80027ca:	2202      	movs	r2, #2
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f004 ffcd 	bl	800776c <HAL_I2C_IsDeviceReady>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d111      	bne.n	80027fc <I2C_Scanner+0x54>
				== HAL_OK) {

			// Converte endereço 7-bit para hexadecimal
			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 80027d8:	7fbb      	ldrb	r3, [r7, #30]
 80027da:	f107 000c 	add.w	r0, r7, #12
 80027de:	4a15      	ldr	r2, [pc, #84]	@ (8002834 <I2C_Scanner+0x8c>)
 80027e0:	2110      	movs	r1, #16
 80027e2:	f00e fdcd 	bl	8011380 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 80027e6:	7fbb      	ldrb	r3, [r7, #30]
 80027e8:	005a      	lsls	r2, r3, #1
 80027ea:	f107 030c 	add.w	r3, r7, #12
 80027ee:	4619      	mov	r1, r3
 80027f0:	4811      	ldr	r0, [pc, #68]	@ (8002838 <I2C_Scanner+0x90>)
 80027f2:	f00e fd55 	bl	80112a0 <iprintf>
					addr << 1);

			devices_found++;
 80027f6:	7ffb      	ldrb	r3, [r7, #31]
 80027f8:	3301      	adds	r3, #1
 80027fa:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 80027fc:	7fbb      	ldrb	r3, [r7, #30]
 80027fe:	3301      	adds	r3, #1
 8002800:	77bb      	strb	r3, [r7, #30]
 8002802:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002806:	2b00      	cmp	r3, #0
 8002808:	dada      	bge.n	80027c0 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 800280a:	7ffb      	ldrb	r3, [r7, #31]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d103      	bne.n	8002818 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8002810:	480a      	ldr	r0, [pc, #40]	@ (800283c <I2C_Scanner+0x94>)
 8002812:	f00e fdad 	bl	8011370 <puts>
 8002816:	e004      	b.n	8002822 <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8002818:	7ffb      	ldrb	r3, [r7, #31]
 800281a:	4619      	mov	r1, r3
 800281c:	4808      	ldr	r0, [pc, #32]	@ (8002840 <I2C_Scanner+0x98>)
 800281e:	f00e fd3f 	bl	80112a0 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8002822:	4808      	ldr	r0, [pc, #32]	@ (8002844 <I2C_Scanner+0x9c>)
 8002824:	f00e fda4 	bl	8011370 <puts>
}
 8002828:	bf00      	nop
 800282a:	3720      	adds	r7, #32
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	08014070 	.word	0x08014070
 8002834:	0801408c 	.word	0x0801408c
 8002838:	08014094 	.word	0x08014094
 800283c:	080140bc 	.word	0x080140bc
 8002840:	080140d4 	.word	0x080140d4
 8002844:	080140f0 	.word	0x080140f0

08002848 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	@ 0x28
 800284c:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 800284e:	f7ff fb71 	bl	8001f34 <cJSON_CreateObject>
 8002852:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <ADC_GenerateJSON+0x16>
		return NULL;
 800285a:	2300      	movs	r3, #0
 800285c:	e0a8      	b.n	80029b0 <ADC_GenerateJSON+0x168>
	}

	// Array para ADC U16
	cJSON *adc_u16_array = cJSON_CreateArray();
 800285e:	f7ff fb55 	bl	8001f0c <cJSON_CreateArray>
 8002862:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 8002864:	2300      	movs	r3, #0
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24
 8002868:	e032      	b.n	80028d0 <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 800286a:	f7ff fb63 	bl	8001f34 <cJSON_CreateObject>
 800286e:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	b2db      	uxtb	r3, r3
 8002874:	4618      	mov	r0, r3
 8002876:	f7fe f8d5 	bl	8000a24 <AD7998_U16_GetSensorName>
 800287a:	4603      	mov	r3, r0
 800287c:	461a      	mov	r2, r3
 800287e:	494e      	ldr	r1, [pc, #312]	@ (80029b8 <ADC_GenerateJSON+0x170>)
 8002880:	6838      	ldr	r0, [r7, #0]
 8002882:	f7ff fa69 	bl	8001d58 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 8002886:	4a4d      	ldr	r2, [pc, #308]	@ (80029bc <ADC_GenerateJSON+0x174>)
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	3304      	adds	r3, #4
 800288c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002898:	eeb0 0b47 	vmov.f64	d0, d7
 800289c:	4948      	ldr	r1, [pc, #288]	@ (80029c0 <ADC_GenerateJSON+0x178>)
 800289e:	6838      	ldr	r0, [r7, #0]
 80028a0:	f7ff fa36 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 80028a4:	4a45      	ldr	r2, [pc, #276]	@ (80029bc <ADC_GenerateJSON+0x174>)
 80028a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a8:	3306      	adds	r3, #6
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	4413      	add	r3, r2
 80028ae:	edd3 7a00 	vldr	s15, [r3]
 80028b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028b6:	eeb0 0b47 	vmov.f64	d0, d7
 80028ba:	4942      	ldr	r1, [pc, #264]	@ (80029c4 <ADC_GenerateJSON+0x17c>)
 80028bc:	6838      	ldr	r0, [r7, #0]
 80028be:	f7ff fa27 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 80028c2:	6839      	ldr	r1, [r7, #0]
 80028c4:	69b8      	ldr	r0, [r7, #24]
 80028c6:	f7ff f99e 	bl	8001c06 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	3301      	adds	r3, #1
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	2b07      	cmp	r3, #7
 80028d4:	ddc9      	ble.n	800286a <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	493b      	ldr	r1, [pc, #236]	@ (80029c8 <ADC_GenerateJSON+0x180>)
 80028da:	69f8      	ldr	r0, [r7, #28]
 80028dc:	f7ff fa02 	bl	8001ce4 <cJSON_AddItemToObject>

	// Array para ADC U17
	cJSON *adc_u17_array = cJSON_CreateArray();
 80028e0:	f7ff fb14 	bl	8001f0c <cJSON_CreateArray>
 80028e4:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
 80028ea:	e032      	b.n	8002952 <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 80028ec:	f7ff fb22 	bl	8001f34 <cJSON_CreateObject>
 80028f0:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 80028f2:	6a3b      	ldr	r3, [r7, #32]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe f8ac 	bl	8000a54 <AD7998_U17_GetSensorName>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	492d      	ldr	r1, [pc, #180]	@ (80029b8 <ADC_GenerateJSON+0x170>)
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff fa28 	bl	8001d58 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 8002908:	4a30      	ldr	r2, [pc, #192]	@ (80029cc <ADC_GenerateJSON+0x184>)
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	3304      	adds	r3, #4
 800290e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002912:	ee07 3a90 	vmov	s15, r3
 8002916:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800291a:	eeb0 0b47 	vmov.f64	d0, d7
 800291e:	4928      	ldr	r1, [pc, #160]	@ (80029c0 <ADC_GenerateJSON+0x178>)
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff f9f5 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 8002926:	4a29      	ldr	r2, [pc, #164]	@ (80029cc <ADC_GenerateJSON+0x184>)
 8002928:	6a3b      	ldr	r3, [r7, #32]
 800292a:	3306      	adds	r3, #6
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002938:	eeb0 0b47 	vmov.f64	d0, d7
 800293c:	4921      	ldr	r1, [pc, #132]	@ (80029c4 <ADC_GenerateJSON+0x17c>)
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff f9e6 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	6978      	ldr	r0, [r7, #20]
 8002948:	f7ff f95d 	bl	8001c06 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	3301      	adds	r3, #1
 8002950:	623b      	str	r3, [r7, #32]
 8002952:	6a3b      	ldr	r3, [r7, #32]
 8002954:	2b07      	cmp	r3, #7
 8002956:	ddc9      	ble.n	80028ec <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	491d      	ldr	r1, [pc, #116]	@ (80029d0 <ADC_GenerateJSON+0x188>)
 800295c:	69f8      	ldr	r0, [r7, #28]
 800295e:	f7ff f9c1 	bl	8001ce4 <cJSON_AddItemToObject>

	// Converte para string
	char *json_string = cJSON_PrintUnformatted(root);
 8002962:	69f8      	ldr	r0, [r7, #28]
 8002964:	f7fe fe70 	bl	8001648 <cJSON_PrintUnformatted>
 8002968:	6138      	str	r0, [r7, #16]

	// Adiciona o prefixo "ADCVALUES:"
	if (json_string != NULL) {
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01b      	beq.n	80029a8 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 8002970:	6938      	ldr	r0, [r7, #16]
 8002972:	f7fd fd05 	bl	8000380 <strlen>
 8002976:	4603      	mov	r3, r0
 8002978:	3301      	adds	r3, #1
 800297a:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f00d fea3 	bl	80106c8 <malloc>
 8002982:	4603      	mov	r3, r0
 8002984:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4a11      	ldr	r2, [pc, #68]	@ (80029d4 <ADC_GenerateJSON+0x18c>)
 8002990:	68f9      	ldr	r1, [r7, #12]
 8002992:	68b8      	ldr	r0, [r7, #8]
 8002994:	f00e fcf4 	bl	8011380 <sniprintf>
		}
		cJSON_free(json_string);
 8002998:	6938      	ldr	r0, [r7, #16]
 800299a:	f7ff fadf 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 800299e:	69f8      	ldr	r0, [r7, #28]
 80029a0:	f7fe fa50 	bl	8000e44 <cJSON_Delete>
		return final_string;
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	e003      	b.n	80029b0 <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 80029a8:	69f8      	ldr	r0, [r7, #28]
 80029aa:	f7fe fa4b 	bl	8000e44 <cJSON_Delete>
	return NULL;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3728      	adds	r7, #40	@ 0x28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	08014108 	.word	0x08014108
 80029bc:	24000240 	.word	0x24000240
 80029c0:	08014110 	.word	0x08014110
 80029c4:	08014114 	.word	0x08014114
 80029c8:	0801411c 	.word	0x0801411c
 80029cc:	24000284 	.word	0x24000284
 80029d0:	08014124 	.word	0x08014124
 80029d4:	0801412c 	.word	0x0801412c

080029d8 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 80029de:	f7ff faa9 	bl	8001f34 <cJSON_CreateObject>
 80029e2:	6178      	str	r0, [r7, #20]
	if (root == NULL) {
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <VR_GenerateJSON+0x16>
		return NULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	e0b5      	b.n	8002b5a <VR_GenerateJSON+0x182>
	}

	cJSON *ckp = cJSON_CreateObject();
 80029ee:	f7ff faa1 	bl	8001f34 <cJSON_CreateObject>
 80029f2:	6138      	str	r0, [r7, #16]
	cJSON *cmp = cJSON_CreateObject();
 80029f4:	f7ff fa9e 	bl	8001f34 <cJSON_CreateObject>
 80029f8:	60f8      	str	r0, [r7, #12]
	if (ckp == NULL || cmp == NULL) {
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d002      	beq.n	8002a06 <VR_GenerateJSON+0x2e>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d104      	bne.n	8002a10 <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 8002a06:	6978      	ldr	r0, [r7, #20]
 8002a08:	f7fe fa1c 	bl	8000e44 <cJSON_Delete>
		return NULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e0a4      	b.n	8002b5a <VR_GenerateJSON+0x182>
	}

	cJSON_AddNumberToObject(ckp, "rpm", ckp_sensor.rpm);
 8002a10:	4b54      	ldr	r3, [pc, #336]	@ (8002b64 <VR_GenerateJSON+0x18c>)
 8002a12:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002a16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a1a:	eeb0 0b47 	vmov.f64	d0, d7
 8002a1e:	4952      	ldr	r1, [pc, #328]	@ (8002b68 <VR_GenerateJSON+0x190>)
 8002a20:	6938      	ldr	r0, [r7, #16]
 8002a22:	f7ff f975 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "freq", ckp_sensor.frequency_hz);
 8002a26:	4b4f      	ldr	r3, [pc, #316]	@ (8002b64 <VR_GenerateJSON+0x18c>)
 8002a28:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002a2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a30:	eeb0 0b47 	vmov.f64	d0, d7
 8002a34:	494d      	ldr	r1, [pc, #308]	@ (8002b6c <VR_GenerateJSON+0x194>)
 8002a36:	6938      	ldr	r0, [r7, #16]
 8002a38:	f7ff f96a 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8002a3c:	4b49      	ldr	r3, [pc, #292]	@ (8002b64 <VR_GenerateJSON+0x18c>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	ee07 3a90 	vmov	s15, r3
 8002a44:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a48:	eeb0 0b47 	vmov.f64	d0, d7
 8002a4c:	4948      	ldr	r1, [pc, #288]	@ (8002b70 <VR_GenerateJSON+0x198>)
 8002a4e:	6938      	ldr	r0, [r7, #16]
 8002a50:	f7ff f95e 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 8002a54:	4b43      	ldr	r3, [pc, #268]	@ (8002b64 <VR_GenerateJSON+0x18c>)
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a60:	eeb0 0b47 	vmov.f64	d0, d7
 8002a64:	4943      	ldr	r1, [pc, #268]	@ (8002b74 <VR_GenerateJSON+0x19c>)
 8002a66:	6938      	ldr	r0, [r7, #16]
 8002a68:	f7ff f952 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "period", ckp_sensor.period);
 8002a6c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b64 <VR_GenerateJSON+0x18c>)
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	ee07 3a90 	vmov	s15, r3
 8002a74:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a78:	eeb0 0b47 	vmov.f64	d0, d7
 8002a7c:	493e      	ldr	r1, [pc, #248]	@ (8002b78 <VR_GenerateJSON+0x1a0>)
 8002a7e:	6938      	ldr	r0, [r7, #16]
 8002a80:	f7ff f946 	bl	8001d10 <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(cmp, "rpm", cmp_sensor.rpm);
 8002a84:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <VR_GenerateJSON+0x1a4>)
 8002a86:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002a8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a8e:	eeb0 0b47 	vmov.f64	d0, d7
 8002a92:	4935      	ldr	r1, [pc, #212]	@ (8002b68 <VR_GenerateJSON+0x190>)
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f7ff f93b 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "freq", cmp_sensor.frequency_hz);
 8002a9a:	4b38      	ldr	r3, [pc, #224]	@ (8002b7c <VR_GenerateJSON+0x1a4>)
 8002a9c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002aa0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002aa4:	eeb0 0b47 	vmov.f64	d0, d7
 8002aa8:	4930      	ldr	r1, [pc, #192]	@ (8002b6c <VR_GenerateJSON+0x194>)
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f7ff f930 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 8002ab0:	4b32      	ldr	r3, [pc, #200]	@ (8002b7c <VR_GenerateJSON+0x1a4>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	ee07 3a90 	vmov	s15, r3
 8002ab8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002abc:	eeb0 0b47 	vmov.f64	d0, d7
 8002ac0:	492b      	ldr	r1, [pc, #172]	@ (8002b70 <VR_GenerateJSON+0x198>)
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff f924 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8002ac8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b7c <VR_GenerateJSON+0x1a4>)
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	ee07 3a90 	vmov	s15, r3
 8002ad0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002ad4:	eeb0 0b47 	vmov.f64	d0, d7
 8002ad8:	4926      	ldr	r1, [pc, #152]	@ (8002b74 <VR_GenerateJSON+0x19c>)
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f7ff f918 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "period", cmp_sensor.period);
 8002ae0:	4b26      	ldr	r3, [pc, #152]	@ (8002b7c <VR_GenerateJSON+0x1a4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	ee07 3a90 	vmov	s15, r3
 8002ae8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002aec:	eeb0 0b47 	vmov.f64	d0, d7
 8002af0:	4921      	ldr	r1, [pc, #132]	@ (8002b78 <VR_GenerateJSON+0x1a0>)
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f7ff f90c 	bl	8001d10 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4921      	ldr	r1, [pc, #132]	@ (8002b80 <VR_GenerateJSON+0x1a8>)
 8002afc:	6978      	ldr	r0, [r7, #20]
 8002afe:	f7ff f8f1 	bl	8001ce4 <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	491f      	ldr	r1, [pc, #124]	@ (8002b84 <VR_GenerateJSON+0x1ac>)
 8002b06:	6978      	ldr	r0, [r7, #20]
 8002b08:	f7ff f8ec 	bl	8001ce4 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002b0c:	6978      	ldr	r0, [r7, #20]
 8002b0e:	f7fe fd9b 	bl	8001648 <cJSON_PrintUnformatted>
 8002b12:	60b8      	str	r0, [r7, #8]

	if (json_string != NULL) {
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d01b      	beq.n	8002b52 <VR_GenerateJSON+0x17a>
		size_t total_len = strlen(json_string) + 1;
 8002b1a:	68b8      	ldr	r0, [r7, #8]
 8002b1c:	f7fd fc30 	bl	8000380 <strlen>
 8002b20:	4603      	mov	r3, r0
 8002b22:	3301      	adds	r3, #1
 8002b24:	607b      	str	r3, [r7, #4]
		char *final_string = (char*) malloc(total_len);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f00d fdce 	bl	80106c8 <malloc>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	603b      	str	r3, [r7, #0]
		if (final_string != NULL) {
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d005      	beq.n	8002b42 <VR_GenerateJSON+0x16a>
			snprintf(final_string, total_len, "%s", json_string);
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	4a13      	ldr	r2, [pc, #76]	@ (8002b88 <VR_GenerateJSON+0x1b0>)
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	6838      	ldr	r0, [r7, #0]
 8002b3e:	f00e fc1f 	bl	8011380 <sniprintf>
		}
		cJSON_free(json_string);
 8002b42:	68b8      	ldr	r0, [r7, #8]
 8002b44:	f7ff fa0a 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 8002b48:	6978      	ldr	r0, [r7, #20]
 8002b4a:	f7fe f97b 	bl	8000e44 <cJSON_Delete>
		return final_string;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	e003      	b.n	8002b5a <VR_GenerateJSON+0x182>
	}

	cJSON_Delete(root);
 8002b52:	6978      	ldr	r0, [r7, #20]
 8002b54:	f7fe f976 	bl	8000e44 <cJSON_Delete>
	return NULL;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	240002cc 	.word	0x240002cc
 8002b68:	08014130 	.word	0x08014130
 8002b6c:	08014134 	.word	0x08014134
 8002b70:	0801413c 	.word	0x0801413c
 8002b74:	08014144 	.word	0x08014144
 8002b78:	08014150 	.word	0x08014150
 8002b7c:	24000304 	.word	0x24000304
 8002b80:	08014158 	.word	0x08014158
 8002b84:	0801415c 	.word	0x0801415c
 8002b88:	0801412c 	.word	0x0801412c

08002b8c <BATTERY_GenerateJSON>:

char* BATTERY_GenerateJSON(void) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08c      	sub	sp, #48	@ 0x30
 8002b90:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8002b92:	f7ff f9cf 	bl	8001f34 <cJSON_CreateObject>
 8002b96:	6278      	str	r0, [r7, #36]	@ 0x24
	if (root == NULL) {
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <BATTERY_GenerateJSON+0x16>
		return NULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e049      	b.n	8002c36 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON *battery_object = cJSON_CreateObject();
 8002ba2:	f7ff f9c7 	bl	8001f34 <cJSON_CreateObject>
 8002ba6:	6238      	str	r0, [r7, #32]
	if (battery_object == NULL) {
 8002ba8:	6a3b      	ldr	r3, [r7, #32]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d104      	bne.n	8002bb8 <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 8002bae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002bb0:	f7fe f948 	bl	8000e44 <cJSON_Delete>
		return NULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e03e      	b.n	8002c36 <BATTERY_GenerateJSON+0xaa>
	}

	char str_buffer[16];
	snprintf(str_buffer, sizeof(str_buffer), "%.3f", battery.voltage);
 8002bb8:	4b21      	ldr	r3, [pc, #132]	@ (8002c40 <BATTERY_GenerateJSON+0xb4>)
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	ed8d 7b00 	vstr	d7, [sp]
 8002bc8:	4a1e      	ldr	r2, [pc, #120]	@ (8002c44 <BATTERY_GenerateJSON+0xb8>)
 8002bca:	2110      	movs	r1, #16
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f00e fbd7 	bl	8011380 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 8002bd2:	1d3b      	adds	r3, r7, #4
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	491c      	ldr	r1, [pc, #112]	@ (8002c48 <BATTERY_GenerateJSON+0xbc>)
 8002bd8:	6a38      	ldr	r0, [r7, #32]
 8002bda:	f7ff f8df 	bl	8001d9c <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 8002bde:	6a3a      	ldr	r2, [r7, #32]
 8002be0:	491a      	ldr	r1, [pc, #104]	@ (8002c4c <BATTERY_GenerateJSON+0xc0>)
 8002be2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002be4:	f7ff f87e 	bl	8001ce4 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002be8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002bea:	f7fe fd2d 	bl	8001648 <cJSON_PrintUnformatted>
 8002bee:	61f8      	str	r0, [r7, #28]

	if (json_string != NULL) {
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d01b      	beq.n	8002c2e <BATTERY_GenerateJSON+0xa2>
		size_t total_len = strlen(json_string) + 1;
 8002bf6:	69f8      	ldr	r0, [r7, #28]
 8002bf8:	f7fd fbc2 	bl	8000380 <strlen>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	3301      	adds	r3, #1
 8002c00:	61bb      	str	r3, [r7, #24]
		char *final_string = (char*) malloc(total_len);
 8002c02:	69b8      	ldr	r0, [r7, #24]
 8002c04:	f00d fd60 	bl	80106c8 <malloc>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	617b      	str	r3, [r7, #20]
		if (final_string != NULL) {
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <BATTERY_GenerateJSON+0x92>
			snprintf(final_string, total_len, "%s", json_string);
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	@ (8002c50 <BATTERY_GenerateJSON+0xc4>)
 8002c16:	69b9      	ldr	r1, [r7, #24]
 8002c18:	6978      	ldr	r0, [r7, #20]
 8002c1a:	f00e fbb1 	bl	8011380 <sniprintf>
		}
		cJSON_free(json_string);
 8002c1e:	69f8      	ldr	r0, [r7, #28]
 8002c20:	f7ff f99c 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 8002c24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c26:	f7fe f90d 	bl	8000e44 <cJSON_Delete>
		return final_string;
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	e003      	b.n	8002c36 <BATTERY_GenerateJSON+0xaa>
	}

	cJSON_Delete(root);
 8002c2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c30:	f7fe f908 	bl	8000e44 <cJSON_Delete>
	return NULL;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3728      	adds	r7, #40	@ 0x28
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	240002c8 	.word	0x240002c8
 8002c44:	08014160 	.word	0x08014160
 8002c48:	08014114 	.word	0x08014114
 8002c4c:	08014168 	.word	0x08014168
 8002c50:	0801412c 	.word	0x0801412c

08002c54 <SERIAL_VrJSONCallback>:

void SERIAL_VrJSONCallback(Command_Result_t result, char *response) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6039      	str	r1, [r7, #0]
 8002c5e:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d113      	bne.n	8002c8e <SERIAL_VrJSONCallback+0x3a>
		char *vr_json = VR_GenerateJSON();
 8002c66:	f7ff feb7 	bl	80029d8 <VR_GenerateJSON>
 8002c6a:	60f8      	str	r0, [r7, #12]
		if (vr_json != NULL) {
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d009      	beq.n	8002c86 <SERIAL_VrJSONCallback+0x32>
			SERIAL_SendCommand(vr_json, "OK", 200, NULL);
 8002c72:	2300      	movs	r3, #0
 8002c74:	22c8      	movs	r2, #200	@ 0xc8
 8002c76:	4908      	ldr	r1, [pc, #32]	@ (8002c98 <SERIAL_VrJSONCallback+0x44>)
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7ff f9f5 	bl	8002068 <SERIAL_SendCommand>

			free(vr_json);
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f00d fd2a 	bl	80106d8 <free>
 8002c84:	e004      	b.n	8002c90 <SERIAL_VrJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from VR sensors\r\n");
 8002c86:	4805      	ldr	r0, [pc, #20]	@ (8002c9c <SERIAL_VrJSONCallback+0x48>)
 8002c88:	f00e fb72 	bl	8011370 <puts>
 8002c8c:	e000      	b.n	8002c90 <SERIAL_VrJSONCallback+0x3c>
		}
	}else {
		return;
 8002c8e:	bf00      	nop
	}
}
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	08014170 	.word	0x08014170
 8002c9c:	08014174 	.word	0x08014174

08002ca0 <SERIAL_ADCJSONCallback>:

void SERIAL_ADCJSONCallback(Command_Result_t result, char *response) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d113      	bne.n	8002cda <SERIAL_ADCJSONCallback+0x3a>
		char *adc_json = ADC_GenerateJSON();
 8002cb2:	f7ff fdc9 	bl	8002848 <ADC_GenerateJSON>
 8002cb6:	60f8      	str	r0, [r7, #12]
		if (adc_json != NULL) {
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d009      	beq.n	8002cd2 <SERIAL_ADCJSONCallback+0x32>
			SERIAL_SendCommand(adc_json, "OK", 200, NULL);
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	22c8      	movs	r2, #200	@ 0xc8
 8002cc2:	4908      	ldr	r1, [pc, #32]	@ (8002ce4 <SERIAL_ADCJSONCallback+0x44>)
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f7ff f9cf 	bl	8002068 <SERIAL_SendCommand>

			free(adc_json);
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f00d fd04 	bl	80106d8 <free>
 8002cd0:	e004      	b.n	8002cdc <SERIAL_ADCJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from ADCs sensors\r\n");
 8002cd2:	4805      	ldr	r0, [pc, #20]	@ (8002ce8 <SERIAL_ADCJSONCallback+0x48>)
 8002cd4:	f00e fb4c 	bl	8011370 <puts>
 8002cd8:	e000      	b.n	8002cdc <SERIAL_ADCJSONCallback+0x3c>
		}
	}else {
		return;
 8002cda:	bf00      	nop
	}
}
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	08014170 	.word	0x08014170
 8002ce8:	0801419c 	.word	0x0801419c

08002cec <SERIAL_BatteryJSONCallback>:

void SERIAL_BatteryJSONCallback(Command_Result_t result, char *response) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	6039      	str	r1, [r7, #0]
 8002cf6:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d113      	bne.n	8002d26 <SERIAL_BatteryJSONCallback+0x3a>
		char *battery_json = BATTERY_GenerateJSON();
 8002cfe:	f7ff ff45 	bl	8002b8c <BATTERY_GenerateJSON>
 8002d02:	60f8      	str	r0, [r7, #12]
		if (battery_json != NULL) {
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d009      	beq.n	8002d1e <SERIAL_BatteryJSONCallback+0x32>
			SERIAL_SendCommand(battery_json, "OK", 200, NULL);
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	22c8      	movs	r2, #200	@ 0xc8
 8002d0e:	4908      	ldr	r1, [pc, #32]	@ (8002d30 <SERIAL_BatteryJSONCallback+0x44>)
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f7ff f9a9 	bl	8002068 <SERIAL_SendCommand>

			free(battery_json);
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f00d fcde 	bl	80106d8 <free>
 8002d1c:	e004      	b.n	8002d28 <SERIAL_BatteryJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from Battery Manager\r\n");
 8002d1e:	4805      	ldr	r0, [pc, #20]	@ (8002d34 <SERIAL_BatteryJSONCallback+0x48>)
 8002d20:	f00e fb26 	bl	8011370 <puts>
 8002d24:	e000      	b.n	8002d28 <SERIAL_BatteryJSONCallback+0x3c>
		}
	}else {
		return;
 8002d26:	bf00      	nop
	}
}
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	08014170 	.word	0x08014170
 8002d34:	080141c8 	.word	0x080141c8

08002d38 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 8002d3c:	f7fd fe16 	bl	800096c <AD7998_U16_ReadAllChannels>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8002d46:	4807      	ldr	r0, [pc, #28]	@ (8002d64 <ADC_Read_Cycle+0x2c>)
 8002d48:	f00e fb12 	bl	8011370 <puts>
		return;
 8002d4c:	e008      	b.n	8002d60 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 8002d4e:	f7fd fe3b 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8002d58:	4803      	ldr	r0, [pc, #12]	@ (8002d68 <ADC_Read_Cycle+0x30>)
 8002d5a:	f00e fb09 	bl	8011370 <puts>
		return;
 8002d5e:	bf00      	nop
	}
}
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	080141f4 	.word	0x080141f4
 8002d68:	0801420c 	.word	0x0801420c

08002d6c <Test_UART_RX>:

void Test_UART_RX(void) {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
    printf("\r\n=== TESTE UART RX ===\r\n");
 8002d70:	4823      	ldr	r0, [pc, #140]	@ (8002e00 <Test_UART_RX+0x94>)
 8002d72:	f00e fafd 	bl	8011370 <puts>
    printf("USART1->CR1 = 0x%08lX\r\n", USART1->CR1);
 8002d76:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <Test_UART_RX+0x98>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4822      	ldr	r0, [pc, #136]	@ (8002e08 <Test_UART_RX+0x9c>)
 8002d7e:	f00e fa8f 	bl	80112a0 <iprintf>
    printf("USART1->CR2 = 0x%08lX\r\n", USART1->CR2);
 8002d82:	4b20      	ldr	r3, [pc, #128]	@ (8002e04 <Test_UART_RX+0x98>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	4619      	mov	r1, r3
 8002d88:	4820      	ldr	r0, [pc, #128]	@ (8002e0c <Test_UART_RX+0xa0>)
 8002d8a:	f00e fa89 	bl	80112a0 <iprintf>
    printf("USART1->CR3 = 0x%08lX\r\n", USART1->CR3);
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <Test_UART_RX+0x98>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	4619      	mov	r1, r3
 8002d94:	481e      	ldr	r0, [pc, #120]	@ (8002e10 <Test_UART_RX+0xa4>)
 8002d96:	f00e fa83 	bl	80112a0 <iprintf>
    printf("USART1->ISR = 0x%08lX\r\n", USART1->ISR);
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e04 <Test_UART_RX+0x98>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	4619      	mov	r1, r3
 8002da0:	481c      	ldr	r0, [pc, #112]	@ (8002e14 <Test_UART_RX+0xa8>)
 8002da2:	f00e fa7d 	bl	80112a0 <iprintf>
    printf("huart1.RxState = %d\r\n", huart1.RxState);
 8002da6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e18 <Test_UART_RX+0xac>)
 8002da8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dac:	4619      	mov	r1, r3
 8002dae:	481b      	ldr	r0, [pc, #108]	@ (8002e1c <Test_UART_RX+0xb0>)
 8002db0:	f00e fa76 	bl	80112a0 <iprintf>
    printf("huart1.gState = %d\r\n", huart1.gState);
 8002db4:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <Test_UART_RX+0xac>)
 8002db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4818      	ldr	r0, [pc, #96]	@ (8002e20 <Test_UART_RX+0xb4>)
 8002dbe:	f00e fa6f 	bl	80112a0 <iprintf>

    // Verifica se interrupção RXNE está habilitada
    if (USART1->CR1 & USART_CR1_RXNEIE_RXFNEIE) {
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <Test_UART_RX+0x98>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0320 	and.w	r3, r3, #32
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <Test_UART_RX+0x6a>
        printf("Interrupcao RXNE: HABILITADA\r\n");
 8002dce:	4815      	ldr	r0, [pc, #84]	@ (8002e24 <Test_UART_RX+0xb8>)
 8002dd0:	f00e face 	bl	8011370 <puts>
 8002dd4:	e002      	b.n	8002ddc <Test_UART_RX+0x70>
    } else {
        printf("Interrupcao RXNE: DESABILITADA!!!\r\n");
 8002dd6:	4814      	ldr	r0, [pc, #80]	@ (8002e28 <Test_UART_RX+0xbc>)
 8002dd8:	f00e faca 	bl	8011370 <puts>
    }

    // Verifica NVIC
    if (NVIC_GetEnableIRQ(USART1_IRQn)) {
 8002ddc:	2025      	movs	r0, #37	@ 0x25
 8002dde:	f7ff fc37 	bl	8002650 <__NVIC_GetEnableIRQ>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <Test_UART_RX+0x84>
        printf("NVIC USART1: HABILITADO\r\n");
 8002de8:	4810      	ldr	r0, [pc, #64]	@ (8002e2c <Test_UART_RX+0xc0>)
 8002dea:	f00e fac1 	bl	8011370 <puts>
 8002dee:	e002      	b.n	8002df6 <Test_UART_RX+0x8a>
    } else {
        printf("NVIC USART1: DESABILITADO!!!\r\n");
 8002df0:	480f      	ldr	r0, [pc, #60]	@ (8002e30 <Test_UART_RX+0xc4>)
 8002df2:	f00e fabd 	bl	8011370 <puts>
    }
    printf("======================\r\n\r\n");
 8002df6:	480f      	ldr	r0, [pc, #60]	@ (8002e34 <Test_UART_RX+0xc8>)
 8002df8:	f00e faba 	bl	8011370 <puts>
}
 8002dfc:	bf00      	nop
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	08014224 	.word	0x08014224
 8002e04:	40011000 	.word	0x40011000
 8002e08:	08014240 	.word	0x08014240
 8002e0c:	08014258 	.word	0x08014258
 8002e10:	08014270 	.word	0x08014270
 8002e14:	08014288 	.word	0x08014288
 8002e18:	24000784 	.word	0x24000784
 8002e1c:	080142a0 	.word	0x080142a0
 8002e20:	080142b8 	.word	0x080142b8
 8002e24:	080142d0 	.word	0x080142d0
 8002e28:	080142f0 	.word	0x080142f0
 8002e2c:	08014314 	.word	0x08014314
 8002e30:	08014330 	.word	0x08014330
 8002e34:	08014350 	.word	0x08014350

08002e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002e3c:	f000 fe22 	bl	8003a84 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e40:	f001 fb46 	bl	80044d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e44:	f000 f8ee 	bl	8003024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e48:	f000 fd2c 	bl	80038a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002e4c:	f000 fcde 	bl	800380c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002e50:	f000 f9e0 	bl	8003214 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002e54:	f000 fa1e 	bl	8003294 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002e58:	f000 fc8c 	bl	8003774 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002e5c:	f000 fbe6 	bl	800362c <MX_TIM5_Init>
  MX_TIM4_Init();
 8002e60:	f000 fb4c 	bl	80034fc <MX_TIM4_Init>
  MX_TIM1_Init();
 8002e64:	f000 fa56 	bl	8003314 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002e68:	f000 f958 	bl	800311c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8002e6c:	4853      	ldr	r0, [pc, #332]	@ (8002fbc <main+0x184>)
 8002e6e:	f7ff fc9b 	bl	80027a8 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 8002e72:	4853      	ldr	r0, [pc, #332]	@ (8002fc0 <main+0x188>)
 8002e74:	f7ff fc98 	bl	80027a8 <I2C_Scanner>

	TIM1_Init_Config();
 8002e78:	f000 fd6a 	bl	8003950 <TIM1_Init_Config>
	TIM4_Init_Config();
 8002e7c:	f000 fd94 	bl	80039a8 <TIM4_Init_Config>
	TIM5_Init_Config();
 8002e80:	f000 fdac 	bl	80039dc <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002e84:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002e88:	2100      	movs	r1, #0
 8002e8a:	484e      	ldr	r0, [pc, #312]	@ (8002fc4 <main+0x18c>)
 8002e8c:	f002 ffe6 	bl	8005e5c <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	huart_instance = &huart1;
 8002e90:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc8 <main+0x190>)
 8002e92:	4a4e      	ldr	r2, [pc, #312]	@ (8002fcc <main+0x194>)
 8002e94:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &PROTOCOL_RX_Stream_Data, 1);
 8002e96:	2201      	movs	r2, #1
 8002e98:	494d      	ldr	r1, [pc, #308]	@ (8002fd0 <main+0x198>)
 8002e9a:	484c      	ldr	r0, [pc, #304]	@ (8002fcc <main+0x194>)
 8002e9c:	f00a ff10 	bl	800dcc0 <HAL_UART_Receive_IT>

	Test_UART_RX();
 8002ea0:	f7ff ff64 	bl	8002d6c <Test_UART_RX>

	SERIAL_ResetBuffers();
 8002ea4:	f7ff f8a0 	bl	8001fe8 <SERIAL_ResetBuffers>
	SERIAL_SendCommand("AT", "OK", 1000, SERIAL_CheckConnection);
 8002ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8002fd4 <main+0x19c>)
 8002eaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002eae:	494a      	ldr	r1, [pc, #296]	@ (8002fd8 <main+0x1a0>)
 8002eb0:	484a      	ldr	r0, [pc, #296]	@ (8002fdc <main+0x1a4>)
 8002eb2:	f7ff f8d9 	bl	8002068 <SERIAL_SendCommand>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 8002eb6:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8002fe0 <main+0x1a8>
 8002eba:	4841      	ldr	r0, [pc, #260]	@ (8002fc0 <main+0x188>)
 8002ebc:	f7fd fcc4 	bl	8000848 <AD7998_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <main+0x94>
		printf("Failed to initialize ADCs!\r\n");
 8002ec6:	4847      	ldr	r0, [pc, #284]	@ (8002fe4 <main+0x1ac>)
 8002ec8:	f00e fa52 	bl	8011370 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 8002ecc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	203a      	movs	r0, #58	@ 0x3a
 8002ed4:	f7fd fe4c 	bl	8000b70 <VR_Init>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d103      	bne.n	8002ee6 <main+0xae>
		printf("VR sensors successfully initialized!\r\n");
 8002ede:	4842      	ldr	r0, [pc, #264]	@ (8002fe8 <main+0x1b0>)
 8002ee0:	f00e fa46 	bl	8011370 <puts>
 8002ee4:	e002      	b.n	8002eec <main+0xb4>
	} else
		printf("Error starting VR sensors!\r\n");
 8002ee6:	4841      	ldr	r0, [pc, #260]	@ (8002fec <main+0x1b4>)
 8002ee8:	f00e fa42 	bl	8011370 <puts>

	printf("\r\n");
 8002eec:	4840      	ldr	r0, [pc, #256]	@ (8002ff0 <main+0x1b8>)
 8002eee:	f00e fa3f 	bl	8011370 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 8002ef2:	f001 fb73 	bl	80045dc <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff4 <main+0x1bc>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	d906      	bls.n	8002f10 <main+0xd8>
			last_ADC_read = HAL_GetTick();
 8002f02:	f001 fb6b 	bl	80045dc <HAL_GetTick>
 8002f06:	4603      	mov	r3, r0
 8002f08:	4a3a      	ldr	r2, [pc, #232]	@ (8002ff4 <main+0x1bc>)
 8002f0a:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8002f0c:	f7ff ff14 	bl	8002d38 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 8002f10:	f001 fb64 	bl	80045dc <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	4b38      	ldr	r3, [pc, #224]	@ (8002ff8 <main+0x1c0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b0e      	cmp	r3, #14
 8002f1e:	d906      	bls.n	8002f2e <main+0xf6>
			last_BATTERY_read = HAL_GetTick();
 8002f20:	f001 fb5c 	bl	80045dc <HAL_GetTick>
 8002f24:	4603      	mov	r3, r0
 8002f26:	4a34      	ldr	r2, [pc, #208]	@ (8002ff8 <main+0x1c0>)
 8002f28:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltageFiltered();
 8002f2a:	f7fd fddf 	bl	8000aec <BATTERY_ReadVoltageFiltered>
		}

		SERIAL_CheckRXCommand();
 8002f2e:	f7ff f943 	bl	80021b8 <SERIAL_CheckRXCommand>

		if (is_connected) {
 8002f32:	4b32      	ldr	r3, [pc, #200]	@ (8002ffc <main+0x1c4>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0da      	beq.n	8002ef2 <main+0xba>
			static uint32_t last_vr_send = 0;
			if (HAL_GetTick() - last_vr_send >= 1000) {
 8002f3c:	f001 fb4e 	bl	80045dc <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	4b2f      	ldr	r3, [pc, #188]	@ (8003000 <main+0x1c8>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f4c:	d30a      	bcc.n	8002f64 <main+0x12c>
				last_vr_send = HAL_GetTick();
 8002f4e:	f001 fb45 	bl	80045dc <HAL_GetTick>
 8002f52:	4603      	mov	r3, r0
 8002f54:	4a2a      	ldr	r2, [pc, #168]	@ (8003000 <main+0x1c8>)
 8002f56:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+VR", "OK", 50, SERIAL_VrJSONCallback);
 8002f58:	4b2a      	ldr	r3, [pc, #168]	@ (8003004 <main+0x1cc>)
 8002f5a:	2232      	movs	r2, #50	@ 0x32
 8002f5c:	491e      	ldr	r1, [pc, #120]	@ (8002fd8 <main+0x1a0>)
 8002f5e:	482a      	ldr	r0, [pc, #168]	@ (8003008 <main+0x1d0>)
 8002f60:	f7ff f882 	bl	8002068 <SERIAL_SendCommand>
			}


			static uint32_t last_ADC_send = 0;
			if (HAL_GetTick() - last_ADC_send >= 1150) {
 8002f64:	f001 fb3a 	bl	80045dc <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b28      	ldr	r3, [pc, #160]	@ (800300c <main+0x1d4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	f240 427d 	movw	r2, #1149	@ 0x47d
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d90a      	bls.n	8002f8e <main+0x156>
				last_ADC_send = HAL_GetTick();
 8002f78:	f001 fb30 	bl	80045dc <HAL_GetTick>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	4a23      	ldr	r2, [pc, #140]	@ (800300c <main+0x1d4>)
 8002f80:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+ADC", "OK", 50, SERIAL_ADCJSONCallback);
 8002f82:	4b23      	ldr	r3, [pc, #140]	@ (8003010 <main+0x1d8>)
 8002f84:	2232      	movs	r2, #50	@ 0x32
 8002f86:	4914      	ldr	r1, [pc, #80]	@ (8002fd8 <main+0x1a0>)
 8002f88:	4822      	ldr	r0, [pc, #136]	@ (8003014 <main+0x1dc>)
 8002f8a:	f7ff f86d 	bl	8002068 <SERIAL_SendCommand>
			}

			static uint32_t last_BATTERY_send = 0;
			if (HAL_GetTick() - last_BATTERY_send >= 1250) {
 8002f8e:	f001 fb25 	bl	80045dc <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	4b20      	ldr	r3, [pc, #128]	@ (8003018 <main+0x1e0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d9a7      	bls.n	8002ef2 <main+0xba>
				last_BATTERY_send = HAL_GetTick();
 8002fa2:	f001 fb1b 	bl	80045dc <HAL_GetTick>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8003018 <main+0x1e0>)
 8002faa:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+BATTERY", "OK", 50, SERIAL_BatteryJSONCallback);
 8002fac:	4b1b      	ldr	r3, [pc, #108]	@ (800301c <main+0x1e4>)
 8002fae:	2232      	movs	r2, #50	@ 0x32
 8002fb0:	4909      	ldr	r1, [pc, #36]	@ (8002fd8 <main+0x1a0>)
 8002fb2:	481b      	ldr	r0, [pc, #108]	@ (8003020 <main+0x1e8>)
 8002fb4:	f7ff f858 	bl	8002068 <SERIAL_SendCommand>
	while (1) {
 8002fb8:	e79b      	b.n	8002ef2 <main+0xba>
 8002fba:	bf00      	nop
 8002fbc:	240005f8 	.word	0x240005f8
 8002fc0:	2400064c 	.word	0x2400064c
 8002fc4:	24000594 	.word	0x24000594
 8002fc8:	2400053c 	.word	0x2400053c
 8002fcc:	24000784 	.word	0x24000784
 8002fd0:	24000530 	.word	0x24000530
 8002fd4:	08002391 	.word	0x08002391
 8002fd8:	08014170 	.word	0x08014170
 8002fdc:	0801436c 	.word	0x0801436c
 8002fe0:	40533333 	.word	0x40533333
 8002fe4:	08014370 	.word	0x08014370
 8002fe8:	0801438c 	.word	0x0801438c
 8002fec:	080143b4 	.word	0x080143b4
 8002ff0:	080143d0 	.word	0x080143d0
 8002ff4:	240008ac 	.word	0x240008ac
 8002ff8:	240008b0 	.word	0x240008b0
 8002ffc:	24000540 	.word	0x24000540
 8003000:	240008b4 	.word	0x240008b4
 8003004:	08002c55 	.word	0x08002c55
 8003008:	080143d4 	.word	0x080143d4
 800300c:	240008b8 	.word	0x240008b8
 8003010:	08002ca1 	.word	0x08002ca1
 8003014:	080143dc 	.word	0x080143dc
 8003018:	240008bc 	.word	0x240008bc
 800301c:	08002ced 	.word	0x08002ced
 8003020:	080143e4 	.word	0x080143e4

08003024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b09c      	sub	sp, #112	@ 0x70
 8003028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800302a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800302e:	224c      	movs	r2, #76	@ 0x4c
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f00e fb02 	bl	801163c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003038:	1d3b      	adds	r3, r7, #4
 800303a:	2220      	movs	r2, #32
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f00e fafc 	bl	801163c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003044:	2002      	movs	r0, #2
 8003046:	f004 ffd5 	bl	8007ff4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800304a:	2300      	movs	r3, #0
 800304c:	603b      	str	r3, [r7, #0]
 800304e:	4b31      	ldr	r3, [pc, #196]	@ (8003114 <SystemClock_Config+0xf0>)
 8003050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003052:	4a30      	ldr	r2, [pc, #192]	@ (8003114 <SystemClock_Config+0xf0>)
 8003054:	f023 0301 	bic.w	r3, r3, #1
 8003058:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800305a:	4b2e      	ldr	r3, [pc, #184]	@ (8003114 <SystemClock_Config+0xf0>)
 800305c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	603b      	str	r3, [r7, #0]
 8003064:	4b2c      	ldr	r3, [pc, #176]	@ (8003118 <SystemClock_Config+0xf4>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800306c:	4a2a      	ldr	r2, [pc, #168]	@ (8003118 <SystemClock_Config+0xf4>)
 800306e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003072:	6193      	str	r3, [r2, #24]
 8003074:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <SystemClock_Config+0xf4>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003080:	bf00      	nop
 8003082:	4b25      	ldr	r3, [pc, #148]	@ (8003118 <SystemClock_Config+0xf4>)
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800308a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800308e:	d1f8      	bne.n	8003082 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003090:	2302      	movs	r3, #2
 8003092:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8003094:	2309      	movs	r3, #9
 8003096:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003098:	2340      	movs	r3, #64	@ 0x40
 800309a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800309c:	2302      	movs	r3, #2
 800309e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80030a0:	2300      	movs	r3, #0
 80030a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80030a4:	2302      	movs	r3, #2
 80030a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80030a8:	230a      	movs	r3, #10
 80030aa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80030ac:	2302      	movs	r3, #2
 80030ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80030b0:	2302      	movs	r3, #2
 80030b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80030b4:	2302      	movs	r3, #2
 80030b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80030b8:	230c      	movs	r3, #12
 80030ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80030bc:	2302      	movs	r3, #2
 80030be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030c8:	4618      	mov	r0, r3
 80030ca:	f004 ffcd 	bl	8008068 <HAL_RCC_OscConfig>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80030d4:	f000 fd02 	bl	8003adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030d8:	233f      	movs	r3, #63	@ 0x3f
 80030da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030dc:	2303      	movs	r3, #3
 80030de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80030e0:	2300      	movs	r3, #0
 80030e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80030e4:	2300      	movs	r3, #0
 80030e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80030ec:	2340      	movs	r3, #64	@ 0x40
 80030ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80030f4:	2300      	movs	r3, #0
 80030f6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80030f8:	1d3b      	adds	r3, r7, #4
 80030fa:	2101      	movs	r1, #1
 80030fc:	4618      	mov	r0, r3
 80030fe:	f005 fc0d 	bl	800891c <HAL_RCC_ClockConfig>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8003108:	f000 fce8 	bl	8003adc <Error_Handler>
  }
}
 800310c:	bf00      	nop
 800310e:	3770      	adds	r7, #112	@ 0x70
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	58000400 	.word	0x58000400
 8003118:	58024800 	.word	0x58024800

0800311c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003122:	f107 031c 	add.w	r3, r7, #28
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800312e:	463b      	mov	r3, r7
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	611a      	str	r2, [r3, #16]
 800313c:	615a      	str	r2, [r3, #20]
 800313e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003140:	4b31      	ldr	r3, [pc, #196]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003142:	4a32      	ldr	r2, [pc, #200]	@ (800320c <MX_ADC1_Init+0xf0>)
 8003144:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8003146:	4b30      	ldr	r3, [pc, #192]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003148:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800314c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800314e:	4b2e      	ldr	r3, [pc, #184]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003150:	2200      	movs	r2, #0
 8003152:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003154:	4b2c      	ldr	r3, [pc, #176]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003156:	2200      	movs	r2, #0
 8003158:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800315a:	4b2b      	ldr	r3, [pc, #172]	@ (8003208 <MX_ADC1_Init+0xec>)
 800315c:	2204      	movs	r2, #4
 800315e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003160:	4b29      	ldr	r3, [pc, #164]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003162:	2200      	movs	r2, #0
 8003164:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003166:	4b28      	ldr	r3, [pc, #160]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003168:	2200      	movs	r2, #0
 800316a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800316c:	4b26      	ldr	r3, [pc, #152]	@ (8003208 <MX_ADC1_Init+0xec>)
 800316e:	2201      	movs	r2, #1
 8003170:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003172:	4b25      	ldr	r3, [pc, #148]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003174:	2200      	movs	r2, #0
 8003176:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003178:	4b23      	ldr	r3, [pc, #140]	@ (8003208 <MX_ADC1_Init+0xec>)
 800317a:	2200      	movs	r2, #0
 800317c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800317e:	4b22      	ldr	r3, [pc, #136]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003180:	2200      	movs	r2, #0
 8003182:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8003184:	4b20      	ldr	r3, [pc, #128]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003186:	2200      	movs	r2, #0
 8003188:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800318a:	4b1f      	ldr	r3, [pc, #124]	@ (8003208 <MX_ADC1_Init+0xec>)
 800318c:	2200      	movs	r2, #0
 800318e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003190:	4b1d      	ldr	r3, [pc, #116]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003192:	2200      	movs	r2, #0
 8003194:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003196:	4b1c      	ldr	r3, [pc, #112]	@ (8003208 <MX_ADC1_Init+0xec>)
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800319e:	4b1a      	ldr	r3, [pc, #104]	@ (8003208 <MX_ADC1_Init+0xec>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80031a4:	4818      	ldr	r0, [pc, #96]	@ (8003208 <MX_ADC1_Init+0xec>)
 80031a6:	f001 fcbb 	bl	8004b20 <HAL_ADC_Init>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80031b0:	f000 fc94 	bl	8003adc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80031b8:	f107 031c 	add.w	r3, r7, #28
 80031bc:	4619      	mov	r1, r3
 80031be:	4812      	ldr	r0, [pc, #72]	@ (8003208 <MX_ADC1_Init+0xec>)
 80031c0:	f002 feb0 	bl	8005f24 <HAL_ADCEx_MultiModeConfigChannel>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80031ca:	f000 fc87 	bl	8003adc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80031ce:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <MX_ADC1_Init+0xf4>)
 80031d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80031d2:	2306      	movs	r3, #6
 80031d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80031d6:	2300      	movs	r3, #0
 80031d8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80031da:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80031de:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80031e0:	2304      	movs	r3, #4
 80031e2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80031e8:	2300      	movs	r3, #0
 80031ea:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031ec:	463b      	mov	r3, r7
 80031ee:	4619      	mov	r1, r3
 80031f0:	4805      	ldr	r0, [pc, #20]	@ (8003208 <MX_ADC1_Init+0xec>)
 80031f2:	f002 f837 	bl	8005264 <HAL_ADC_ConfigChannel>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80031fc:	f000 fc6e 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003200:	bf00      	nop
 8003202:	3728      	adds	r7, #40	@ 0x28
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	24000594 	.word	0x24000594
 800320c:	40022000 	.word	0x40022000
 8003210:	2a000400 	.word	0x2a000400

08003214 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003218:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <MX_I2C1_Init+0x74>)
 800321a:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <MX_I2C1_Init+0x78>)
 800321c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 800321e:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003220:	4a1b      	ldr	r2, [pc, #108]	@ (8003290 <MX_I2C1_Init+0x7c>)
 8003222:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003224:	4b18      	ldr	r3, [pc, #96]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800322a:	4b17      	ldr	r3, [pc, #92]	@ (8003288 <MX_I2C1_Init+0x74>)
 800322c:	2201      	movs	r2, #1
 800322e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003230:	4b15      	ldr	r3, [pc, #84]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003232:	2200      	movs	r2, #0
 8003234:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003236:	4b14      	ldr	r3, [pc, #80]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003238:	2200      	movs	r2, #0
 800323a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800323c:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <MX_I2C1_Init+0x74>)
 800323e:	2200      	movs	r2, #0
 8003240:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003242:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003244:	2200      	movs	r2, #0
 8003246:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003248:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <MX_I2C1_Init+0x74>)
 800324a:	2200      	movs	r2, #0
 800324c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800324e:	480e      	ldr	r0, [pc, #56]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003250:	f003 ffe2 	bl	8007218 <HAL_I2C_Init>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800325a:	f000 fc3f 	bl	8003adc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800325e:	2100      	movs	r1, #0
 8003260:	4809      	ldr	r0, [pc, #36]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003262:	f004 fe2f 	bl	8007ec4 <HAL_I2CEx_ConfigAnalogFilter>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800326c:	f000 fc36 	bl	8003adc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003270:	2100      	movs	r1, #0
 8003272:	4805      	ldr	r0, [pc, #20]	@ (8003288 <MX_I2C1_Init+0x74>)
 8003274:	f004 fe71 	bl	8007f5a <HAL_I2CEx_ConfigDigitalFilter>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800327e:	f000 fc2d 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	240005f8 	.word	0x240005f8
 800328c:	40005400 	.word	0x40005400
 8003290:	00909beb 	.word	0x00909beb

08003294 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003298:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <MX_I2C2_Init+0x74>)
 800329a:	4a1c      	ldr	r2, [pc, #112]	@ (800330c <MX_I2C2_Init+0x78>)
 800329c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 800329e:	4b1a      	ldr	r3, [pc, #104]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003310 <MX_I2C2_Init+0x7c>)
 80032a2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80032a4:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032aa:	4b17      	ldr	r3, [pc, #92]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032b0:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80032b6:	4b14      	ldr	r3, [pc, #80]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80032bc:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032be:	2200      	movs	r2, #0
 80032c0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032c2:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80032ce:	480e      	ldr	r0, [pc, #56]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032d0:	f003 ffa2 	bl	8007218 <HAL_I2C_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80032da:	f000 fbff 	bl	8003adc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032de:	2100      	movs	r1, #0
 80032e0:	4809      	ldr	r0, [pc, #36]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032e2:	f004 fdef 	bl	8007ec4 <HAL_I2CEx_ConfigAnalogFilter>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80032ec:	f000 fbf6 	bl	8003adc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80032f0:	2100      	movs	r1, #0
 80032f2:	4805      	ldr	r0, [pc, #20]	@ (8003308 <MX_I2C2_Init+0x74>)
 80032f4:	f004 fe31 	bl	8007f5a <HAL_I2CEx_ConfigDigitalFilter>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80032fe:	f000 fbed 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003302:	bf00      	nop
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	2400064c 	.word	0x2400064c
 800330c:	40005800 	.word	0x40005800
 8003310:	00909beb 	.word	0x00909beb

08003314 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b09a      	sub	sp, #104	@ 0x68
 8003318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800331a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	609a      	str	r2, [r3, #8]
 8003326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003328:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003334:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	605a      	str	r2, [r3, #4]
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	611a      	str	r2, [r3, #16]
 8003344:	615a      	str	r2, [r3, #20]
 8003346:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	222c      	movs	r2, #44	@ 0x2c
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f00e f974 	bl	801163c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003354:	4b67      	ldr	r3, [pc, #412]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003356:	4a68      	ldr	r2, [pc, #416]	@ (80034f8 <MX_TIM1_Init+0x1e4>)
 8003358:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 800335a:	4b66      	ldr	r3, [pc, #408]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800335c:	224f      	movs	r2, #79	@ 0x4f
 800335e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003360:	4b64      	ldr	r3, [pc, #400]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003362:	2200      	movs	r2, #0
 8003364:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003366:	4b63      	ldr	r3, [pc, #396]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003368:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800336c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800336e:	4b61      	ldr	r3, [pc, #388]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003370:	2200      	movs	r2, #0
 8003372:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003374:	4b5f      	ldr	r3, [pc, #380]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003376:	2200      	movs	r2, #0
 8003378:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800337a:	4b5e      	ldr	r3, [pc, #376]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800337c:	2200      	movs	r2, #0
 800337e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003380:	485c      	ldr	r0, [pc, #368]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003382:	f008 fb55 	bl	800ba30 <HAL_TIM_Base_Init>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800338c:	f000 fba6 	bl	8003adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003394:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003396:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800339a:	4619      	mov	r1, r3
 800339c:	4855      	ldr	r0, [pc, #340]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800339e:	f009 fb35 	bl	800ca0c <HAL_TIM_ConfigClockSource>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80033a8:	f000 fb98 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80033ac:	4851      	ldr	r0, [pc, #324]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 80033ae:	f008 fd51 	bl	800be54 <HAL_TIM_PWM_Init>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80033b8:	f000 fb90 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80033bc:	484d      	ldr	r0, [pc, #308]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 80033be:	f008 fb8e 	bl	800bade <HAL_TIM_OC_Init>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80033c8:	f000 fb88 	bl	8003adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033cc:	2300      	movs	r3, #0
 80033ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80033d0:	2300      	movs	r3, #0
 80033d2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033d4:	2300      	movs	r3, #0
 80033d6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80033dc:	4619      	mov	r1, r3
 80033de:	4845      	ldr	r0, [pc, #276]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 80033e0:	f00a f9d2 	bl	800d788 <HAL_TIMEx_MasterConfigSynchronization>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 80033ea:	f000 fb77 	bl	8003adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ee:	2360      	movs	r3, #96	@ 0x60
 80033f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033f6:	2300      	movs	r3, #0
 80033f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033fa:	2300      	movs	r3, #0
 80033fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80033fe:	2304      	movs	r3, #4
 8003400:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003402:	2300      	movs	r3, #0
 8003404:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003406:	2300      	movs	r3, #0
 8003408:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800340a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800340e:	2200      	movs	r2, #0
 8003410:	4619      	mov	r1, r3
 8003412:	4838      	ldr	r0, [pc, #224]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003414:	f009 f9e6 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800341e:	f000 fb5d 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003422:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003426:	2204      	movs	r2, #4
 8003428:	4619      	mov	r1, r3
 800342a:	4832      	ldr	r0, [pc, #200]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800342c:	f009 f9da 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8003436:	f000 fb51 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800343a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800343e:	2208      	movs	r2, #8
 8003440:	4619      	mov	r1, r3
 8003442:	482c      	ldr	r0, [pc, #176]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003444:	f009 f9ce 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 800344e:	f000 fb45 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003452:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003456:	220c      	movs	r2, #12
 8003458:	4619      	mov	r1, r3
 800345a:	4826      	ldr	r0, [pc, #152]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800345c:	f009 f9c2 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 8003466:	f000 fb39 	bl	8003adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800346a:	2300      	movs	r3, #0
 800346c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800346e:	2300      	movs	r3, #0
 8003470:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8003472:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003476:	2210      	movs	r2, #16
 8003478:	4619      	mov	r1, r3
 800347a:	481e      	ldr	r0, [pc, #120]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 800347c:	f009 f89c 	bl	800c5b8 <HAL_TIM_OC_ConfigChannel>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 8003486:	f000 fb29 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 800348a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800348e:	2214      	movs	r2, #20
 8003490:	4619      	mov	r1, r3
 8003492:	4818      	ldr	r0, [pc, #96]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 8003494:	f009 f890 	bl	800c5b8 <HAL_TIM_OC_ConfigChannel>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 800349e:	f000 fb1d 	bl	8003adc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80034a2:	2300      	movs	r3, #0
 80034a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80034a6:	2300      	movs	r3, #0
 80034a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80034b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80034bc:	2300      	movs	r3, #0
 80034be:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80034c0:	2300      	movs	r3, #0
 80034c2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80034c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80034ca:	2300      	movs	r3, #0
 80034cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034ce:	2300      	movs	r3, #0
 80034d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80034d2:	1d3b      	adds	r3, r7, #4
 80034d4:	4619      	mov	r1, r3
 80034d6:	4807      	ldr	r0, [pc, #28]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 80034d8:	f00a f9e4 	bl	800d8a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <MX_TIM1_Init+0x1d2>
  {
    Error_Handler();
 80034e2:	f000 fafb 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80034e6:	4803      	ldr	r0, [pc, #12]	@ (80034f4 <MX_TIM1_Init+0x1e0>)
 80034e8:	f000 fcda 	bl	8003ea0 <HAL_TIM_MspPostInit>

}
 80034ec:	bf00      	nop
 80034ee:	3768      	adds	r7, #104	@ 0x68
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	240006a0 	.word	0x240006a0
 80034f8:	40010000 	.word	0x40010000

080034fc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08e      	sub	sp, #56	@ 0x38
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003502:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	605a      	str	r2, [r3, #4]
 800350c:	609a      	str	r2, [r3, #8]
 800350e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003510:	f107 031c 	add.w	r3, r7, #28
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800351c:	463b      	mov	r3, r7
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	605a      	str	r2, [r3, #4]
 8003524:	609a      	str	r2, [r3, #8]
 8003526:	60da      	str	r2, [r3, #12]
 8003528:	611a      	str	r2, [r3, #16]
 800352a:	615a      	str	r2, [r3, #20]
 800352c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800352e:	4b3d      	ldr	r3, [pc, #244]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003530:	4a3d      	ldr	r2, [pc, #244]	@ (8003628 <MX_TIM4_Init+0x12c>)
 8003532:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8003534:	4b3b      	ldr	r3, [pc, #236]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003536:	224f      	movs	r2, #79	@ 0x4f
 8003538:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800353a:	4b3a      	ldr	r3, [pc, #232]	@ (8003624 <MX_TIM4_Init+0x128>)
 800353c:	2200      	movs	r2, #0
 800353e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003540:	4b38      	ldr	r3, [pc, #224]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003542:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003546:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003548:	4b36      	ldr	r3, [pc, #216]	@ (8003624 <MX_TIM4_Init+0x128>)
 800354a:	2200      	movs	r2, #0
 800354c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800354e:	4b35      	ldr	r3, [pc, #212]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003550:	2200      	movs	r2, #0
 8003552:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003554:	4833      	ldr	r0, [pc, #204]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003556:	f008 fa6b 	bl	800ba30 <HAL_TIM_Base_Init>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003560:	f000 fabc 	bl	8003adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003564:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003568:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800356a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800356e:	4619      	mov	r1, r3
 8003570:	482c      	ldr	r0, [pc, #176]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003572:	f009 fa4b 	bl	800ca0c <HAL_TIM_ConfigClockSource>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800357c:	f000 faae 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003580:	4828      	ldr	r0, [pc, #160]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003582:	f008 fc67 	bl	800be54 <HAL_TIM_PWM_Init>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800358c:	f000 faa6 	bl	8003adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003590:	2300      	movs	r3, #0
 8003592:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003594:	2300      	movs	r3, #0
 8003596:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003598:	f107 031c 	add.w	r3, r7, #28
 800359c:	4619      	mov	r1, r3
 800359e:	4821      	ldr	r0, [pc, #132]	@ (8003624 <MX_TIM4_Init+0x128>)
 80035a0:	f00a f8f2 	bl	800d788 <HAL_TIMEx_MasterConfigSynchronization>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80035aa:	f000 fa97 	bl	8003adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035ae:	2360      	movs	r3, #96	@ 0x60
 80035b0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80035b2:	2300      	movs	r3, #0
 80035b4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035be:	463b      	mov	r3, r7
 80035c0:	2200      	movs	r2, #0
 80035c2:	4619      	mov	r1, r3
 80035c4:	4817      	ldr	r0, [pc, #92]	@ (8003624 <MX_TIM4_Init+0x128>)
 80035c6:	f009 f90d 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80035d0:	f000 fa84 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035d4:	463b      	mov	r3, r7
 80035d6:	2204      	movs	r2, #4
 80035d8:	4619      	mov	r1, r3
 80035da:	4812      	ldr	r0, [pc, #72]	@ (8003624 <MX_TIM4_Init+0x128>)
 80035dc:	f009 f902 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80035e6:	f000 fa79 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035ea:	463b      	mov	r3, r7
 80035ec:	2208      	movs	r2, #8
 80035ee:	4619      	mov	r1, r3
 80035f0:	480c      	ldr	r0, [pc, #48]	@ (8003624 <MX_TIM4_Init+0x128>)
 80035f2:	f009 f8f7 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80035fc:	f000 fa6e 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003600:	463b      	mov	r3, r7
 8003602:	220c      	movs	r2, #12
 8003604:	4619      	mov	r1, r3
 8003606:	4807      	ldr	r0, [pc, #28]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003608:	f009 f8ec 	bl	800c7e4 <HAL_TIM_PWM_ConfigChannel>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8003612:	f000 fa63 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003616:	4803      	ldr	r0, [pc, #12]	@ (8003624 <MX_TIM4_Init+0x128>)
 8003618:	f000 fc42 	bl	8003ea0 <HAL_TIM_MspPostInit>

}
 800361c:	bf00      	nop
 800361e:	3738      	adds	r7, #56	@ 0x38
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	240006ec 	.word	0x240006ec
 8003628:	40000800 	.word	0x40000800

0800362c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b092      	sub	sp, #72	@ 0x48
 8003630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003632:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003640:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	605a      	str	r2, [r3, #4]
 800364a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800364c:	f107 031c 	add.w	r3, r7, #28
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	605a      	str	r2, [r3, #4]
 8003656:	609a      	str	r2, [r3, #8]
 8003658:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800365a:	463b      	mov	r3, r7
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
 8003668:	615a      	str	r2, [r3, #20]
 800366a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800366c:	4b3f      	ldr	r3, [pc, #252]	@ (800376c <MX_TIM5_Init+0x140>)
 800366e:	4a40      	ldr	r2, [pc, #256]	@ (8003770 <MX_TIM5_Init+0x144>)
 8003670:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003672:	4b3e      	ldr	r3, [pc, #248]	@ (800376c <MX_TIM5_Init+0x140>)
 8003674:	224f      	movs	r2, #79	@ 0x4f
 8003676:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003678:	4b3c      	ldr	r3, [pc, #240]	@ (800376c <MX_TIM5_Init+0x140>)
 800367a:	2200      	movs	r2, #0
 800367c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 800367e:	4b3b      	ldr	r3, [pc, #236]	@ (800376c <MX_TIM5_Init+0x140>)
 8003680:	f04f 32ff 	mov.w	r2, #4294967295
 8003684:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003686:	4b39      	ldr	r3, [pc, #228]	@ (800376c <MX_TIM5_Init+0x140>)
 8003688:	2200      	movs	r2, #0
 800368a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800368c:	4b37      	ldr	r3, [pc, #220]	@ (800376c <MX_TIM5_Init+0x140>)
 800368e:	2200      	movs	r2, #0
 8003690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003692:	4836      	ldr	r0, [pc, #216]	@ (800376c <MX_TIM5_Init+0x140>)
 8003694:	f008 f9cc 	bl	800ba30 <HAL_TIM_Base_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800369e:	f000 fa1d 	bl	8003adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80036a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80036ac:	4619      	mov	r1, r3
 80036ae:	482f      	ldr	r0, [pc, #188]	@ (800376c <MX_TIM5_Init+0x140>)
 80036b0:	f009 f9ac 	bl	800ca0c <HAL_TIM_ConfigClockSource>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80036ba:	f000 fa0f 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80036be:	482b      	ldr	r0, [pc, #172]	@ (800376c <MX_TIM5_Init+0x140>)
 80036c0:	f008 fcc0 	bl	800c044 <HAL_TIM_IC_Init>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 80036ca:	f000 fa07 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80036ce:	4827      	ldr	r0, [pc, #156]	@ (800376c <MX_TIM5_Init+0x140>)
 80036d0:	f008 fa05 	bl	800bade <HAL_TIM_OC_Init>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80036da:	f000 f9ff 	bl	8003adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036de:	2300      	movs	r3, #0
 80036e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036e2:	2300      	movs	r3, #0
 80036e4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80036e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036ea:	4619      	mov	r1, r3
 80036ec:	481f      	ldr	r0, [pc, #124]	@ (800376c <MX_TIM5_Init+0x140>)
 80036ee:	f00a f84b 	bl	800d788 <HAL_TIMEx_MasterConfigSynchronization>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80036f8:	f000 f9f0 	bl	8003adc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003700:	2301      	movs	r3, #1
 8003702:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003704:	2300      	movs	r3, #0
 8003706:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8003708:	2300      	movs	r3, #0
 800370a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800370c:	f107 031c 	add.w	r3, r7, #28
 8003710:	2200      	movs	r2, #0
 8003712:	4619      	mov	r1, r3
 8003714:	4815      	ldr	r0, [pc, #84]	@ (800376c <MX_TIM5_Init+0x140>)
 8003716:	f008 ffc9 	bl	800c6ac <HAL_TIM_IC_ConfigChannel>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8003720:	f000 f9dc 	bl	8003adc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003724:	f107 031c 	add.w	r3, r7, #28
 8003728:	2204      	movs	r2, #4
 800372a:	4619      	mov	r1, r3
 800372c:	480f      	ldr	r0, [pc, #60]	@ (800376c <MX_TIM5_Init+0x140>)
 800372e:	f008 ffbd 	bl	800c6ac <HAL_TIM_IC_ConfigChannel>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8003738:	f000 f9d0 	bl	8003adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800373c:	2300      	movs	r3, #0
 800373e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003740:	2300      	movs	r3, #0
 8003742:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003744:	2300      	movs	r3, #0
 8003746:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800374c:	463b      	mov	r3, r7
 800374e:	2208      	movs	r2, #8
 8003750:	4619      	mov	r1, r3
 8003752:	4806      	ldr	r0, [pc, #24]	@ (800376c <MX_TIM5_Init+0x140>)
 8003754:	f008 ff30 	bl	800c5b8 <HAL_TIM_OC_ConfigChannel>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 800375e:	f000 f9bd 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003762:	bf00      	nop
 8003764:	3748      	adds	r7, #72	@ 0x48
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	24000738 	.word	0x24000738
 8003770:	40000c00 	.word	0x40000c00

08003774 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003778:	4b22      	ldr	r3, [pc, #136]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 800377a:	4a23      	ldr	r2, [pc, #140]	@ (8003808 <MX_USART1_UART_Init+0x94>)
 800377c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800377e:	4b21      	ldr	r3, [pc, #132]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 8003780:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003784:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003786:	4b1f      	ldr	r3, [pc, #124]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 8003788:	2200      	movs	r2, #0
 800378a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800378c:	4b1d      	ldr	r3, [pc, #116]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 800378e:	2200      	movs	r2, #0
 8003790:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003792:	4b1c      	ldr	r3, [pc, #112]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 8003794:	2200      	movs	r2, #0
 8003796:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003798:	4b1a      	ldr	r3, [pc, #104]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 800379a:	220c      	movs	r2, #12
 800379c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800379e:	4b19      	ldr	r3, [pc, #100]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037a4:	4b17      	ldr	r3, [pc, #92]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037aa:	4b16      	ldr	r3, [pc, #88]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80037b0:	4b14      	ldr	r3, [pc, #80]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80037b6:	4b13      	ldr	r3, [pc, #76]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037bc:	4811      	ldr	r0, [pc, #68]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037be:	f00a f90d 	bl	800d9dc <HAL_UART_Init>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80037c8:	f000 f988 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037cc:	2100      	movs	r1, #0
 80037ce:	480d      	ldr	r0, [pc, #52]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037d0:	f00c feaf 	bl	8010532 <HAL_UARTEx_SetTxFifoThreshold>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80037da:	f000 f97f 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037de:	2100      	movs	r1, #0
 80037e0:	4808      	ldr	r0, [pc, #32]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037e2:	f00c fee4 	bl	80105ae <HAL_UARTEx_SetRxFifoThreshold>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80037ec:	f000 f976 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80037f0:	4804      	ldr	r0, [pc, #16]	@ (8003804 <MX_USART1_UART_Init+0x90>)
 80037f2:	f00c fe65 	bl	80104c0 <HAL_UARTEx_DisableFifoMode>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80037fc:	f000 f96e 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003800:	bf00      	nop
 8003802:	bd80      	pop	{r7, pc}
 8003804:	24000784 	.word	0x24000784
 8003808:	40011000 	.word	0x40011000

0800380c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003810:	4b22      	ldr	r3, [pc, #136]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003812:	4a23      	ldr	r2, [pc, #140]	@ (80038a0 <MX_USART3_UART_Init+0x94>)
 8003814:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003816:	4b21      	ldr	r3, [pc, #132]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800381c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800381e:	4b1f      	ldr	r3, [pc, #124]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003820:	2200      	movs	r2, #0
 8003822:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003824:	4b1d      	ldr	r3, [pc, #116]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003826:	2200      	movs	r2, #0
 8003828:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800382a:	4b1c      	ldr	r3, [pc, #112]	@ (800389c <MX_USART3_UART_Init+0x90>)
 800382c:	2200      	movs	r2, #0
 800382e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003830:	4b1a      	ldr	r3, [pc, #104]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003832:	220c      	movs	r2, #12
 8003834:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003836:	4b19      	ldr	r3, [pc, #100]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003838:	2200      	movs	r2, #0
 800383a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800383c:	4b17      	ldr	r3, [pc, #92]	@ (800389c <MX_USART3_UART_Init+0x90>)
 800383e:	2200      	movs	r2, #0
 8003840:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003842:	4b16      	ldr	r3, [pc, #88]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003844:	2200      	movs	r2, #0
 8003846:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003848:	4b14      	ldr	r3, [pc, #80]	@ (800389c <MX_USART3_UART_Init+0x90>)
 800384a:	2200      	movs	r2, #0
 800384c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800384e:	4b13      	ldr	r3, [pc, #76]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003850:	2200      	movs	r2, #0
 8003852:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003854:	4811      	ldr	r0, [pc, #68]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003856:	f00a f8c1 	bl	800d9dc <HAL_UART_Init>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003860:	f000 f93c 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003864:	2100      	movs	r1, #0
 8003866:	480d      	ldr	r0, [pc, #52]	@ (800389c <MX_USART3_UART_Init+0x90>)
 8003868:	f00c fe63 	bl	8010532 <HAL_UARTEx_SetTxFifoThreshold>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003872:	f000 f933 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003876:	2100      	movs	r1, #0
 8003878:	4808      	ldr	r0, [pc, #32]	@ (800389c <MX_USART3_UART_Init+0x90>)
 800387a:	f00c fe98 	bl	80105ae <HAL_UARTEx_SetRxFifoThreshold>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003884:	f000 f92a 	bl	8003adc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003888:	4804      	ldr	r0, [pc, #16]	@ (800389c <MX_USART3_UART_Init+0x90>)
 800388a:	f00c fe19 	bl	80104c0 <HAL_UARTEx_DisableFifoMode>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003894:	f000 f922 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003898:	bf00      	nop
 800389a:	bd80      	pop	{r7, pc}
 800389c:	24000818 	.word	0x24000818
 80038a0:	40004800 	.word	0x40004800

080038a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038aa:	4b28      	ldr	r3, [pc, #160]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038b0:	4a26      	ldr	r2, [pc, #152]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038b2:	f043 0304 	orr.w	r3, r3, #4
 80038b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038ba:	4b24      	ldr	r3, [pc, #144]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	617b      	str	r3, [r7, #20]
 80038c6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c8:	4b20      	ldr	r3, [pc, #128]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038ce:	4a1f      	ldr	r2, [pc, #124]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038d8:	4b1c      	ldr	r3, [pc, #112]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038e6:	4b19      	ldr	r3, [pc, #100]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038ec:	4a17      	ldr	r2, [pc, #92]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038ee:	f043 0310 	orr.w	r3, r3, #16
 80038f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038f6:	4b15      	ldr	r3, [pc, #84]	@ (800394c <MX_GPIO_Init+0xa8>)
 80038f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038fc:	f003 0310 	and.w	r3, r3, #16
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003904:	4b11      	ldr	r3, [pc, #68]	@ (800394c <MX_GPIO_Init+0xa8>)
 8003906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800390a:	4a10      	ldr	r2, [pc, #64]	@ (800394c <MX_GPIO_Init+0xa8>)
 800390c:	f043 0302 	orr.w	r3, r3, #2
 8003910:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003914:	4b0d      	ldr	r3, [pc, #52]	@ (800394c <MX_GPIO_Init+0xa8>)
 8003916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	60bb      	str	r3, [r7, #8]
 8003920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003922:	4b0a      	ldr	r3, [pc, #40]	@ (800394c <MX_GPIO_Init+0xa8>)
 8003924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003928:	4a08      	ldr	r2, [pc, #32]	@ (800394c <MX_GPIO_Init+0xa8>)
 800392a:	f043 0308 	orr.w	r3, r3, #8
 800392e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003932:	4b06      	ldr	r3, [pc, #24]	@ (800394c <MX_GPIO_Init+0xa8>)
 8003934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	607b      	str	r3, [r7, #4]
 800393e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003940:	bf00      	nop
 8003942:	371c      	adds	r7, #28
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	58024400 	.word	0x58024400

08003950 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */
void TIM1_Init_Config(void) {
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8003954:	4b13      	ldr	r3, [pc, #76]	@ (80039a4 <TIM1_Init_Config+0x54>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2200      	movs	r2, #0
 800395a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800395c:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <TIM1_Init_Config+0x54>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2200      	movs	r2, #0
 8003962:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8003964:	4b0f      	ldr	r3, [pc, #60]	@ (80039a4 <TIM1_Init_Config+0x54>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2200      	movs	r2, #0
 800396a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800396c:	4b0d      	ldr	r3, [pc, #52]	@ (80039a4 <TIM1_Init_Config+0x54>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2200      	movs	r2, #0
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <TIM1_Init_Config+0x54>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800397a:	4b0a      	ldr	r3, [pc, #40]	@ (80039a4 <TIM1_Init_Config+0x54>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	320a      	adds	r2, #10
 8003980:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8003982:	2110      	movs	r1, #16
 8003984:	4807      	ldr	r0, [pc, #28]	@ (80039a4 <TIM1_Init_Config+0x54>)
 8003986:	f008 f90b 	bl	800bba0 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 800398a:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <TIM1_Init_Config+0x54>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003990:	4b04      	ldr	r3, [pc, #16]	@ (80039a4 <TIM1_Init_Config+0x54>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	320a      	adds	r2, #10
 8003996:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 8003998:	2114      	movs	r1, #20
 800399a:	4802      	ldr	r0, [pc, #8]	@ (80039a4 <TIM1_Init_Config+0x54>)
 800399c:	f008 f900 	bl	800bba0 <HAL_TIM_OC_Start_IT>
}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	240006a0 	.word	0x240006a0

080039a8 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80039ac:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <TIM4_Init_Config+0x30>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2200      	movs	r2, #0
 80039b2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 80039b4:	4b08      	ldr	r3, [pc, #32]	@ (80039d8 <TIM4_Init_Config+0x30>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2200      	movs	r2, #0
 80039ba:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80039bc:	4b06      	ldr	r3, [pc, #24]	@ (80039d8 <TIM4_Init_Config+0x30>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2200      	movs	r2, #0
 80039c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80039c4:	4b04      	ldr	r3, [pc, #16]	@ (80039d8 <TIM4_Init_Config+0x30>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2200      	movs	r2, #0
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	240006ec 	.word	0x240006ec

080039dc <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80039e0:	2100      	movs	r1, #0
 80039e2:	480a      	ldr	r0, [pc, #40]	@ (8003a0c <TIM5_Init_Config+0x30>)
 80039e4:	f008 fb90 	bl	800c108 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80039e8:	2104      	movs	r1, #4
 80039ea:	4808      	ldr	r0, [pc, #32]	@ (8003a0c <TIM5_Init_Config+0x30>)
 80039ec:	f008 fb8c 	bl	800c108 <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 80039f0:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <TIM5_Init_Config+0x30>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039f6:	4b05      	ldr	r3, [pc, #20]	@ (8003a0c <TIM5_Init_Config+0x30>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	320a      	adds	r2, #10
 80039fc:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 80039fe:	2108      	movs	r1, #8
 8003a00:	4802      	ldr	r0, [pc, #8]	@ (8003a0c <TIM5_Init_Config+0x30>)
 8003a02:	f008 f8cd 	bl	800bba0 <HAL_TIM_OC_Start_IT>
}
 8003a06:	bf00      	nop
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	24000738 	.word	0x24000738

08003a10 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a04      	ldr	r2, [pc, #16]	@ (8003a30 <HAL_UART_RxCpltCallback+0x20>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d101      	bne.n	8003a26 <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 8003a22:	f7fe faab 	bl	8001f7c <PROTOCOL_RX_Callback>
	}
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40011000 	.word	0x40011000

08003a34 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a04      	ldr	r2, [pc, #16]	@ (8003a54 <HAL_UART_TxCpltCallback+0x20>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d101      	bne.n	8003a4a <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 8003a46:	f7fe fac3 	bl	8001fd0 <PROTOCOL_TX_Callback>
	}
}
 8003a4a:	bf00      	nop
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40011000 	.word	0x40011000

08003a58 <_write>:

int _write(int file, char *ptr, int len) {
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a6c:	68b9      	ldr	r1, [r7, #8]
 8003a6e:	4804      	ldr	r0, [pc, #16]	@ (8003a80 <_write+0x28>)
 8003a70:	f00a f804 	bl	800da7c <HAL_UART_Transmit>
	return len;
 8003a74:	687b      	ldr	r3, [r7, #4]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	24000818 	.word	0x24000818

08003a84 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003a8a:	463b      	mov	r3, r7
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	609a      	str	r2, [r3, #8]
 8003a94:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003a96:	f002 fc33 	bl	8006300 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003aa6:	231f      	movs	r3, #31
 8003aa8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003aaa:	2387      	movs	r3, #135	@ 0x87
 8003aac:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003aba:	2301      	movs	r3, #1
 8003abc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003ac6:	463b      	mov	r3, r7
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f002 fc51 	bl	8006370 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003ace:	2004      	movs	r0, #4
 8003ad0:	f002 fc2e 	bl	8006330 <HAL_MPU_Enable>

}
 8003ad4:	bf00      	nop
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ae0:	b672      	cpsid	i
}
 8003ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003ae4:	bf00      	nop
 8003ae6:	e7fd      	b.n	8003ae4 <Error_Handler+0x8>

08003ae8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aee:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <HAL_MspInit+0x30>)
 8003af0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003af4:	4a08      	ldr	r2, [pc, #32]	@ (8003b18 <HAL_MspInit+0x30>)
 8003af6:	f043 0302 	orr.w	r3, r3, #2
 8003afa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003afe:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <HAL_MspInit+0x30>)
 8003b00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	607b      	str	r3, [r7, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	58024400 	.word	0x58024400

08003b1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b0ba      	sub	sp, #232	@ 0xe8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b24:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	60da      	str	r2, [r3, #12]
 8003b32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b34:	f107 0310 	add.w	r3, r7, #16
 8003b38:	22c0      	movs	r2, #192	@ 0xc0
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f00d fd7d 	bl	801163c <memset>
  if(hadc->Instance==ADC1)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a2b      	ldr	r2, [pc, #172]	@ (8003bf4 <HAL_ADC_MspInit+0xd8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d14f      	bne.n	8003bec <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b4c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8003b58:	2320      	movs	r3, #32
 8003b5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8003b5c:	2396      	movs	r3, #150	@ 0x96
 8003b5e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003b60:	2302      	movs	r3, #2
 8003b62:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003b64:	2302      	movs	r3, #2
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003b68:	2302      	movs	r3, #2
 8003b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003b70:	2320      	movs	r3, #32
 8003b72:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8003b74:	2300      	movs	r3, #0
 8003b76:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b7e:	f107 0310 	add.w	r3, r7, #16
 8003b82:	4618      	mov	r0, r3
 8003b84:	f005 fa56 	bl	8009034 <HAL_RCCEx_PeriphCLKConfig>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8003b8e:	f7ff ffa5 	bl	8003adc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003b92:	4b19      	ldr	r3, [pc, #100]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003b94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b98:	4a17      	ldr	r2, [pc, #92]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003b9a:	f043 0320 	orr.w	r3, r3, #32
 8003b9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003ba2:	4b15      	ldr	r3, [pc, #84]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003ba4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb0:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bb6:	4a10      	ldr	r2, [pc, #64]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003bb8:	f043 0304 	orr.w	r3, r3, #4
 8003bbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf8 <HAL_ADC_MspInit+0xdc>)
 8003bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 8003be0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003be4:	4619      	mov	r1, r3
 8003be6:	4805      	ldr	r0, [pc, #20]	@ (8003bfc <HAL_ADC_MspInit+0xe0>)
 8003be8:	f003 f966 	bl	8006eb8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003bec:	bf00      	nop
 8003bee:	37e8      	adds	r7, #232	@ 0xe8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40022000 	.word	0x40022000
 8003bf8:	58024400 	.word	0x58024400
 8003bfc:	58020800 	.word	0x58020800

08003c00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b0bc      	sub	sp, #240	@ 0xf0
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c08:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	605a      	str	r2, [r3, #4]
 8003c12:	609a      	str	r2, [r3, #8]
 8003c14:	60da      	str	r2, [r3, #12]
 8003c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c18:	f107 0318 	add.w	r3, r7, #24
 8003c1c:	22c0      	movs	r2, #192	@ 0xc0
 8003c1e:	2100      	movs	r1, #0
 8003c20:	4618      	mov	r0, r3
 8003c22:	f00d fd0b 	bl	801163c <memset>
  if(hi2c->Instance==I2C1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a4d      	ldr	r2, [pc, #308]	@ (8003d60 <HAL_I2C_MspInit+0x160>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d146      	bne.n	8003cbe <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c30:	f04f 0208 	mov.w	r2, #8
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c42:	f107 0318 	add.w	r3, r7, #24
 8003c46:	4618      	mov	r0, r3
 8003c48:	f005 f9f4 	bl	8009034 <HAL_RCCEx_PeriphCLKConfig>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003c52:	f7ff ff43 	bl	8003adc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c56:	4b43      	ldr	r3, [pc, #268]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c5c:	4a41      	ldr	r2, [pc, #260]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003c5e:	f043 0302 	orr.w	r3, r3, #2
 8003c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c66:	4b3f      	ldr	r3, [pc, #252]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c74:	23c0      	movs	r3, #192	@ 0xc0
 8003c76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c7a:	2312      	movs	r3, #18
 8003c7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c80:	2300      	movs	r3, #0
 8003c82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c86:	2300      	movs	r3, #0
 8003c88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c92:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c96:	4619      	mov	r1, r3
 8003c98:	4833      	ldr	r0, [pc, #204]	@ (8003d68 <HAL_I2C_MspInit+0x168>)
 8003c9a:	f003 f90d 	bl	8006eb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c9e:	4b31      	ldr	r3, [pc, #196]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003ca0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003ca6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003caa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cae:	4b2d      	ldr	r3, [pc, #180]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003cb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cb8:	613b      	str	r3, [r7, #16]
 8003cba:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003cbc:	e04b      	b.n	8003d56 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a2a      	ldr	r2, [pc, #168]	@ (8003d6c <HAL_I2C_MspInit+0x16c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d146      	bne.n	8003d56 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003cc8:	f04f 0208 	mov.w	r2, #8
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cda:	f107 0318 	add.w	r3, r7, #24
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f005 f9a8 	bl	8009034 <HAL_RCCEx_PeriphCLKConfig>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8003cea:	f7ff fef7 	bl	8003adc <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cee:	4b1d      	ldr	r3, [pc, #116]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003cf6:	f043 0302 	orr.w	r3, r3, #2
 8003cfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cfe:	4b19      	ldr	r3, [pc, #100]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003d0c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003d10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d14:	2312      	movs	r3, #18
 8003d16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d20:	2300      	movs	r3, #0
 8003d22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003d26:	2304      	movs	r3, #4
 8003d28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003d30:	4619      	mov	r1, r3
 8003d32:	480d      	ldr	r0, [pc, #52]	@ (8003d68 <HAL_I2C_MspInit+0x168>)
 8003d34:	f003 f8c0 	bl	8006eb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003d3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d3e:	4a09      	ldr	r2, [pc, #36]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003d40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d48:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <HAL_I2C_MspInit+0x164>)
 8003d4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d52:	60bb      	str	r3, [r7, #8]
 8003d54:	68bb      	ldr	r3, [r7, #8]
}
 8003d56:	bf00      	nop
 8003d58:	37f0      	adds	r7, #240	@ 0xf0
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	40005400 	.word	0x40005400
 8003d64:	58024400 	.word	0x58024400
 8003d68:	58020400 	.word	0x58020400
 8003d6c:	40005800 	.word	0x40005800

08003d70 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08c      	sub	sp, #48	@ 0x30
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d78:	f107 031c 	add.w	r3, r7, #28
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	605a      	str	r2, [r3, #4]
 8003d82:	609a      	str	r2, [r3, #8]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a3f      	ldr	r2, [pc, #252]	@ (8003e8c <HAL_TIM_Base_MspInit+0x11c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d11f      	bne.n	8003dd2 <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d92:	4b3f      	ldr	r3, [pc, #252]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003d94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d98:	4a3d      	ldr	r2, [pc, #244]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003da2:	4b3b      	ldr	r3, [pc, #236]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	61bb      	str	r3, [r7, #24]
 8003dae:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003db0:	2200      	movs	r2, #0
 8003db2:	2100      	movs	r1, #0
 8003db4:	2019      	movs	r0, #25
 8003db6:	f002 fa6e 	bl	8006296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003dba:	2019      	movs	r0, #25
 8003dbc:	f002 fa85 	bl	80062ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	201b      	movs	r0, #27
 8003dc6:	f002 fa66 	bl	8006296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003dca:	201b      	movs	r0, #27
 8003dcc:	f002 fa7d 	bl	80062ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003dd0:	e057      	b.n	8003e82 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8003e94 <HAL_TIM_Base_MspInit+0x124>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d117      	bne.n	8003e0c <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003dde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003de2:	4a2b      	ldr	r2, [pc, #172]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003de4:	f043 0304 	orr.w	r3, r3, #4
 8003de8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003dec:	4b28      	ldr	r3, [pc, #160]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003dee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	201e      	movs	r0, #30
 8003e00:	f002 fa49 	bl	8006296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003e04:	201e      	movs	r0, #30
 8003e06:	f002 fa60 	bl	80062ca <HAL_NVIC_EnableIRQ>
}
 8003e0a:	e03a      	b.n	8003e82 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a21      	ldr	r2, [pc, #132]	@ (8003e98 <HAL_TIM_Base_MspInit+0x128>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d135      	bne.n	8003e82 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003e16:	4b1e      	ldr	r3, [pc, #120]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e1e:	f043 0308 	orr.w	r3, r3, #8
 8003e22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003e26:	4b1a      	ldr	r3, [pc, #104]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	613b      	str	r3, [r7, #16]
 8003e32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e34:	4b16      	ldr	r3, [pc, #88]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e3a:	4a15      	ldr	r2, [pc, #84]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
 8003e40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e44:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <HAL_TIM_Base_MspInit+0x120>)
 8003e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 8003e52:	2303      	movs	r3, #3
 8003e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e56:	2302      	movs	r3, #2
 8003e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003e62:	2302      	movs	r3, #2
 8003e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e66:	f107 031c 	add.w	r3, r7, #28
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	480b      	ldr	r0, [pc, #44]	@ (8003e9c <HAL_TIM_Base_MspInit+0x12c>)
 8003e6e:	f003 f823 	bl	8006eb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003e72:	2200      	movs	r2, #0
 8003e74:	2100      	movs	r1, #0
 8003e76:	2032      	movs	r0, #50	@ 0x32
 8003e78:	f002 fa0d 	bl	8006296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003e7c:	2032      	movs	r0, #50	@ 0x32
 8003e7e:	f002 fa24 	bl	80062ca <HAL_NVIC_EnableIRQ>
}
 8003e82:	bf00      	nop
 8003e84:	3730      	adds	r7, #48	@ 0x30
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	58024400 	.word	0x58024400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00
 8003e9c:	58020000 	.word	0x58020000

08003ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	@ 0x28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea8:	f107 0314 	add.w	r3, r7, #20
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	609a      	str	r2, [r3, #8]
 8003eb4:	60da      	str	r2, [r3, #12]
 8003eb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a26      	ldr	r2, [pc, #152]	@ (8003f58 <HAL_TIM_MspPostInit+0xb8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d120      	bne.n	8003f04 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ec2:	4b26      	ldr	r3, [pc, #152]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ec8:	4a24      	ldr	r2, [pc, #144]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003eca:	f043 0310 	orr.w	r3, r3, #16
 8003ece:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ed2:	4b22      	ldr	r3, [pc, #136]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8003ee0:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ef6:	f107 0314 	add.w	r3, r7, #20
 8003efa:	4619      	mov	r1, r3
 8003efc:	4818      	ldr	r0, [pc, #96]	@ (8003f60 <HAL_TIM_MspPostInit+0xc0>)
 8003efe:	f002 ffdb 	bl	8006eb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003f02:	e024      	b.n	8003f4e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a16      	ldr	r2, [pc, #88]	@ (8003f64 <HAL_TIM_MspPostInit+0xc4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d11f      	bne.n	8003f4e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f0e:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f14:	4a11      	ldr	r2, [pc, #68]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003f16:	f043 0308 	orr.w	r3, r3, #8
 8003f1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f5c <HAL_TIM_MspPostInit+0xbc>)
 8003f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8003f2c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f32:	2302      	movs	r3, #2
 8003f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f3e:	2302      	movs	r3, #2
 8003f40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f42:	f107 0314 	add.w	r3, r7, #20
 8003f46:	4619      	mov	r1, r3
 8003f48:	4807      	ldr	r0, [pc, #28]	@ (8003f68 <HAL_TIM_MspPostInit+0xc8>)
 8003f4a:	f002 ffb5 	bl	8006eb8 <HAL_GPIO_Init>
}
 8003f4e:	bf00      	nop
 8003f50:	3728      	adds	r7, #40	@ 0x28
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	58024400 	.word	0x58024400
 8003f60:	58021000 	.word	0x58021000
 8003f64:	40000800 	.word	0x40000800
 8003f68:	58020c00 	.word	0x58020c00

08003f6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b0bc      	sub	sp, #240	@ 0xf0
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f74:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	609a      	str	r2, [r3, #8]
 8003f80:	60da      	str	r2, [r3, #12]
 8003f82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f84:	f107 0318 	add.w	r3, r7, #24
 8003f88:	22c0      	movs	r2, #192	@ 0xc0
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f00d fb55 	bl	801163c <memset>
  if(huart->Instance==USART1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a51      	ldr	r2, [pc, #324]	@ (80040dc <HAL_UART_MspInit+0x170>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d14f      	bne.n	800403c <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003f9c:	f04f 0201 	mov.w	r2, #1
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8003fa8:	2318      	movs	r3, #24
 8003faa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fae:	f107 0318 	add.w	r3, r7, #24
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f005 f83e 	bl	8009034 <HAL_RCCEx_PeriphCLKConfig>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003fbe:	f7ff fd8d 	bl	8003adc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003fc2:	4b47      	ldr	r3, [pc, #284]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003fc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fc8:	4a45      	ldr	r2, [pc, #276]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003fca:	f043 0310 	orr.w	r3, r3, #16
 8003fce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fd2:	4b43      	ldr	r3, [pc, #268]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fd8:	f003 0310 	and.w	r3, r3, #16
 8003fdc:	617b      	str	r3, [r7, #20]
 8003fde:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003fe8:	f043 0302 	orr.w	r3, r3, #2
 8003fec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ff0:	4b3b      	ldr	r3, [pc, #236]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8003ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	613b      	str	r3, [r7, #16]
 8003ffc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003ffe:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004002:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004006:	2302      	movs	r3, #2
 8004008:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400c:	2300      	movs	r3, #0
 800400e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004012:	2300      	movs	r3, #0
 8004014:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004018:	2304      	movs	r3, #4
 800401a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004022:	4619      	mov	r1, r3
 8004024:	482f      	ldr	r0, [pc, #188]	@ (80040e4 <HAL_UART_MspInit+0x178>)
 8004026:	f002 ff47 	bl	8006eb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800402a:	2200      	movs	r2, #0
 800402c:	2100      	movs	r1, #0
 800402e:	2025      	movs	r0, #37	@ 0x25
 8004030:	f002 f931 	bl	8006296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004034:	2025      	movs	r0, #37	@ 0x25
 8004036:	f002 f948 	bl	80062ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800403a:	e04b      	b.n	80040d4 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a29      	ldr	r2, [pc, #164]	@ (80040e8 <HAL_UART_MspInit+0x17c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d146      	bne.n	80040d4 <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004046:	f04f 0202 	mov.w	r2, #2
 800404a:	f04f 0300 	mov.w	r3, #0
 800404e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004052:	2300      	movs	r3, #0
 8004054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004058:	f107 0318 	add.w	r3, r7, #24
 800405c:	4618      	mov	r0, r3
 800405e:	f004 ffe9 	bl	8009034 <HAL_RCCEx_PeriphCLKConfig>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <HAL_UART_MspInit+0x100>
      Error_Handler();
 8004068:	f7ff fd38 	bl	8003adc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800406c:	4b1c      	ldr	r3, [pc, #112]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 800406e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004072:	4a1b      	ldr	r2, [pc, #108]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8004074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004078:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800407c:	4b18      	ldr	r3, [pc, #96]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 800407e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004082:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800408a:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 800408c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004090:	4a13      	ldr	r2, [pc, #76]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 8004092:	f043 0308 	orr.w	r3, r3, #8
 8004096:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800409a:	4b11      	ldr	r3, [pc, #68]	@ (80040e0 <HAL_UART_MspInit+0x174>)
 800409c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80040a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80040ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b0:	2302      	movs	r3, #2
 80040b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b6:	2300      	movs	r3, #0
 80040b8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040bc:	2300      	movs	r3, #0
 80040be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80040c2:	2307      	movs	r3, #7
 80040c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80040cc:	4619      	mov	r1, r3
 80040ce:	4807      	ldr	r0, [pc, #28]	@ (80040ec <HAL_UART_MspInit+0x180>)
 80040d0:	f002 fef2 	bl	8006eb8 <HAL_GPIO_Init>
}
 80040d4:	bf00      	nop
 80040d6:	37f0      	adds	r7, #240	@ 0xf0
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40011000 	.word	0x40011000
 80040e0:	58024400 	.word	0x58024400
 80040e4:	58020400 	.word	0x58020400
 80040e8:	40004800 	.word	0x40004800
 80040ec:	58020c00 	.word	0x58020c00

080040f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <NMI_Handler+0x4>

080040f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040fc:	bf00      	nop
 80040fe:	e7fd      	b.n	80040fc <HardFault_Handler+0x4>

08004100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004104:	bf00      	nop
 8004106:	e7fd      	b.n	8004104 <MemManage_Handler+0x4>

08004108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800410c:	bf00      	nop
 800410e:	e7fd      	b.n	800410c <BusFault_Handler+0x4>

08004110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004114:	bf00      	nop
 8004116:	e7fd      	b.n	8004114 <UsageFault_Handler+0x4>

08004118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800411c:	bf00      	nop
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004126:	b480      	push	{r7}
 8004128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800412a:	bf00      	nop
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004138:	bf00      	nop
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004146:	f000 fa35 	bl	80045b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800414a:	bf00      	nop
 800414c:	bd80      	pop	{r7, pc}
	...

08004150 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004154:	4802      	ldr	r0, [pc, #8]	@ (8004160 <TIM1_UP_IRQHandler+0x10>)
 8004156:	f008 f927 	bl	800c3a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	240006a0 	.word	0x240006a0

08004164 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004168:	4802      	ldr	r0, [pc, #8]	@ (8004174 <TIM1_CC_IRQHandler+0x10>)
 800416a:	f008 f91d 	bl	800c3a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800416e:	bf00      	nop
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	240006a0 	.word	0x240006a0

08004178 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800417c:	4802      	ldr	r0, [pc, #8]	@ (8004188 <TIM4_IRQHandler+0x10>)
 800417e:	f008 f913 	bl	800c3a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004182:	bf00      	nop
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	240006ec 	.word	0x240006ec

0800418c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004190:	4802      	ldr	r0, [pc, #8]	@ (800419c <USART1_IRQHandler+0x10>)
 8004192:	f009 fde1 	bl	800dd58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004196:	bf00      	nop
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	24000784 	.word	0x24000784

080041a0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80041a4:	4802      	ldr	r0, [pc, #8]	@ (80041b0 <TIM5_IRQHandler+0x10>)
 80041a6:	f008 f8ff 	bl	800c3a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80041aa:	bf00      	nop
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	24000738 	.word	0x24000738

080041b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  return 1;
 80041b8:	2301      	movs	r3, #1
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <_kill>:

int _kill(int pid, int sig)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80041ce:	f00d fabb 	bl	8011748 <__errno>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2216      	movs	r2, #22
 80041d6:	601a      	str	r2, [r3, #0]
  return -1;
 80041d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3708      	adds	r7, #8
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <_exit>:

void _exit (int status)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041ec:	f04f 31ff 	mov.w	r1, #4294967295
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7ff ffe7 	bl	80041c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041f6:	bf00      	nop
 80041f8:	e7fd      	b.n	80041f6 <_exit+0x12>

080041fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b086      	sub	sp, #24
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	e00a      	b.n	8004222 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800420c:	f3af 8000 	nop.w
 8004210:	4601      	mov	r1, r0
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	60ba      	str	r2, [r7, #8]
 8004218:	b2ca      	uxtb	r2, r1
 800421a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	3301      	adds	r3, #1
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	429a      	cmp	r2, r3
 8004228:	dbf0      	blt.n	800420c <_read+0x12>
  }

  return len;
 800422a:	687b      	ldr	r3, [r7, #4]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800423c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004240:	4618      	mov	r0, r3
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800425c:	605a      	str	r2, [r3, #4]
  return 0;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <_isatty>:

int _isatty(int file)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004274:	2301      	movs	r3, #1
}
 8004276:	4618      	mov	r0, r3
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004282:	b480      	push	{r7}
 8004284:	b085      	sub	sp, #20
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042a4:	4a14      	ldr	r2, [pc, #80]	@ (80042f8 <_sbrk+0x5c>)
 80042a6:	4b15      	ldr	r3, [pc, #84]	@ (80042fc <_sbrk+0x60>)
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042b0:	4b13      	ldr	r3, [pc, #76]	@ (8004300 <_sbrk+0x64>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d102      	bne.n	80042be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042b8:	4b11      	ldr	r3, [pc, #68]	@ (8004300 <_sbrk+0x64>)
 80042ba:	4a12      	ldr	r2, [pc, #72]	@ (8004304 <_sbrk+0x68>)
 80042bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042be:	4b10      	ldr	r3, [pc, #64]	@ (8004300 <_sbrk+0x64>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4413      	add	r3, r2
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d207      	bcs.n	80042dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042cc:	f00d fa3c 	bl	8011748 <__errno>
 80042d0:	4603      	mov	r3, r0
 80042d2:	220c      	movs	r2, #12
 80042d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042d6:	f04f 33ff 	mov.w	r3, #4294967295
 80042da:	e009      	b.n	80042f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042dc:	4b08      	ldr	r3, [pc, #32]	@ (8004300 <_sbrk+0x64>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042e2:	4b07      	ldr	r3, [pc, #28]	@ (8004300 <_sbrk+0x64>)
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4413      	add	r3, r2
 80042ea:	4a05      	ldr	r2, [pc, #20]	@ (8004300 <_sbrk+0x64>)
 80042ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042ee:	68fb      	ldr	r3, [r7, #12]
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	24080000 	.word	0x24080000
 80042fc:	00000400 	.word	0x00000400
 8004300:	240008c0 	.word	0x240008c0
 8004304:	24000a18 	.word	0x24000a18

08004308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800430c:	4b43      	ldr	r3, [pc, #268]	@ (800441c <SystemInit+0x114>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004312:	4a42      	ldr	r2, [pc, #264]	@ (800441c <SystemInit+0x114>)
 8004314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800431c:	4b40      	ldr	r3, [pc, #256]	@ (8004420 <SystemInit+0x118>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	2b06      	cmp	r3, #6
 8004326:	d807      	bhi.n	8004338 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004328:	4b3d      	ldr	r3, [pc, #244]	@ (8004420 <SystemInit+0x118>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f023 030f 	bic.w	r3, r3, #15
 8004330:	4a3b      	ldr	r2, [pc, #236]	@ (8004420 <SystemInit+0x118>)
 8004332:	f043 0307 	orr.w	r3, r3, #7
 8004336:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004338:	4b3a      	ldr	r3, [pc, #232]	@ (8004424 <SystemInit+0x11c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a39      	ldr	r2, [pc, #228]	@ (8004424 <SystemInit+0x11c>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004344:	4b37      	ldr	r3, [pc, #220]	@ (8004424 <SystemInit+0x11c>)
 8004346:	2200      	movs	r2, #0
 8004348:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800434a:	4b36      	ldr	r3, [pc, #216]	@ (8004424 <SystemInit+0x11c>)
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	4935      	ldr	r1, [pc, #212]	@ (8004424 <SystemInit+0x11c>)
 8004350:	4b35      	ldr	r3, [pc, #212]	@ (8004428 <SystemInit+0x120>)
 8004352:	4013      	ands	r3, r2
 8004354:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004356:	4b32      	ldr	r3, [pc, #200]	@ (8004420 <SystemInit+0x118>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004362:	4b2f      	ldr	r3, [pc, #188]	@ (8004420 <SystemInit+0x118>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f023 030f 	bic.w	r3, r3, #15
 800436a:	4a2d      	ldr	r2, [pc, #180]	@ (8004420 <SystemInit+0x118>)
 800436c:	f043 0307 	orr.w	r3, r3, #7
 8004370:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004372:	4b2c      	ldr	r3, [pc, #176]	@ (8004424 <SystemInit+0x11c>)
 8004374:	2200      	movs	r2, #0
 8004376:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004378:	4b2a      	ldr	r3, [pc, #168]	@ (8004424 <SystemInit+0x11c>)
 800437a:	2200      	movs	r2, #0
 800437c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800437e:	4b29      	ldr	r3, [pc, #164]	@ (8004424 <SystemInit+0x11c>)
 8004380:	2200      	movs	r2, #0
 8004382:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004384:	4b27      	ldr	r3, [pc, #156]	@ (8004424 <SystemInit+0x11c>)
 8004386:	4a29      	ldr	r2, [pc, #164]	@ (800442c <SystemInit+0x124>)
 8004388:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800438a:	4b26      	ldr	r3, [pc, #152]	@ (8004424 <SystemInit+0x11c>)
 800438c:	4a28      	ldr	r2, [pc, #160]	@ (8004430 <SystemInit+0x128>)
 800438e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004390:	4b24      	ldr	r3, [pc, #144]	@ (8004424 <SystemInit+0x11c>)
 8004392:	4a28      	ldr	r2, [pc, #160]	@ (8004434 <SystemInit+0x12c>)
 8004394:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004396:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <SystemInit+0x11c>)
 8004398:	2200      	movs	r2, #0
 800439a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800439c:	4b21      	ldr	r3, [pc, #132]	@ (8004424 <SystemInit+0x11c>)
 800439e:	4a25      	ldr	r2, [pc, #148]	@ (8004434 <SystemInit+0x12c>)
 80043a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80043a2:	4b20      	ldr	r3, [pc, #128]	@ (8004424 <SystemInit+0x11c>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80043a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004424 <SystemInit+0x11c>)
 80043aa:	4a22      	ldr	r2, [pc, #136]	@ (8004434 <SystemInit+0x12c>)
 80043ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80043ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004424 <SystemInit+0x11c>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80043b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004424 <SystemInit+0x11c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004424 <SystemInit+0x11c>)
 80043ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80043c0:	4b18      	ldr	r3, [pc, #96]	@ (8004424 <SystemInit+0x11c>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80043c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004438 <SystemInit+0x130>)
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	4b1c      	ldr	r3, [pc, #112]	@ (800443c <SystemInit+0x134>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043d2:	d202      	bcs.n	80043da <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80043d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <SystemInit+0x138>)
 80043d6:	2201      	movs	r2, #1
 80043d8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80043da:	4b12      	ldr	r3, [pc, #72]	@ (8004424 <SystemInit+0x11c>)
 80043dc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d113      	bne.n	8004410 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80043e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004424 <SystemInit+0x11c>)
 80043ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004424 <SystemInit+0x11c>)
 80043f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80043f8:	4b12      	ldr	r3, [pc, #72]	@ (8004444 <SystemInit+0x13c>)
 80043fa:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80043fe:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004400:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <SystemInit+0x11c>)
 8004402:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004406:	4a07      	ldr	r2, [pc, #28]	@ (8004424 <SystemInit+0x11c>)
 8004408:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800440c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004410:	bf00      	nop
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	e000ed00 	.word	0xe000ed00
 8004420:	52002000 	.word	0x52002000
 8004424:	58024400 	.word	0x58024400
 8004428:	eaf6ed7f 	.word	0xeaf6ed7f
 800442c:	02020200 	.word	0x02020200
 8004430:	01ff0000 	.word	0x01ff0000
 8004434:	01010280 	.word	0x01010280
 8004438:	5c001000 	.word	0x5c001000
 800443c:	ffff0000 	.word	0xffff0000
 8004440:	51008108 	.word	0x51008108
 8004444:	52004000 	.word	0x52004000

08004448 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800444c:	4b09      	ldr	r3, [pc, #36]	@ (8004474 <ExitRun0Mode+0x2c>)
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	4a08      	ldr	r2, [pc, #32]	@ (8004474 <ExitRun0Mode+0x2c>)
 8004452:	f043 0302 	orr.w	r3, r3, #2
 8004456:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004458:	bf00      	nop
 800445a:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <ExitRun0Mode+0x2c>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0f9      	beq.n	800445a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	58024800 	.word	0x58024800

08004478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004478:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80044b4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800447c:	f7ff ffe4 	bl	8004448 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004480:	f7ff ff42 	bl	8004308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004484:	480c      	ldr	r0, [pc, #48]	@ (80044b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004486:	490d      	ldr	r1, [pc, #52]	@ (80044bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004488:	4a0d      	ldr	r2, [pc, #52]	@ (80044c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800448a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800448c:	e002      	b.n	8004494 <LoopCopyDataInit>

0800448e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800448e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004492:	3304      	adds	r3, #4

08004494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004498:	d3f9      	bcc.n	800448e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800449a:	4a0a      	ldr	r2, [pc, #40]	@ (80044c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800449c:	4c0a      	ldr	r4, [pc, #40]	@ (80044c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800449e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044a0:	e001      	b.n	80044a6 <LoopFillZerobss>

080044a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044a4:	3204      	adds	r2, #4

080044a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044a8:	d3fb      	bcc.n	80044a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80044aa:	f00d f953 	bl	8011754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044ae:	f7fe fcc3 	bl	8002e38 <main>
  bx  lr
 80044b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044b4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80044b8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80044bc:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 80044c0:	080147e0 	.word	0x080147e0
  ldr r2, =_sbss
 80044c4:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 80044c8:	24000a14 	.word	0x24000a14

080044cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044cc:	e7fe      	b.n	80044cc <ADC3_IRQHandler>
	...

080044d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044d6:	2003      	movs	r0, #3
 80044d8:	f001 fed2 	bl	8006280 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80044dc:	f004 fbd4 	bl	8008c88 <HAL_RCC_GetSysClockFreq>
 80044e0:	4602      	mov	r2, r0
 80044e2:	4b15      	ldr	r3, [pc, #84]	@ (8004538 <HAL_Init+0x68>)
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	0a1b      	lsrs	r3, r3, #8
 80044e8:	f003 030f 	and.w	r3, r3, #15
 80044ec:	4913      	ldr	r1, [pc, #76]	@ (800453c <HAL_Init+0x6c>)
 80044ee:	5ccb      	ldrb	r3, [r1, r3]
 80044f0:	f003 031f 	and.w	r3, r3, #31
 80044f4:	fa22 f303 	lsr.w	r3, r2, r3
 80044f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80044fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004538 <HAL_Init+0x68>)
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	4a0e      	ldr	r2, [pc, #56]	@ (800453c <HAL_Init+0x6c>)
 8004504:	5cd3      	ldrb	r3, [r2, r3]
 8004506:	f003 031f 	and.w	r3, r3, #31
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
 8004510:	4a0b      	ldr	r2, [pc, #44]	@ (8004540 <HAL_Init+0x70>)
 8004512:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004514:	4a0b      	ldr	r2, [pc, #44]	@ (8004544 <HAL_Init+0x74>)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800451a:	200f      	movs	r0, #15
 800451c:	f000 f814 	bl	8004548 <HAL_InitTick>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e002      	b.n	8004530 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800452a:	f7ff fadd 	bl	8003ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	58024400 	.word	0x58024400
 800453c:	08014410 	.word	0x08014410
 8004540:	24000050 	.word	0x24000050
 8004544:	2400004c 	.word	0x2400004c

08004548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004550:	4b15      	ldr	r3, [pc, #84]	@ (80045a8 <HAL_InitTick+0x60>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e021      	b.n	80045a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800455c:	4b13      	ldr	r3, [pc, #76]	@ (80045ac <HAL_InitTick+0x64>)
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4b11      	ldr	r3, [pc, #68]	@ (80045a8 <HAL_InitTick+0x60>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	4619      	mov	r1, r3
 8004566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800456a:	fbb3 f3f1 	udiv	r3, r3, r1
 800456e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004572:	4618      	mov	r0, r3
 8004574:	f001 feb7 	bl	80062e6 <HAL_SYSTICK_Config>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e00e      	b.n	80045a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b0f      	cmp	r3, #15
 8004586:	d80a      	bhi.n	800459e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004588:	2200      	movs	r2, #0
 800458a:	6879      	ldr	r1, [r7, #4]
 800458c:	f04f 30ff 	mov.w	r0, #4294967295
 8004590:	f001 fe81 	bl	8006296 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004594:	4a06      	ldr	r2, [pc, #24]	@ (80045b0 <HAL_InitTick+0x68>)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	e000      	b.n	80045a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	24000058 	.word	0x24000058
 80045ac:	2400004c 	.word	0x2400004c
 80045b0:	24000054 	.word	0x24000054

080045b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80045b8:	4b06      	ldr	r3, [pc, #24]	@ (80045d4 <HAL_IncTick+0x20>)
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	461a      	mov	r2, r3
 80045be:	4b06      	ldr	r3, [pc, #24]	@ (80045d8 <HAL_IncTick+0x24>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4413      	add	r3, r2
 80045c4:	4a04      	ldr	r2, [pc, #16]	@ (80045d8 <HAL_IncTick+0x24>)
 80045c6:	6013      	str	r3, [r2, #0]
}
 80045c8:	bf00      	nop
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	24000058 	.word	0x24000058
 80045d8:	240008c4 	.word	0x240008c4

080045dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
  return uwTick;
 80045e0:	4b03      	ldr	r3, [pc, #12]	@ (80045f0 <HAL_GetTick+0x14>)
 80045e2:	681b      	ldr	r3, [r3, #0]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	240008c4 	.word	0x240008c4

080045f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045fc:	f7ff ffee 	bl	80045dc <HAL_GetTick>
 8004600:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d005      	beq.n	800461a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800460e:	4b0a      	ldr	r3, [pc, #40]	@ (8004638 <HAL_Delay+0x44>)
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4413      	add	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800461a:	bf00      	nop
 800461c:	f7ff ffde 	bl	80045dc <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	429a      	cmp	r2, r3
 800462a:	d8f7      	bhi.n	800461c <HAL_Delay+0x28>
  {
  }
}
 800462c:	bf00      	nop
 800462e:	bf00      	nop
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	24000058 	.word	0x24000058

0800463c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004640:	4b03      	ldr	r3, [pc, #12]	@ (8004650 <HAL_GetREVID+0x14>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	0c1b      	lsrs	r3, r3, #16
}
 8004646:	4618      	mov	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	5c001000 	.word	0x5c001000

08004654 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	609a      	str	r2, [r3, #8]
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	609a      	str	r2, [r3, #8]
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d107      	bne.n	80046e0 <LL_ADC_SetChannelPreselection+0x24>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	0e9b      	lsrs	r3, r3, #26
 80046d4:	f003 031f 	and.w	r3, r3, #31
 80046d8:	2201      	movs	r2, #1
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	e015      	b.n	800470c <LL_ADC_SetChannelPreselection+0x50>
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	fa93 f3a3 	rbit	r3, r3
 80046ea:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80046f6:	2320      	movs	r3, #32
 80046f8:	e003      	b.n	8004702 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	fab3 f383 	clz	r3, r3
 8004700:	b2db      	uxtb	r3, r3
 8004702:	f003 031f 	and.w	r3, r3, #31
 8004706:	2201      	movs	r2, #1
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	69d2      	ldr	r2, [r2, #28]
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8004716:	bf00      	nop
 8004718:	371c      	adds	r7, #28
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004722:	b480      	push	{r7}
 8004724:	b087      	sub	sp, #28
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
 800472e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	3360      	adds	r3, #96	@ 0x60
 8004734:	461a      	mov	r2, r3
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	4413      	add	r3, r2
 800473c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	430b      	orrs	r3, r1
 8004750:	431a      	orrs	r2, r3
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004756:	bf00      	nop
 8004758:	371c      	adds	r7, #28
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004762:	b480      	push	{r7}
 8004764:	b085      	sub	sp, #20
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f003 031f 	and.w	r3, r3, #31
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	fa01 f303 	lsl.w	r3, r1, r3
 8004782:	431a      	orrs	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	611a      	str	r2, [r3, #16]
}
 8004788:	bf00      	nop
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3360      	adds	r3, #96	@ 0x60
 80047a4:	461a      	mov	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	4413      	add	r3, r2
 80047ac:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	431a      	orrs	r2, r3
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	601a      	str	r2, [r3, #0]
  }
}
 80047be:	bf00      	nop
 80047c0:	371c      	adds	r7, #28
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b083      	sub	sp, #12
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b087      	sub	sp, #28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	3330      	adds	r3, #48	@ 0x30
 8004800:	461a      	mov	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	0a1b      	lsrs	r3, r3, #8
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	f003 030c 	and.w	r3, r3, #12
 800480c:	4413      	add	r3, r2
 800480e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f003 031f 	and.w	r3, r3, #31
 800481a:	211f      	movs	r1, #31
 800481c:	fa01 f303 	lsl.w	r3, r1, r3
 8004820:	43db      	mvns	r3, r3
 8004822:	401a      	ands	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	0e9b      	lsrs	r3, r3, #26
 8004828:	f003 011f 	and.w	r1, r3, #31
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f003 031f 	and.w	r3, r3, #31
 8004832:	fa01 f303 	lsl.w	r3, r1, r3
 8004836:	431a      	orrs	r2, r3
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800483c:	bf00      	nop
 800483e:	371c      	adds	r7, #28
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004848:	b480      	push	{r7}
 800484a:	b087      	sub	sp, #28
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	3314      	adds	r3, #20
 8004858:	461a      	mov	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	0e5b      	lsrs	r3, r3, #25
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	4413      	add	r3, r2
 8004866:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	0d1b      	lsrs	r3, r3, #20
 8004870:	f003 031f 	and.w	r3, r3, #31
 8004874:	2107      	movs	r1, #7
 8004876:	fa01 f303 	lsl.w	r3, r1, r3
 800487a:	43db      	mvns	r3, r3
 800487c:	401a      	ands	r2, r3
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	0d1b      	lsrs	r3, r3, #20
 8004882:	f003 031f 	and.w	r3, r3, #31
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	fa01 f303 	lsl.w	r3, r1, r3
 800488c:	431a      	orrs	r2, r3
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004892:	bf00      	nop
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048b8:	43db      	mvns	r3, r3
 80048ba:	401a      	ands	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f003 0318 	and.w	r3, r3, #24
 80048c2:	4908      	ldr	r1, [pc, #32]	@ (80048e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80048c4:	40d9      	lsrs	r1, r3
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	400b      	ands	r3, r1
 80048ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048ce:	431a      	orrs	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80048d6:	bf00      	nop
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	000fffff 	.word	0x000fffff

080048e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 031f 	and.w	r3, r3, #31
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8004914:	4618      	mov	r0, r3
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	4b04      	ldr	r3, [pc, #16]	@ (8004940 <LL_ADC_DisableDeepPowerDown+0x20>)
 800492e:	4013      	ands	r3, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6093      	str	r3, [r2, #8]
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	5fffffc0 	.word	0x5fffffc0

08004944 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004958:	d101      	bne.n	800495e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800495a:	2301      	movs	r3, #1
 800495c:	e000      	b.n	8004960 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	4b05      	ldr	r3, [pc, #20]	@ (8004990 <LL_ADC_EnableInternalRegulator+0x24>)
 800497a:	4013      	ands	r3, r2
 800497c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	6fffffc0 	.word	0x6fffffc0

08004994 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049a8:	d101      	bne.n	80049ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80049aa:	2301      	movs	r3, #1
 80049ac:	e000      	b.n	80049b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	4b05      	ldr	r3, [pc, #20]	@ (80049e0 <LL_ADC_Enable+0x24>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	f043 0201 	orr.w	r2, r3, #1
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	7fffffc0 	.word	0x7fffffc0

080049e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <LL_ADC_Disable+0x24>)
 80049f2:	4013      	ands	r3, r2
 80049f4:	f043 0202 	orr.w	r2, r3, #2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	7fffffc0 	.word	0x7fffffc0

08004a0c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <LL_ADC_IsEnabled+0x18>
 8004a20:	2301      	movs	r3, #1
 8004a22:	e000      	b.n	8004a26 <LL_ADC_IsEnabled+0x1a>
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d101      	bne.n	8004a4a <LL_ADC_IsDisableOngoing+0x18>
 8004a46:	2301      	movs	r3, #1
 8004a48:	e000      	b.n	8004a4c <LL_ADC_IsDisableOngoing+0x1a>
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	4b05      	ldr	r3, [pc, #20]	@ (8004a7c <LL_ADC_REG_StartConversion+0x24>)
 8004a66:	4013      	ands	r3, r2
 8004a68:	f043 0204 	orr.w	r2, r3, #4
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	7fffffc0 	.word	0x7fffffc0

08004a80 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <LL_ADC_REG_StopConversion+0x24>)
 8004a8e:	4013      	ands	r3, r2
 8004a90:	f043 0210 	orr.w	r2, r3, #16
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	7fffffc0 	.word	0x7fffffc0

08004aa8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d101      	bne.n	8004ac0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e000      	b.n	8004ac2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
	...

08004ad0 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	4b05      	ldr	r3, [pc, #20]	@ (8004af4 <LL_ADC_INJ_StopConversion+0x24>)
 8004ade:	4013      	ands	r3, r2
 8004ae0:	f043 0220 	orr.w	r2, r3, #32
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr
 8004af4:	7fffffc0 	.word	0x7fffffc0

08004af8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d101      	bne.n	8004b10 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e000      	b.n	8004b12 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b20:	b590      	push	{r4, r7, lr}
 8004b22:	b089      	sub	sp, #36	@ 0x24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e18f      	b.n	8004e5a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d109      	bne.n	8004b5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f7fe ffe7 	bl	8003b1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff feef 	bl	8004944 <LL_ADC_IsDeepPowerDownEnabled>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d004      	beq.n	8004b76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7ff fed5 	bl	8004920 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff ff0a 	bl	8004994 <LL_ADC_IsInternalRegulatorEnabled>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d114      	bne.n	8004bb0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff feee 	bl	800496c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b90:	4b87      	ldr	r3, [pc, #540]	@ (8004db0 <HAL_ADC_Init+0x290>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	099b      	lsrs	r3, r3, #6
 8004b96:	4a87      	ldr	r2, [pc, #540]	@ (8004db4 <HAL_ADC_Init+0x294>)
 8004b98:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9c:	099b      	lsrs	r3, r3, #6
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004ba2:	e002      	b.n	8004baa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1f9      	bne.n	8004ba4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff feed 	bl	8004994 <LL_ADC_IsInternalRegulatorEnabled>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10d      	bne.n	8004bdc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc4:	f043 0210 	orr.w	r2, r3, #16
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd0:	f043 0201 	orr.w	r2, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff ff61 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 8004be6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f040 8129 	bne.w	8004e48 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f040 8125 	bne.w	8004e48 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c02:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004c06:	f043 0202 	orr.w	r2, r3, #2
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff fefa 	bl	8004a0c <LL_ADC_IsEnabled>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d136      	bne.n	8004c8c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a65      	ldr	r2, [pc, #404]	@ (8004db8 <HAL_ADC_Init+0x298>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d004      	beq.n	8004c32 <HAL_ADC_Init+0x112>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a63      	ldr	r2, [pc, #396]	@ (8004dbc <HAL_ADC_Init+0x29c>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d10e      	bne.n	8004c50 <HAL_ADC_Init+0x130>
 8004c32:	4861      	ldr	r0, [pc, #388]	@ (8004db8 <HAL_ADC_Init+0x298>)
 8004c34:	f7ff feea 	bl	8004a0c <LL_ADC_IsEnabled>
 8004c38:	4604      	mov	r4, r0
 8004c3a:	4860      	ldr	r0, [pc, #384]	@ (8004dbc <HAL_ADC_Init+0x29c>)
 8004c3c:	f7ff fee6 	bl	8004a0c <LL_ADC_IsEnabled>
 8004c40:	4603      	mov	r3, r0
 8004c42:	4323      	orrs	r3, r4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	e008      	b.n	8004c62 <HAL_ADC_Init+0x142>
 8004c50:	485b      	ldr	r0, [pc, #364]	@ (8004dc0 <HAL_ADC_Init+0x2a0>)
 8004c52:	f7ff fedb 	bl	8004a0c <LL_ADC_IsEnabled>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d012      	beq.n	8004c8c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a53      	ldr	r2, [pc, #332]	@ (8004db8 <HAL_ADC_Init+0x298>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d004      	beq.n	8004c7a <HAL_ADC_Init+0x15a>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a51      	ldr	r2, [pc, #324]	@ (8004dbc <HAL_ADC_Init+0x29c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d101      	bne.n	8004c7e <HAL_ADC_Init+0x15e>
 8004c7a:	4a52      	ldr	r2, [pc, #328]	@ (8004dc4 <HAL_ADC_Init+0x2a4>)
 8004c7c:	e000      	b.n	8004c80 <HAL_ADC_Init+0x160>
 8004c7e:	4a52      	ldr	r2, [pc, #328]	@ (8004dc8 <HAL_ADC_Init+0x2a8>)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4619      	mov	r1, r3
 8004c86:	4610      	mov	r0, r2
 8004c88:	f7ff fce4 	bl	8004654 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004c8c:	f7ff fcd6 	bl	800463c <HAL_GetREVID>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d914      	bls.n	8004cc4 <HAL_ADC_Init+0x1a4>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b10      	cmp	r3, #16
 8004ca0:	d110      	bne.n	8004cc4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	7d5b      	ldrb	r3, [r3, #21]
 8004ca6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004cac:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004cb2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	7f1b      	ldrb	r3, [r3, #28]
 8004cb8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004cba:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004cbc:	f043 030c 	orr.w	r3, r3, #12
 8004cc0:	61bb      	str	r3, [r7, #24]
 8004cc2:	e00d      	b.n	8004ce0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	7d5b      	ldrb	r3, [r3, #21]
 8004cc8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004cce:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004cd4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	7f1b      	ldrb	r3, [r3, #28]
 8004cda:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	7f1b      	ldrb	r3, [r3, #28]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d106      	bne.n	8004cf6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	045b      	lsls	r3, r3, #17
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d009      	beq.n	8004d12 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d02:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d0c:	69ba      	ldr	r2, [r7, #24]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	4b2c      	ldr	r3, [pc, #176]	@ (8004dcc <HAL_ADC_Init+0x2ac>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6812      	ldr	r2, [r2, #0]
 8004d20:	69b9      	ldr	r1, [r7, #24]
 8004d22:	430b      	orrs	r3, r1
 8004d24:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff febc 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 8004d30:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff fede 	bl	8004af8 <LL_ADC_INJ_IsConversionOngoing>
 8004d3c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d15f      	bne.n	8004e04 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d15c      	bne.n	8004e04 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	7d1b      	ldrb	r3, [r3, #20]
 8004d4e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8004d54:	4313      	orrs	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004dd0 <HAL_ADC_Init+0x2b0>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6812      	ldr	r2, [r2, #0]
 8004d66:	69b9      	ldr	r1, [r7, #24]
 8004d68:	430b      	orrs	r3, r1
 8004d6a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d130      	bne.n	8004dd8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691a      	ldr	r2, [r3, #16]
 8004d82:	4b14      	ldr	r3, [pc, #80]	@ (8004dd4 <HAL_ADC_Init+0x2b4>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d8a:	3a01      	subs	r2, #1
 8004d8c:	0411      	lsls	r1, r2, #16
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d92:	4311      	orrs	r1, r2
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004d98:	4311      	orrs	r1, r2
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	431a      	orrs	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0201 	orr.w	r2, r2, #1
 8004daa:	611a      	str	r2, [r3, #16]
 8004dac:	e01c      	b.n	8004de8 <HAL_ADC_Init+0x2c8>
 8004dae:	bf00      	nop
 8004db0:	2400004c 	.word	0x2400004c
 8004db4:	053e2d63 	.word	0x053e2d63
 8004db8:	40022000 	.word	0x40022000
 8004dbc:	40022100 	.word	0x40022100
 8004dc0:	58026000 	.word	0x58026000
 8004dc4:	40022300 	.word	0x40022300
 8004dc8:	58026300 	.word	0x58026300
 8004dcc:	fff0c003 	.word	0xfff0c003
 8004dd0:	ffffbffc 	.word	0xffffbffc
 8004dd4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	691a      	ldr	r2, [r3, #16]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0201 	bic.w	r2, r2, #1
 8004de6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fec6 	bl	8005b90 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d10c      	bne.n	8004e26 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e12:	f023 010f 	bic.w	r1, r3, #15
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	1e5a      	subs	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e24:	e007      	b.n	8004e36 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 020f 	bic.w	r2, r2, #15
 8004e34:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3a:	f023 0303 	bic.w	r3, r3, #3
 8004e3e:	f043 0201 	orr.w	r2, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	655a      	str	r2, [r3, #84]	@ 0x54
 8004e46:	e007      	b.n	8004e58 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4c:	f043 0210 	orr.w	r2, r3, #16
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e58:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3724      	adds	r7, #36	@ 0x24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd90      	pop	{r4, r7, pc}
 8004e62:	bf00      	nop

08004e64 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a5c      	ldr	r2, [pc, #368]	@ (8004fe4 <HAL_ADC_Start+0x180>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <HAL_ADC_Start+0x1c>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a5b      	ldr	r2, [pc, #364]	@ (8004fe8 <HAL_ADC_Start+0x184>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d101      	bne.n	8004e84 <HAL_ADC_Start+0x20>
 8004e80:	4b5a      	ldr	r3, [pc, #360]	@ (8004fec <HAL_ADC_Start+0x188>)
 8004e82:	e000      	b.n	8004e86 <HAL_ADC_Start+0x22>
 8004e84:	4b5a      	ldr	r3, [pc, #360]	@ (8004ff0 <HAL_ADC_Start+0x18c>)
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff fd2e 	bl	80048e8 <LL_ADC_GetMultimode>
 8004e8c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7ff fe08 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f040 809a 	bne.w	8004fd4 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_ADC_Start+0x4a>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e095      	b.n	8004fda <HAL_ADC_Start+0x176>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fd80 	bl	80059bc <ADC_Enable>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004ec0:	7dfb      	ldrb	r3, [r7, #23]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f040 8081 	bne.w	8004fca <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ecc:	4b49      	ldr	r3, [pc, #292]	@ (8004ff4 <HAL_ADC_Start+0x190>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a42      	ldr	r2, [pc, #264]	@ (8004fe8 <HAL_ADC_Start+0x184>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d002      	beq.n	8004ee8 <HAL_ADC_Start+0x84>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	e000      	b.n	8004eea <HAL_ADC_Start+0x86>
 8004ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8004fe4 <HAL_ADC_Start+0x180>)
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6812      	ldr	r2, [r2, #0]
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d002      	beq.n	8004ef8 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d105      	bne.n	8004f04 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f10:	d106      	bne.n	8004f20 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f16:	f023 0206 	bic.w	r2, r3, #6
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f1e:	e002      	b.n	8004f26 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	221c      	movs	r2, #28
 8004f2c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8004fe8 <HAL_ADC_Start+0x184>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d002      	beq.n	8004f46 <HAL_ADC_Start+0xe2>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	e000      	b.n	8004f48 <HAL_ADC_Start+0xe4>
 8004f46:	4b27      	ldr	r3, [pc, #156]	@ (8004fe4 <HAL_ADC_Start+0x180>)
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d008      	beq.n	8004f62 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	2b05      	cmp	r3, #5
 8004f5a:	d002      	beq.n	8004f62 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b09      	cmp	r3, #9
 8004f60:	d114      	bne.n	8004f8c <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d007      	beq.n	8004f80 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004f78:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fd67 	bl	8004a58 <LL_ADC_REG_StartConversion>
 8004f8a:	e025      	b.n	8004fd8 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f90:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a12      	ldr	r2, [pc, #72]	@ (8004fe8 <HAL_ADC_Start+0x184>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d002      	beq.n	8004fa8 <HAL_ADC_Start+0x144>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	e000      	b.n	8004faa <HAL_ADC_Start+0x146>
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe4 <HAL_ADC_Start+0x180>)
 8004faa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00f      	beq.n	8004fd8 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004fc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	655a      	str	r2, [r3, #84]	@ 0x54
 8004fc8:	e006      	b.n	8004fd8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004fd2:	e001      	b.n	8004fd8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40022000 	.word	0x40022000
 8004fe8:	40022100 	.word	0x40022100
 8004fec:	40022300 	.word	0x40022300
 8004ff0:	58026300 	.word	0x58026300
 8004ff4:	fffff0fe 	.word	0xfffff0fe

08004ff8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_ADC_Stop+0x16>
 800500a:	2302      	movs	r3, #2
 800500c:	e021      	b.n	8005052 <HAL_ADC_Stop+0x5a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005016:	2103      	movs	r1, #3
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 fc13 	bl	8005844 <ADC_ConversionStop>
 800501e:	4603      	mov	r3, r0
 8005020:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10f      	bne.n	8005048 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 fd51 	bl	8005ad0 <ADC_Disable>
 800502e:	4603      	mov	r3, r0
 8005030:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d107      	bne.n	8005048 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800503c:	4b07      	ldr	r3, [pc, #28]	@ (800505c <HAL_ADC_Stop+0x64>)
 800503e:	4013      	ands	r3, r2
 8005040:	f043 0201 	orr.w	r2, r3, #1
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	ffffeefe 	.word	0xffffeefe

08005060 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a72      	ldr	r2, [pc, #456]	@ (8005238 <HAL_ADC_PollForConversion+0x1d8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_ADC_PollForConversion+0x1e>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a70      	ldr	r2, [pc, #448]	@ (800523c <HAL_ADC_PollForConversion+0x1dc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d101      	bne.n	8005082 <HAL_ADC_PollForConversion+0x22>
 800507e:	4b70      	ldr	r3, [pc, #448]	@ (8005240 <HAL_ADC_PollForConversion+0x1e0>)
 8005080:	e000      	b.n	8005084 <HAL_ADC_PollForConversion+0x24>
 8005082:	4b70      	ldr	r3, [pc, #448]	@ (8005244 <HAL_ADC_PollForConversion+0x1e4>)
 8005084:	4618      	mov	r0, r3
 8005086:	f7ff fc2f 	bl	80048e8 <LL_ADC_GetMultimode>
 800508a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d102      	bne.n	800509a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005094:	2308      	movs	r3, #8
 8005096:	61fb      	str	r3, [r7, #28]
 8005098:	e037      	b.n	800510a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d005      	beq.n	80050ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2b05      	cmp	r3, #5
 80050a4:	d002      	beq.n	80050ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b09      	cmp	r3, #9
 80050aa:	d111      	bne.n	80050d0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e0b1      	b.n	800522e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80050ca:	2304      	movs	r3, #4
 80050cc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80050ce:	e01c      	b.n	800510a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a58      	ldr	r2, [pc, #352]	@ (8005238 <HAL_ADC_PollForConversion+0x1d8>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d004      	beq.n	80050e4 <HAL_ADC_PollForConversion+0x84>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a57      	ldr	r2, [pc, #348]	@ (800523c <HAL_ADC_PollForConversion+0x1dc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d101      	bne.n	80050e8 <HAL_ADC_PollForConversion+0x88>
 80050e4:	4b56      	ldr	r3, [pc, #344]	@ (8005240 <HAL_ADC_PollForConversion+0x1e0>)
 80050e6:	e000      	b.n	80050ea <HAL_ADC_PollForConversion+0x8a>
 80050e8:	4b56      	ldr	r3, [pc, #344]	@ (8005244 <HAL_ADC_PollForConversion+0x1e4>)
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7ff fc0a 	bl	8004904 <LL_ADC_GetMultiDMATransfer>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fa:	f043 0220 	orr.w	r2, r3, #32
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e093      	b.n	800522e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005106:	2304      	movs	r3, #4
 8005108:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800510a:	f7ff fa67 	bl	80045dc <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005110:	e021      	b.n	8005156 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005118:	d01d      	beq.n	8005156 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800511a:	f7ff fa5f 	bl	80045dc <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	429a      	cmp	r2, r3
 8005128:	d302      	bcc.n	8005130 <HAL_ADC_PollForConversion+0xd0>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d112      	bne.n	8005156 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	4013      	ands	r3, r2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10b      	bne.n	8005156 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005142:	f043 0204 	orr.w	r2, r3, #4
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e06b      	b.n	800522e <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	4013      	ands	r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0d6      	beq.n	8005112 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005168:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4618      	mov	r0, r3
 8005176:	f7ff fb28 	bl	80047ca <LL_ADC_REG_IsTriggerSourceSWStart>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01c      	beq.n	80051ba <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	7d5b      	ldrb	r3, [r3, #21]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d118      	bne.n	80051ba <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b08      	cmp	r3, #8
 8005194:	d111      	bne.n	80051ba <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800519a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d105      	bne.n	80051ba <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b2:	f043 0201 	orr.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1f      	ldr	r2, [pc, #124]	@ (800523c <HAL_ADC_PollForConversion+0x1dc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d002      	beq.n	80051ca <HAL_ADC_PollForConversion+0x16a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	e000      	b.n	80051cc <HAL_ADC_PollForConversion+0x16c>
 80051ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005238 <HAL_ADC_PollForConversion+0x1d8>)
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6812      	ldr	r2, [r2, #0]
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d008      	beq.n	80051e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d005      	beq.n	80051e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2b05      	cmp	r3, #5
 80051de:	d002      	beq.n	80051e6 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2b09      	cmp	r3, #9
 80051e4:	d104      	bne.n	80051f0 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	e00c      	b.n	800520a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a11      	ldr	r2, [pc, #68]	@ (800523c <HAL_ADC_PollForConversion+0x1dc>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d002      	beq.n	8005200 <HAL_ADC_PollForConversion+0x1a0>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	e000      	b.n	8005202 <HAL_ADC_PollForConversion+0x1a2>
 8005200:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <HAL_ADC_PollForConversion+0x1d8>)
 8005202:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	2b08      	cmp	r3, #8
 800520e:	d104      	bne.n	800521a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2208      	movs	r2, #8
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	e008      	b.n	800522c <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d103      	bne.n	800522c <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	220c      	movs	r2, #12
 800522a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3720      	adds	r7, #32
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40022000 	.word	0x40022000
 800523c:	40022100 	.word	0x40022100
 8005240:	40022300 	.word	0x40022300
 8005244:	58026300 	.word	0x58026300

08005248 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005256:	4618      	mov	r0, r3
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
	...

08005264 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005264:	b590      	push	{r4, r7, lr}
 8005266:	b08d      	sub	sp, #52	@ 0x34
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	4a65      	ldr	r2, [pc, #404]	@ (8005414 <HAL_ADC_ConfigChannel+0x1b0>)
 800527e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_ADC_ConfigChannel+0x2a>
 800528a:	2302      	movs	r3, #2
 800528c:	e2c7      	b.n	800581e <HAL_ADC_ConfigChannel+0x5ba>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff fc04 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f040 82ac 	bne.w	8005800 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	db2c      	blt.n	800530a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d108      	bne.n	80052ce <HAL_ADC_ConfigChannel+0x6a>
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	0e9b      	lsrs	r3, r3, #26
 80052c2:	f003 031f 	and.w	r3, r3, #31
 80052c6:	2201      	movs	r2, #1
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	e016      	b.n	80052fc <HAL_ADC_ConfigChannel+0x98>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	fa93 f3a3 	rbit	r3, r3
 80052da:	613b      	str	r3, [r7, #16]
  return result;
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80052e6:	2320      	movs	r3, #32
 80052e8:	e003      	b.n	80052f2 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	fab3 f383 	clz	r3, r3
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f003 031f 	and.w	r3, r3, #31
 80052f6:	2201      	movs	r2, #1
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6812      	ldr	r2, [r2, #0]
 8005300:	69d1      	ldr	r1, [r2, #28]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6812      	ldr	r2, [r2, #0]
 8005306:	430b      	orrs	r3, r1
 8005308:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6818      	ldr	r0, [r3, #0]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	6859      	ldr	r1, [r3, #4]
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	461a      	mov	r2, r3
 8005318:	f7ff fa6a 	bl	80047f0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4618      	mov	r0, r3
 8005322:	f7ff fbc1 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 8005326:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f7ff fbe3 	bl	8004af8 <LL_ADC_INJ_IsConversionOngoing>
 8005332:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005336:	2b00      	cmp	r3, #0
 8005338:	f040 80b8 	bne.w	80054ac <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533e:	2b00      	cmp	r3, #0
 8005340:	f040 80b4 	bne.w	80054ac <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6818      	ldr	r0, [r3, #0]
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	6819      	ldr	r1, [r3, #0]
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	461a      	mov	r2, r3
 8005352:	f7ff fa79 	bl	8004848 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005356:	4b30      	ldr	r3, [pc, #192]	@ (8005418 <HAL_ADC_ConfigChannel+0x1b4>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800535e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005362:	d10b      	bne.n	800537c <HAL_ADC_ConfigChannel+0x118>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	695a      	ldr	r2, [r3, #20]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	089b      	lsrs	r3, r3, #2
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	fa02 f303 	lsl.w	r3, r2, r3
 800537a:	e01d      	b.n	80053b8 <HAL_ADC_ConfigChannel+0x154>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f003 0310 	and.w	r3, r3, #16
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10b      	bne.n	80053a2 <HAL_ADC_ConfigChannel+0x13e>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	089b      	lsrs	r3, r3, #2
 8005396:	f003 0307 	and.w	r3, r3, #7
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	e00a      	b.n	80053b8 <HAL_ADC_ConfigChannel+0x154>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	695a      	ldr	r2, [r3, #20]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	089b      	lsrs	r3, r3, #2
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	fa02 f303 	lsl.w	r3, r2, r3
 80053b8:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d02c      	beq.n	800541c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	6919      	ldr	r1, [r3, #16]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	f7ff f9a7 	bl	8004722 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6818      	ldr	r0, [r3, #0]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	6919      	ldr	r1, [r3, #16]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	7e5b      	ldrb	r3, [r3, #25]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d102      	bne.n	80053ea <HAL_ADC_ConfigChannel+0x186>
 80053e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80053e8:	e000      	b.n	80053ec <HAL_ADC_ConfigChannel+0x188>
 80053ea:	2300      	movs	r3, #0
 80053ec:	461a      	mov	r2, r3
 80053ee:	f7ff f9d1 	bl	8004794 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6818      	ldr	r0, [r3, #0]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	6919      	ldr	r1, [r3, #16]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	7e1b      	ldrb	r3, [r3, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d102      	bne.n	8005408 <HAL_ADC_ConfigChannel+0x1a4>
 8005402:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005406:	e000      	b.n	800540a <HAL_ADC_ConfigChannel+0x1a6>
 8005408:	2300      	movs	r3, #0
 800540a:	461a      	mov	r2, r3
 800540c:	f7ff f9a9 	bl	8004762 <LL_ADC_SetDataRightShift>
 8005410:	e04c      	b.n	80054ac <HAL_ADC_ConfigChannel+0x248>
 8005412:	bf00      	nop
 8005414:	47ff0000 	.word	0x47ff0000
 8005418:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005422:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	069b      	lsls	r3, r3, #26
 800542c:	429a      	cmp	r2, r3
 800542e:	d107      	bne.n	8005440 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800543e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005446:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	069b      	lsls	r3, r3, #26
 8005450:	429a      	cmp	r2, r3
 8005452:	d107      	bne.n	8005464 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005462:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800546a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	069b      	lsls	r3, r3, #26
 8005474:	429a      	cmp	r2, r3
 8005476:	d107      	bne.n	8005488 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005486:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800548e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	069b      	lsls	r3, r3, #26
 8005498:	429a      	cmp	r2, r3
 800549a:	d107      	bne.n	80054ac <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80054aa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff faab 	bl	8004a0c <LL_ADC_IsEnabled>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f040 81aa 	bne.w	8005812 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6818      	ldr	r0, [r3, #0]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	6819      	ldr	r1, [r3, #0]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	461a      	mov	r2, r3
 80054cc:	f7ff f9e8 	bl	80048a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	4a87      	ldr	r2, [pc, #540]	@ (80056f4 <HAL_ADC_ConfigChannel+0x490>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	f040 809a 	bne.w	8005610 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4984      	ldr	r1, [pc, #528]	@ (80056f8 <HAL_ADC_ConfigChannel+0x494>)
 80054e6:	428b      	cmp	r3, r1
 80054e8:	d147      	bne.n	800557a <HAL_ADC_ConfigChannel+0x316>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4983      	ldr	r1, [pc, #524]	@ (80056fc <HAL_ADC_ConfigChannel+0x498>)
 80054f0:	428b      	cmp	r3, r1
 80054f2:	d040      	beq.n	8005576 <HAL_ADC_ConfigChannel+0x312>
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4981      	ldr	r1, [pc, #516]	@ (8005700 <HAL_ADC_ConfigChannel+0x49c>)
 80054fa:	428b      	cmp	r3, r1
 80054fc:	d039      	beq.n	8005572 <HAL_ADC_ConfigChannel+0x30e>
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4980      	ldr	r1, [pc, #512]	@ (8005704 <HAL_ADC_ConfigChannel+0x4a0>)
 8005504:	428b      	cmp	r3, r1
 8005506:	d032      	beq.n	800556e <HAL_ADC_ConfigChannel+0x30a>
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	497e      	ldr	r1, [pc, #504]	@ (8005708 <HAL_ADC_ConfigChannel+0x4a4>)
 800550e:	428b      	cmp	r3, r1
 8005510:	d02b      	beq.n	800556a <HAL_ADC_ConfigChannel+0x306>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	497d      	ldr	r1, [pc, #500]	@ (800570c <HAL_ADC_ConfigChannel+0x4a8>)
 8005518:	428b      	cmp	r3, r1
 800551a:	d024      	beq.n	8005566 <HAL_ADC_ConfigChannel+0x302>
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	497b      	ldr	r1, [pc, #492]	@ (8005710 <HAL_ADC_ConfigChannel+0x4ac>)
 8005522:	428b      	cmp	r3, r1
 8005524:	d01d      	beq.n	8005562 <HAL_ADC_ConfigChannel+0x2fe>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	497a      	ldr	r1, [pc, #488]	@ (8005714 <HAL_ADC_ConfigChannel+0x4b0>)
 800552c:	428b      	cmp	r3, r1
 800552e:	d016      	beq.n	800555e <HAL_ADC_ConfigChannel+0x2fa>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4978      	ldr	r1, [pc, #480]	@ (8005718 <HAL_ADC_ConfigChannel+0x4b4>)
 8005536:	428b      	cmp	r3, r1
 8005538:	d00f      	beq.n	800555a <HAL_ADC_ConfigChannel+0x2f6>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4977      	ldr	r1, [pc, #476]	@ (800571c <HAL_ADC_ConfigChannel+0x4b8>)
 8005540:	428b      	cmp	r3, r1
 8005542:	d008      	beq.n	8005556 <HAL_ADC_ConfigChannel+0x2f2>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4975      	ldr	r1, [pc, #468]	@ (8005720 <HAL_ADC_ConfigChannel+0x4bc>)
 800554a:	428b      	cmp	r3, r1
 800554c:	d101      	bne.n	8005552 <HAL_ADC_ConfigChannel+0x2ee>
 800554e:	4b75      	ldr	r3, [pc, #468]	@ (8005724 <HAL_ADC_ConfigChannel+0x4c0>)
 8005550:	e05a      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005552:	2300      	movs	r3, #0
 8005554:	e058      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005556:	4b74      	ldr	r3, [pc, #464]	@ (8005728 <HAL_ADC_ConfigChannel+0x4c4>)
 8005558:	e056      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 800555a:	4b74      	ldr	r3, [pc, #464]	@ (800572c <HAL_ADC_ConfigChannel+0x4c8>)
 800555c:	e054      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 800555e:	4b6e      	ldr	r3, [pc, #440]	@ (8005718 <HAL_ADC_ConfigChannel+0x4b4>)
 8005560:	e052      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005562:	4b6c      	ldr	r3, [pc, #432]	@ (8005714 <HAL_ADC_ConfigChannel+0x4b0>)
 8005564:	e050      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005566:	4b72      	ldr	r3, [pc, #456]	@ (8005730 <HAL_ADC_ConfigChannel+0x4cc>)
 8005568:	e04e      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 800556a:	4b72      	ldr	r3, [pc, #456]	@ (8005734 <HAL_ADC_ConfigChannel+0x4d0>)
 800556c:	e04c      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 800556e:	4b72      	ldr	r3, [pc, #456]	@ (8005738 <HAL_ADC_ConfigChannel+0x4d4>)
 8005570:	e04a      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005572:	4b72      	ldr	r3, [pc, #456]	@ (800573c <HAL_ADC_ConfigChannel+0x4d8>)
 8005574:	e048      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005576:	2301      	movs	r3, #1
 8005578:	e046      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4970      	ldr	r1, [pc, #448]	@ (8005740 <HAL_ADC_ConfigChannel+0x4dc>)
 8005580:	428b      	cmp	r3, r1
 8005582:	d140      	bne.n	8005606 <HAL_ADC_ConfigChannel+0x3a2>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	495c      	ldr	r1, [pc, #368]	@ (80056fc <HAL_ADC_ConfigChannel+0x498>)
 800558a:	428b      	cmp	r3, r1
 800558c:	d039      	beq.n	8005602 <HAL_ADC_ConfigChannel+0x39e>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	495b      	ldr	r1, [pc, #364]	@ (8005700 <HAL_ADC_ConfigChannel+0x49c>)
 8005594:	428b      	cmp	r3, r1
 8005596:	d032      	beq.n	80055fe <HAL_ADC_ConfigChannel+0x39a>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4959      	ldr	r1, [pc, #356]	@ (8005704 <HAL_ADC_ConfigChannel+0x4a0>)
 800559e:	428b      	cmp	r3, r1
 80055a0:	d02b      	beq.n	80055fa <HAL_ADC_ConfigChannel+0x396>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4958      	ldr	r1, [pc, #352]	@ (8005708 <HAL_ADC_ConfigChannel+0x4a4>)
 80055a8:	428b      	cmp	r3, r1
 80055aa:	d024      	beq.n	80055f6 <HAL_ADC_ConfigChannel+0x392>
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4956      	ldr	r1, [pc, #344]	@ (800570c <HAL_ADC_ConfigChannel+0x4a8>)
 80055b2:	428b      	cmp	r3, r1
 80055b4:	d01d      	beq.n	80055f2 <HAL_ADC_ConfigChannel+0x38e>
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4955      	ldr	r1, [pc, #340]	@ (8005710 <HAL_ADC_ConfigChannel+0x4ac>)
 80055bc:	428b      	cmp	r3, r1
 80055be:	d016      	beq.n	80055ee <HAL_ADC_ConfigChannel+0x38a>
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4953      	ldr	r1, [pc, #332]	@ (8005714 <HAL_ADC_ConfigChannel+0x4b0>)
 80055c6:	428b      	cmp	r3, r1
 80055c8:	d00f      	beq.n	80055ea <HAL_ADC_ConfigChannel+0x386>
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4952      	ldr	r1, [pc, #328]	@ (8005718 <HAL_ADC_ConfigChannel+0x4b4>)
 80055d0:	428b      	cmp	r3, r1
 80055d2:	d008      	beq.n	80055e6 <HAL_ADC_ConfigChannel+0x382>
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4951      	ldr	r1, [pc, #324]	@ (8005720 <HAL_ADC_ConfigChannel+0x4bc>)
 80055da:	428b      	cmp	r3, r1
 80055dc:	d101      	bne.n	80055e2 <HAL_ADC_ConfigChannel+0x37e>
 80055de:	4b51      	ldr	r3, [pc, #324]	@ (8005724 <HAL_ADC_ConfigChannel+0x4c0>)
 80055e0:	e012      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055e2:	2300      	movs	r3, #0
 80055e4:	e010      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055e6:	4b51      	ldr	r3, [pc, #324]	@ (800572c <HAL_ADC_ConfigChannel+0x4c8>)
 80055e8:	e00e      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005718 <HAL_ADC_ConfigChannel+0x4b4>)
 80055ec:	e00c      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055ee:	4b49      	ldr	r3, [pc, #292]	@ (8005714 <HAL_ADC_ConfigChannel+0x4b0>)
 80055f0:	e00a      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005730 <HAL_ADC_ConfigChannel+0x4cc>)
 80055f4:	e008      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005734 <HAL_ADC_ConfigChannel+0x4d0>)
 80055f8:	e006      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055fa:	4b4f      	ldr	r3, [pc, #316]	@ (8005738 <HAL_ADC_ConfigChannel+0x4d4>)
 80055fc:	e004      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 80055fe:	4b4f      	ldr	r3, [pc, #316]	@ (800573c <HAL_ADC_ConfigChannel+0x4d8>)
 8005600:	e002      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <HAL_ADC_ConfigChannel+0x3a4>
 8005606:	2300      	movs	r3, #0
 8005608:	4619      	mov	r1, r3
 800560a:	4610      	mov	r0, r2
 800560c:	f7ff f856 	bl	80046bc <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f280 80fc 	bge.w	8005812 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a36      	ldr	r2, [pc, #216]	@ (80056f8 <HAL_ADC_ConfigChannel+0x494>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d004      	beq.n	800562e <HAL_ADC_ConfigChannel+0x3ca>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a45      	ldr	r2, [pc, #276]	@ (8005740 <HAL_ADC_ConfigChannel+0x4dc>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d101      	bne.n	8005632 <HAL_ADC_ConfigChannel+0x3ce>
 800562e:	4b45      	ldr	r3, [pc, #276]	@ (8005744 <HAL_ADC_ConfigChannel+0x4e0>)
 8005630:	e000      	b.n	8005634 <HAL_ADC_ConfigChannel+0x3d0>
 8005632:	4b45      	ldr	r3, [pc, #276]	@ (8005748 <HAL_ADC_ConfigChannel+0x4e4>)
 8005634:	4618      	mov	r0, r3
 8005636:	f7ff f833 	bl	80046a0 <LL_ADC_GetCommonPathInternalCh>
 800563a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a2d      	ldr	r2, [pc, #180]	@ (80056f8 <HAL_ADC_ConfigChannel+0x494>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d004      	beq.n	8005650 <HAL_ADC_ConfigChannel+0x3ec>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a3d      	ldr	r2, [pc, #244]	@ (8005740 <HAL_ADC_ConfigChannel+0x4dc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d10e      	bne.n	800566e <HAL_ADC_ConfigChannel+0x40a>
 8005650:	4829      	ldr	r0, [pc, #164]	@ (80056f8 <HAL_ADC_ConfigChannel+0x494>)
 8005652:	f7ff f9db 	bl	8004a0c <LL_ADC_IsEnabled>
 8005656:	4604      	mov	r4, r0
 8005658:	4839      	ldr	r0, [pc, #228]	@ (8005740 <HAL_ADC_ConfigChannel+0x4dc>)
 800565a:	f7ff f9d7 	bl	8004a0c <LL_ADC_IsEnabled>
 800565e:	4603      	mov	r3, r0
 8005660:	4323      	orrs	r3, r4
 8005662:	2b00      	cmp	r3, #0
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	b2db      	uxtb	r3, r3
 800566c:	e008      	b.n	8005680 <HAL_ADC_ConfigChannel+0x41c>
 800566e:	4837      	ldr	r0, [pc, #220]	@ (800574c <HAL_ADC_ConfigChannel+0x4e8>)
 8005670:	f7ff f9cc 	bl	8004a0c <LL_ADC_IsEnabled>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	bf0c      	ite	eq
 800567a:	2301      	moveq	r3, #1
 800567c:	2300      	movne	r3, #0
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 80b3 	beq.w	80057ec <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a31      	ldr	r2, [pc, #196]	@ (8005750 <HAL_ADC_ConfigChannel+0x4ec>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d165      	bne.n	800575c <HAL_ADC_ConfigChannel+0x4f8>
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d160      	bne.n	800575c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a2b      	ldr	r2, [pc, #172]	@ (800574c <HAL_ADC_ConfigChannel+0x4e8>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	f040 80b6 	bne.w	8005812 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a13      	ldr	r2, [pc, #76]	@ (80056f8 <HAL_ADC_ConfigChannel+0x494>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d004      	beq.n	80056ba <HAL_ADC_ConfigChannel+0x456>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a22      	ldr	r2, [pc, #136]	@ (8005740 <HAL_ADC_ConfigChannel+0x4dc>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d101      	bne.n	80056be <HAL_ADC_ConfigChannel+0x45a>
 80056ba:	4a22      	ldr	r2, [pc, #136]	@ (8005744 <HAL_ADC_ConfigChannel+0x4e0>)
 80056bc:	e000      	b.n	80056c0 <HAL_ADC_ConfigChannel+0x45c>
 80056be:	4a22      	ldr	r2, [pc, #136]	@ (8005748 <HAL_ADC_ConfigChannel+0x4e4>)
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056c6:	4619      	mov	r1, r3
 80056c8:	4610      	mov	r0, r2
 80056ca:	f7fe ffd6 	bl	800467a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056ce:	4b21      	ldr	r3, [pc, #132]	@ (8005754 <HAL_ADC_ConfigChannel+0x4f0>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	099b      	lsrs	r3, r3, #6
 80056d4:	4a20      	ldr	r2, [pc, #128]	@ (8005758 <HAL_ADC_ConfigChannel+0x4f4>)
 80056d6:	fba2 2303 	umull	r2, r3, r2, r3
 80056da:	099b      	lsrs	r3, r3, #6
 80056dc:	3301      	adds	r3, #1
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80056e2:	e002      	b.n	80056ea <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1f9      	bne.n	80056e4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056f0:	e08f      	b.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
 80056f2:	bf00      	nop
 80056f4:	47ff0000 	.word	0x47ff0000
 80056f8:	40022000 	.word	0x40022000
 80056fc:	04300002 	.word	0x04300002
 8005700:	08600004 	.word	0x08600004
 8005704:	0c900008 	.word	0x0c900008
 8005708:	10c00010 	.word	0x10c00010
 800570c:	14f00020 	.word	0x14f00020
 8005710:	2a000400 	.word	0x2a000400
 8005714:	2e300800 	.word	0x2e300800
 8005718:	32601000 	.word	0x32601000
 800571c:	43210000 	.word	0x43210000
 8005720:	4b840000 	.word	0x4b840000
 8005724:	4fb80000 	.word	0x4fb80000
 8005728:	47520000 	.word	0x47520000
 800572c:	36902000 	.word	0x36902000
 8005730:	25b00200 	.word	0x25b00200
 8005734:	21800100 	.word	0x21800100
 8005738:	1d500080 	.word	0x1d500080
 800573c:	19200040 	.word	0x19200040
 8005740:	40022100 	.word	0x40022100
 8005744:	40022300 	.word	0x40022300
 8005748:	58026300 	.word	0x58026300
 800574c:	58026000 	.word	0x58026000
 8005750:	cb840000 	.word	0xcb840000
 8005754:	2400004c 	.word	0x2400004c
 8005758:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a31      	ldr	r2, [pc, #196]	@ (8005828 <HAL_ADC_ConfigChannel+0x5c4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d11e      	bne.n	80057a4 <HAL_ADC_ConfigChannel+0x540>
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d119      	bne.n	80057a4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2d      	ldr	r2, [pc, #180]	@ (800582c <HAL_ADC_ConfigChannel+0x5c8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d14b      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a2c      	ldr	r2, [pc, #176]	@ (8005830 <HAL_ADC_ConfigChannel+0x5cc>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d004      	beq.n	800578e <HAL_ADC_ConfigChannel+0x52a>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a2a      	ldr	r2, [pc, #168]	@ (8005834 <HAL_ADC_ConfigChannel+0x5d0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d101      	bne.n	8005792 <HAL_ADC_ConfigChannel+0x52e>
 800578e:	4a2a      	ldr	r2, [pc, #168]	@ (8005838 <HAL_ADC_ConfigChannel+0x5d4>)
 8005790:	e000      	b.n	8005794 <HAL_ADC_ConfigChannel+0x530>
 8005792:	4a2a      	ldr	r2, [pc, #168]	@ (800583c <HAL_ADC_ConfigChannel+0x5d8>)
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800579a:	4619      	mov	r1, r3
 800579c:	4610      	mov	r0, r2
 800579e:	f7fe ff6c 	bl	800467a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80057a2:	e036      	b.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a25      	ldr	r2, [pc, #148]	@ (8005840 <HAL_ADC_ConfigChannel+0x5dc>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d131      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d12c      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a1b      	ldr	r2, [pc, #108]	@ (800582c <HAL_ADC_ConfigChannel+0x5c8>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d127      	bne.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005830 <HAL_ADC_ConfigChannel+0x5cc>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d004      	beq.n	80057d6 <HAL_ADC_ConfigChannel+0x572>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a18      	ldr	r2, [pc, #96]	@ (8005834 <HAL_ADC_ConfigChannel+0x5d0>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d101      	bne.n	80057da <HAL_ADC_ConfigChannel+0x576>
 80057d6:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <HAL_ADC_ConfigChannel+0x5d4>)
 80057d8:	e000      	b.n	80057dc <HAL_ADC_ConfigChannel+0x578>
 80057da:	4a18      	ldr	r2, [pc, #96]	@ (800583c <HAL_ADC_ConfigChannel+0x5d8>)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057e2:	4619      	mov	r1, r3
 80057e4:	4610      	mov	r0, r2
 80057e6:	f7fe ff48 	bl	800467a <LL_ADC_SetCommonPathInternalCh>
 80057ea:	e012      	b.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f0:	f043 0220 	orr.w	r2, r3, #32
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80057fe:	e008      	b.n	8005812 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005804:	f043 0220 	orr.w	r2, r3, #32
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800581a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800581e:	4618      	mov	r0, r3
 8005820:	3734      	adds	r7, #52	@ 0x34
 8005822:	46bd      	mov	sp, r7
 8005824:	bd90      	pop	{r4, r7, pc}
 8005826:	bf00      	nop
 8005828:	c7520000 	.word	0xc7520000
 800582c:	58026000 	.word	0x58026000
 8005830:	40022000 	.word	0x40022000
 8005834:	40022100 	.word	0x40022100
 8005838:	40022300 	.word	0x40022300
 800583c:	58026300 	.word	0x58026300
 8005840:	cfb80000 	.word	0xcfb80000

08005844 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800584e:	2300      	movs	r3, #0
 8005850:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff f924 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 8005860:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f7ff f946 	bl	8004af8 <LL_ADC_INJ_IsConversionOngoing>
 800586c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d103      	bne.n	800587c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 8098 	beq.w	80059ac <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005886:	2b00      	cmp	r3, #0
 8005888:	d02a      	beq.n	80058e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	7d5b      	ldrb	r3, [r3, #21]
 800588e:	2b01      	cmp	r3, #1
 8005890:	d126      	bne.n	80058e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	7d1b      	ldrb	r3, [r3, #20]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d122      	bne.n	80058e0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800589a:	2301      	movs	r3, #1
 800589c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800589e:	e014      	b.n	80058ca <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	4a45      	ldr	r2, [pc, #276]	@ (80059b8 <ADC_ConversionStop+0x174>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d90d      	bls.n	80058c4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ac:	f043 0210 	orr.w	r2, r3, #16
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b8:	f043 0201 	orr.w	r2, r3, #1
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e074      	b.n	80059ae <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	3301      	adds	r3, #1
 80058c8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d4:	2b40      	cmp	r3, #64	@ 0x40
 80058d6:	d1e3      	bne.n	80058a0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2240      	movs	r2, #64	@ 0x40
 80058de:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d014      	beq.n	8005910 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff f8dc 	bl	8004aa8 <LL_ADC_REG_IsConversionOngoing>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00c      	beq.n	8005910 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff f899 	bl	8004a32 <LL_ADC_IsDisableOngoing>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d104      	bne.n	8005910 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff f8b8 	bl	8004a80 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d014      	beq.n	8005940 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff f8ec 	bl	8004af8 <LL_ADC_INJ_IsConversionOngoing>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00c      	beq.n	8005940 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff f881 	bl	8004a32 <LL_ADC_IsDisableOngoing>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d104      	bne.n	8005940 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff f8c8 	bl	8004ad0 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b02      	cmp	r3, #2
 8005944:	d005      	beq.n	8005952 <ADC_ConversionStop+0x10e>
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b03      	cmp	r3, #3
 800594a:	d105      	bne.n	8005958 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800594c:	230c      	movs	r3, #12
 800594e:	617b      	str	r3, [r7, #20]
        break;
 8005950:	e005      	b.n	800595e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005952:	2308      	movs	r3, #8
 8005954:	617b      	str	r3, [r7, #20]
        break;
 8005956:	e002      	b.n	800595e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005958:	2304      	movs	r3, #4
 800595a:	617b      	str	r3, [r7, #20]
        break;
 800595c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800595e:	f7fe fe3d 	bl	80045dc <HAL_GetTick>
 8005962:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005964:	e01b      	b.n	800599e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005966:	f7fe fe39 	bl	80045dc <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b05      	cmp	r3, #5
 8005972:	d914      	bls.n	800599e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689a      	ldr	r2, [r3, #8]
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	4013      	ands	r3, r2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00d      	beq.n	800599e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005986:	f043 0210 	orr.w	r2, r3, #16
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005992:	f043 0201 	orr.w	r2, r3, #1
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e007      	b.n	80059ae <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	4013      	ands	r3, r2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1dc      	bne.n	8005966 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3720      	adds	r7, #32
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	000cdbff 	.word	0x000cdbff

080059bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff f81f 	bl	8004a0c <LL_ADC_IsEnabled>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d16e      	bne.n	8005ab2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689a      	ldr	r2, [r3, #8]
 80059da:	4b38      	ldr	r3, [pc, #224]	@ (8005abc <ADC_Enable+0x100>)
 80059dc:	4013      	ands	r3, r2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00d      	beq.n	80059fe <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e6:	f043 0210 	orr.w	r2, r3, #16
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f2:	f043 0201 	orr.w	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e05a      	b.n	8005ab4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7fe ffda 	bl	80049bc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005a08:	f7fe fde8 	bl	80045dc <HAL_GetTick>
 8005a0c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a2b      	ldr	r2, [pc, #172]	@ (8005ac0 <ADC_Enable+0x104>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d004      	beq.n	8005a22 <ADC_Enable+0x66>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a29      	ldr	r2, [pc, #164]	@ (8005ac4 <ADC_Enable+0x108>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d101      	bne.n	8005a26 <ADC_Enable+0x6a>
 8005a22:	4b29      	ldr	r3, [pc, #164]	@ (8005ac8 <ADC_Enable+0x10c>)
 8005a24:	e000      	b.n	8005a28 <ADC_Enable+0x6c>
 8005a26:	4b29      	ldr	r3, [pc, #164]	@ (8005acc <ADC_Enable+0x110>)
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fe ff5d 	bl	80048e8 <LL_ADC_GetMultimode>
 8005a2e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a23      	ldr	r2, [pc, #140]	@ (8005ac4 <ADC_Enable+0x108>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d002      	beq.n	8005a40 <ADC_Enable+0x84>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	e000      	b.n	8005a42 <ADC_Enable+0x86>
 8005a40:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac0 <ADC_Enable+0x104>)
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6812      	ldr	r2, [r2, #0]
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d02c      	beq.n	8005aa4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d130      	bne.n	8005ab2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a50:	e028      	b.n	8005aa4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7fe ffd8 	bl	8004a0c <LL_ADC_IsEnabled>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d104      	bne.n	8005a6c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7fe ffa8 	bl	80049bc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005a6c:	f7fe fdb6 	bl	80045dc <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d914      	bls.n	8005aa4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d00d      	beq.n	8005aa4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a8c:	f043 0210 	orr.w	r2, r3, #16
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a98:	f043 0201 	orr.w	r2, r3, #1
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e007      	b.n	8005ab4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d1cf      	bne.n	8005a52 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	8000003f 	.word	0x8000003f
 8005ac0:	40022000 	.word	0x40022000
 8005ac4:	40022100 	.word	0x40022100
 8005ac8:	40022300 	.word	0x40022300
 8005acc:	58026300 	.word	0x58026300

08005ad0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fe ffa8 	bl	8004a32 <LL_ADC_IsDisableOngoing>
 8005ae2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fe ff8f 	bl	8004a0c <LL_ADC_IsEnabled>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d047      	beq.n	8005b84 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d144      	bne.n	8005b84 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f003 030d 	and.w	r3, r3, #13
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d10c      	bne.n	8005b22 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7fe ff69 	bl	80049e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2203      	movs	r2, #3
 8005b18:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b1a:	f7fe fd5f 	bl	80045dc <HAL_GetTick>
 8005b1e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b20:	e029      	b.n	8005b76 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	f043 0210 	orr.w	r2, r3, #16
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b32:	f043 0201 	orr.w	r2, r3, #1
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e023      	b.n	8005b86 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005b3e:	f7fe fd4d 	bl	80045dc <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d914      	bls.n	8005b76 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00d      	beq.n	8005b76 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b5e:	f043 0210 	orr.w	r2, r3, #16
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6a:	f043 0201 	orr.w	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e007      	b.n	8005b86 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f003 0301 	and.w	r3, r3, #1
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1dc      	bne.n	8005b3e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
	...

08005b90 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a7a      	ldr	r2, [pc, #488]	@ (8005d88 <ADC_ConfigureBoostMode+0x1f8>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d004      	beq.n	8005bac <ADC_ConfigureBoostMode+0x1c>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a79      	ldr	r2, [pc, #484]	@ (8005d8c <ADC_ConfigureBoostMode+0x1fc>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d109      	bne.n	8005bc0 <ADC_ConfigureBoostMode+0x30>
 8005bac:	4b78      	ldr	r3, [pc, #480]	@ (8005d90 <ADC_ConfigureBoostMode+0x200>)
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	bf14      	ite	ne
 8005bb8:	2301      	movne	r3, #1
 8005bba:	2300      	moveq	r3, #0
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	e008      	b.n	8005bd2 <ADC_ConfigureBoostMode+0x42>
 8005bc0:	4b74      	ldr	r3, [pc, #464]	@ (8005d94 <ADC_ConfigureBoostMode+0x204>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d01c      	beq.n	8005c10 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005bd6:	f003 f9d1 	bl	8008f7c <HAL_RCC_GetHCLKFreq>
 8005bda:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005be4:	d010      	beq.n	8005c08 <ADC_ConfigureBoostMode+0x78>
 8005be6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bea:	d873      	bhi.n	8005cd4 <ADC_ConfigureBoostMode+0x144>
 8005bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf0:	d002      	beq.n	8005bf8 <ADC_ConfigureBoostMode+0x68>
 8005bf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bf6:	d16d      	bne.n	8005cd4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	0c1b      	lsrs	r3, r3, #16
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c04:	60fb      	str	r3, [r7, #12]
        break;
 8005c06:	e068      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	089b      	lsrs	r3, r3, #2
 8005c0c:	60fb      	str	r3, [r7, #12]
        break;
 8005c0e:	e064      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005c10:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005c14:	f04f 0100 	mov.w	r1, #0
 8005c18:	f004 fc16 	bl	800a448 <HAL_RCCEx_GetPeriphCLKFreq>
 8005c1c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005c26:	d051      	beq.n	8005ccc <ADC_ConfigureBoostMode+0x13c>
 8005c28:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005c2c:	d854      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c2e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005c32:	d047      	beq.n	8005cc4 <ADC_ConfigureBoostMode+0x134>
 8005c34:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005c38:	d84e      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c3a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005c3e:	d03d      	beq.n	8005cbc <ADC_ConfigureBoostMode+0x12c>
 8005c40:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005c44:	d848      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c4a:	d033      	beq.n	8005cb4 <ADC_ConfigureBoostMode+0x124>
 8005c4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c50:	d842      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c52:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005c56:	d029      	beq.n	8005cac <ADC_ConfigureBoostMode+0x11c>
 8005c58:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005c5c:	d83c      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c5e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005c62:	d01a      	beq.n	8005c9a <ADC_ConfigureBoostMode+0x10a>
 8005c64:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005c68:	d836      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c6a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005c6e:	d014      	beq.n	8005c9a <ADC_ConfigureBoostMode+0x10a>
 8005c70:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005c74:	d830      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c7a:	d00e      	beq.n	8005c9a <ADC_ConfigureBoostMode+0x10a>
 8005c7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c80:	d82a      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c82:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c86:	d008      	beq.n	8005c9a <ADC_ConfigureBoostMode+0x10a>
 8005c88:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c8c:	d824      	bhi.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
 8005c8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c92:	d002      	beq.n	8005c9a <ADC_ConfigureBoostMode+0x10a>
 8005c94:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c98:	d11e      	bne.n	8005cd8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	0c9b      	lsrs	r3, r3, #18
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ca8:	60fb      	str	r3, [r7, #12]
        break;
 8005caa:	e016      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	091b      	lsrs	r3, r3, #4
 8005cb0:	60fb      	str	r3, [r7, #12]
        break;
 8005cb2:	e012      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	60fb      	str	r3, [r7, #12]
        break;
 8005cba:	e00e      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	099b      	lsrs	r3, r3, #6
 8005cc0:	60fb      	str	r3, [r7, #12]
        break;
 8005cc2:	e00a      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	09db      	lsrs	r3, r3, #7
 8005cc8:	60fb      	str	r3, [r7, #12]
        break;
 8005cca:	e006      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	0a1b      	lsrs	r3, r3, #8
 8005cd0:	60fb      	str	r3, [r7, #12]
        break;
 8005cd2:	e002      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
        break;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005cd8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005cda:	f7fe fcaf 	bl	800463c <HAL_GetREVID>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d815      	bhi.n	8005d14 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4a2b      	ldr	r2, [pc, #172]	@ (8005d98 <ADC_ConfigureBoostMode+0x208>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d908      	bls.n	8005d02 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cfe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005d00:	e03e      	b.n	8005d80 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d10:	609a      	str	r2, [r3, #8]
}
 8005d12:	e035      	b.n	8005d80 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	085b      	lsrs	r3, r3, #1
 8005d18:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a1f      	ldr	r2, [pc, #124]	@ (8005d9c <ADC_ConfigureBoostMode+0x20c>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d808      	bhi.n	8005d34 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005d30:	609a      	str	r2, [r3, #8]
}
 8005d32:	e025      	b.n	8005d80 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4a1a      	ldr	r2, [pc, #104]	@ (8005da0 <ADC_ConfigureBoostMode+0x210>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d80a      	bhi.n	8005d52 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d4e:	609a      	str	r2, [r3, #8]
}
 8005d50:	e016      	b.n	8005d80 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4a13      	ldr	r2, [pc, #76]	@ (8005da4 <ADC_ConfigureBoostMode+0x214>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d80a      	bhi.n	8005d70 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d6c:	609a      	str	r2, [r3, #8]
}
 8005d6e:	e007      	b.n	8005d80 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005d7e:	609a      	str	r2, [r3, #8]
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40022000 	.word	0x40022000
 8005d8c:	40022100 	.word	0x40022100
 8005d90:	40022300 	.word	0x40022300
 8005d94:	58026300 	.word	0x58026300
 8005d98:	01312d00 	.word	0x01312d00
 8005d9c:	005f5e10 	.word	0x005f5e10
 8005da0:	00bebc20 	.word	0x00bebc20
 8005da4:	017d7840 	.word	0x017d7840

08005da8 <LL_ADC_IsEnabled>:
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <LL_ADC_IsEnabled+0x18>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e000      	b.n	8005dc2 <LL_ADC_IsEnabled+0x1a>
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
	...

08005dd0 <LL_ADC_StartCalibration>:
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	4b09      	ldr	r3, [pc, #36]	@ (8005e08 <LL_ADC_StartCalibration+0x38>)
 8005de2:	4013      	ands	r3, r2
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005df0:	430a      	orrs	r2, r1
 8005df2:	4313      	orrs	r3, r2
 8005df4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	609a      	str	r2, [r3, #8]
}
 8005dfc:	bf00      	nop
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr
 8005e08:	3ffeffc0 	.word	0x3ffeffc0

08005e0c <LL_ADC_IsCalibrationOnGoing>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e20:	d101      	bne.n	8005e26 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005e22:	2301      	movs	r3, #1
 8005e24:	e000      	b.n	8005e28 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <LL_ADC_REG_IsConversionOngoing>:
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d101      	bne.n	8005e4c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e000      	b.n	8005e4e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
	...

08005e5c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d101      	bne.n	8005e7a <HAL_ADCEx_Calibration_Start+0x1e>
 8005e76:	2302      	movs	r3, #2
 8005e78:	e04c      	b.n	8005f14 <HAL_ADCEx_Calibration_Start+0xb8>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7ff fe24 	bl	8005ad0 <ADC_Disable>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005e8c:	7dfb      	ldrb	r3, [r7, #23]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d135      	bne.n	8005efe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e96:	4b21      	ldr	r3, [pc, #132]	@ (8005f1c <HAL_ADCEx_Calibration_Start+0xc0>)
 8005e98:	4013      	ands	r3, r2
 8005e9a:	f043 0202 	orr.w	r2, r3, #2
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	68b9      	ldr	r1, [r7, #8]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff ff90 	bl	8005dd0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005eb0:	e014      	b.n	8005edc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	4a19      	ldr	r2, [pc, #100]	@ (8005f20 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d30d      	bcc.n	8005edc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec4:	f023 0312 	bic.w	r3, r3, #18
 8005ec8:	f043 0210 	orr.w	r2, r3, #16
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e01b      	b.n	8005f14 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7ff ff93 	bl	8005e0c <LL_ADC_IsCalibrationOnGoing>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1e2      	bne.n	8005eb2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef0:	f023 0303 	bic.w	r3, r3, #3
 8005ef4:	f043 0201 	orr.w	r2, r3, #1
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	655a      	str	r2, [r3, #84]	@ 0x54
 8005efc:	e005      	b.n	8005f0a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f02:	f043 0210 	orr.w	r2, r3, #16
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	ffffeefd 	.word	0xffffeefd
 8005f20:	25c3f800 	.word	0x25c3f800

08005f24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005f24:	b590      	push	{r4, r7, lr}
 8005f26:	b09f      	sub	sp, #124	@ 0x7c
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d101      	bne.n	8005f42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005f3e:	2302      	movs	r3, #2
 8005f40:	e0be      	b.n	80060c0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a5c      	ldr	r2, [pc, #368]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d102      	bne.n	8005f62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005f5c:	4b5b      	ldr	r3, [pc, #364]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	e001      	b.n	8005f66 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005f62:	2300      	movs	r3, #0
 8005f64:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10b      	bne.n	8005f84 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f70:	f043 0220 	orr.w	r2, r3, #32
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e09d      	b.n	80060c0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff ff54 	bl	8005e34 <LL_ADC_REG_IsConversionOngoing>
 8005f8c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7ff ff4e 	bl	8005e34 <LL_ADC_REG_IsConversionOngoing>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d17f      	bne.n	800609e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005f9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d17c      	bne.n	800609e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a47      	ldr	r2, [pc, #284]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d004      	beq.n	8005fb8 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a46      	ldr	r2, [pc, #280]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d101      	bne.n	8005fbc <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005fb8:	4b45      	ldr	r3, [pc, #276]	@ (80060d0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005fba:	e000      	b.n	8005fbe <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005fbc:	4b45      	ldr	r3, [pc, #276]	@ (80060d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d039      	beq.n	800603c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fd8:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a3a      	ldr	r2, [pc, #232]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d004      	beq.n	8005fee <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a38      	ldr	r2, [pc, #224]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d10e      	bne.n	800600c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005fee:	4836      	ldr	r0, [pc, #216]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005ff0:	f7ff feda 	bl	8005da8 <LL_ADC_IsEnabled>
 8005ff4:	4604      	mov	r4, r0
 8005ff6:	4835      	ldr	r0, [pc, #212]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005ff8:	f7ff fed6 	bl	8005da8 <LL_ADC_IsEnabled>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	4323      	orrs	r3, r4
 8006000:	2b00      	cmp	r3, #0
 8006002:	bf0c      	ite	eq
 8006004:	2301      	moveq	r3, #1
 8006006:	2300      	movne	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	e008      	b.n	800601e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800600c:	4832      	ldr	r0, [pc, #200]	@ (80060d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800600e:	f7ff fecb 	bl	8005da8 <LL_ADC_IsEnabled>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	bf0c      	ite	eq
 8006018:	2301      	moveq	r3, #1
 800601a:	2300      	movne	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d047      	beq.n	80060b2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	4b2d      	ldr	r3, [pc, #180]	@ (80060dc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006028:	4013      	ands	r3, r2
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	6811      	ldr	r1, [r2, #0]
 800602e:	683a      	ldr	r2, [r7, #0]
 8006030:	6892      	ldr	r2, [r2, #8]
 8006032:	430a      	orrs	r2, r1
 8006034:	431a      	orrs	r2, r3
 8006036:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006038:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800603a:	e03a      	b.n	80060b2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800603c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006044:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006046:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a1e      	ldr	r2, [pc, #120]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d004      	beq.n	800605c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1d      	ldr	r2, [pc, #116]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d10e      	bne.n	800607a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 800605c:	481a      	ldr	r0, [pc, #104]	@ (80060c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800605e:	f7ff fea3 	bl	8005da8 <LL_ADC_IsEnabled>
 8006062:	4604      	mov	r4, r0
 8006064:	4819      	ldr	r0, [pc, #100]	@ (80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006066:	f7ff fe9f 	bl	8005da8 <LL_ADC_IsEnabled>
 800606a:	4603      	mov	r3, r0
 800606c:	4323      	orrs	r3, r4
 800606e:	2b00      	cmp	r3, #0
 8006070:	bf0c      	ite	eq
 8006072:	2301      	moveq	r3, #1
 8006074:	2300      	movne	r3, #0
 8006076:	b2db      	uxtb	r3, r3
 8006078:	e008      	b.n	800608c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800607a:	4817      	ldr	r0, [pc, #92]	@ (80060d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800607c:	f7ff fe94 	bl	8005da8 <LL_ADC_IsEnabled>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	bf0c      	ite	eq
 8006086:	2301      	moveq	r3, #1
 8006088:	2300      	movne	r3, #0
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d010      	beq.n	80060b2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006090:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006092:	689a      	ldr	r2, [r3, #8]
 8006094:	4b11      	ldr	r3, [pc, #68]	@ (80060dc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006096:	4013      	ands	r3, r2
 8006098:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800609a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800609c:	e009      	b.n	80060b2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a2:	f043 0220 	orr.w	r2, r3, #32
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80060b0:	e000      	b.n	80060b4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060b2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80060bc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	377c      	adds	r7, #124	@ 0x7c
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd90      	pop	{r4, r7, pc}
 80060c8:	40022000 	.word	0x40022000
 80060cc:	40022100 	.word	0x40022100
 80060d0:	40022300 	.word	0x40022300
 80060d4:	58026300 	.word	0x58026300
 80060d8:	58026000 	.word	0x58026000
 80060dc:	fffff0e0 	.word	0xfffff0e0

080060e0 <__NVIC_SetPriorityGrouping>:
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f003 0307 	and.w	r3, r3, #7
 80060ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006120 <__NVIC_SetPriorityGrouping+0x40>)
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80060fc:	4013      	ands	r3, r2
 80060fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006108:	4b06      	ldr	r3, [pc, #24]	@ (8006124 <__NVIC_SetPriorityGrouping+0x44>)
 800610a:	4313      	orrs	r3, r2
 800610c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800610e:	4a04      	ldr	r2, [pc, #16]	@ (8006120 <__NVIC_SetPriorityGrouping+0x40>)
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	60d3      	str	r3, [r2, #12]
}
 8006114:	bf00      	nop
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	e000ed00 	.word	0xe000ed00
 8006124:	05fa0000 	.word	0x05fa0000

08006128 <__NVIC_GetPriorityGrouping>:
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800612c:	4b04      	ldr	r3, [pc, #16]	@ (8006140 <__NVIC_GetPriorityGrouping+0x18>)
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	0a1b      	lsrs	r3, r3, #8
 8006132:	f003 0307 	and.w	r3, r3, #7
}
 8006136:	4618      	mov	r0, r3
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	e000ed00 	.word	0xe000ed00

08006144 <__NVIC_EnableIRQ>:
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	4603      	mov	r3, r0
 800614c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800614e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006152:	2b00      	cmp	r3, #0
 8006154:	db0b      	blt.n	800616e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	f003 021f 	and.w	r2, r3, #31
 800615c:	4907      	ldr	r1, [pc, #28]	@ (800617c <__NVIC_EnableIRQ+0x38>)
 800615e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006162:	095b      	lsrs	r3, r3, #5
 8006164:	2001      	movs	r0, #1
 8006166:	fa00 f202 	lsl.w	r2, r0, r2
 800616a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	e000e100 	.word	0xe000e100

08006180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	4603      	mov	r3, r0
 8006188:	6039      	str	r1, [r7, #0]
 800618a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800618c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006190:	2b00      	cmp	r3, #0
 8006192:	db0a      	blt.n	80061aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	b2da      	uxtb	r2, r3
 8006198:	490c      	ldr	r1, [pc, #48]	@ (80061cc <__NVIC_SetPriority+0x4c>)
 800619a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800619e:	0112      	lsls	r2, r2, #4
 80061a0:	b2d2      	uxtb	r2, r2
 80061a2:	440b      	add	r3, r1
 80061a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80061a8:	e00a      	b.n	80061c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	4908      	ldr	r1, [pc, #32]	@ (80061d0 <__NVIC_SetPriority+0x50>)
 80061b0:	88fb      	ldrh	r3, [r7, #6]
 80061b2:	f003 030f 	and.w	r3, r3, #15
 80061b6:	3b04      	subs	r3, #4
 80061b8:	0112      	lsls	r2, r2, #4
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	440b      	add	r3, r1
 80061be:	761a      	strb	r2, [r3, #24]
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	e000e100 	.word	0xe000e100
 80061d0:	e000ed00 	.word	0xe000ed00

080061d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b089      	sub	sp, #36	@ 0x24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f003 0307 	and.w	r3, r3, #7
 80061e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	f1c3 0307 	rsb	r3, r3, #7
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	bf28      	it	cs
 80061f2:	2304      	movcs	r3, #4
 80061f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	3304      	adds	r3, #4
 80061fa:	2b06      	cmp	r3, #6
 80061fc:	d902      	bls.n	8006204 <NVIC_EncodePriority+0x30>
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	3b03      	subs	r3, #3
 8006202:	e000      	b.n	8006206 <NVIC_EncodePriority+0x32>
 8006204:	2300      	movs	r3, #0
 8006206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006208:	f04f 32ff 	mov.w	r2, #4294967295
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	fa02 f303 	lsl.w	r3, r2, r3
 8006212:	43da      	mvns	r2, r3
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	401a      	ands	r2, r3
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800621c:	f04f 31ff 	mov.w	r1, #4294967295
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	fa01 f303 	lsl.w	r3, r1, r3
 8006226:	43d9      	mvns	r1, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800622c:	4313      	orrs	r3, r2
         );
}
 800622e:	4618      	mov	r0, r3
 8006230:	3724      	adds	r7, #36	@ 0x24
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
	...

0800623c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	3b01      	subs	r3, #1
 8006248:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800624c:	d301      	bcc.n	8006252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800624e:	2301      	movs	r3, #1
 8006250:	e00f      	b.n	8006272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006252:	4a0a      	ldr	r2, [pc, #40]	@ (800627c <SysTick_Config+0x40>)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3b01      	subs	r3, #1
 8006258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800625a:	210f      	movs	r1, #15
 800625c:	f04f 30ff 	mov.w	r0, #4294967295
 8006260:	f7ff ff8e 	bl	8006180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006264:	4b05      	ldr	r3, [pc, #20]	@ (800627c <SysTick_Config+0x40>)
 8006266:	2200      	movs	r2, #0
 8006268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800626a:	4b04      	ldr	r3, [pc, #16]	@ (800627c <SysTick_Config+0x40>)
 800626c:	2207      	movs	r2, #7
 800626e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	e000e010 	.word	0xe000e010

08006280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f7ff ff29 	bl	80060e0 <__NVIC_SetPriorityGrouping>
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b086      	sub	sp, #24
 800629a:	af00      	add	r7, sp, #0
 800629c:	4603      	mov	r3, r0
 800629e:	60b9      	str	r1, [r7, #8]
 80062a0:	607a      	str	r2, [r7, #4]
 80062a2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80062a4:	f7ff ff40 	bl	8006128 <__NVIC_GetPriorityGrouping>
 80062a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	68b9      	ldr	r1, [r7, #8]
 80062ae:	6978      	ldr	r0, [r7, #20]
 80062b0:	f7ff ff90 	bl	80061d4 <NVIC_EncodePriority>
 80062b4:	4602      	mov	r2, r0
 80062b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80062ba:	4611      	mov	r1, r2
 80062bc:	4618      	mov	r0, r3
 80062be:	f7ff ff5f 	bl	8006180 <__NVIC_SetPriority>
}
 80062c2:	bf00      	nop
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b082      	sub	sp, #8
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	4603      	mov	r3, r0
 80062d2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80062d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062d8:	4618      	mov	r0, r3
 80062da:	f7ff ff33 	bl	8006144 <__NVIC_EnableIRQ>
}
 80062de:	bf00      	nop
 80062e0:	3708      	adds	r7, #8
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b082      	sub	sp, #8
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7ff ffa4 	bl	800623c <SysTick_Config>
 80062f4:	4603      	mov	r3, r0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3708      	adds	r7, #8
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006300:	b480      	push	{r7}
 8006302:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8006304:	f3bf 8f5f 	dmb	sy
}
 8006308:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800630a:	4b07      	ldr	r3, [pc, #28]	@ (8006328 <HAL_MPU_Disable+0x28>)
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	4a06      	ldr	r2, [pc, #24]	@ (8006328 <HAL_MPU_Disable+0x28>)
 8006310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006314:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006316:	4b05      	ldr	r3, [pc, #20]	@ (800632c <HAL_MPU_Disable+0x2c>)
 8006318:	2200      	movs	r2, #0
 800631a:	605a      	str	r2, [r3, #4]
}
 800631c:	bf00      	nop
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	e000ed00 	.word	0xe000ed00
 800632c:	e000ed90 	.word	0xe000ed90

08006330 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006338:	4a0b      	ldr	r2, [pc, #44]	@ (8006368 <HAL_MPU_Enable+0x38>)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f043 0301 	orr.w	r3, r3, #1
 8006340:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006342:	4b0a      	ldr	r3, [pc, #40]	@ (800636c <HAL_MPU_Enable+0x3c>)
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	4a09      	ldr	r2, [pc, #36]	@ (800636c <HAL_MPU_Enable+0x3c>)
 8006348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800634c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800634e:	f3bf 8f4f 	dsb	sy
}
 8006352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006354:	f3bf 8f6f 	isb	sy
}
 8006358:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop
 8006368:	e000ed90 	.word	0xe000ed90
 800636c:	e000ed00 	.word	0xe000ed00

08006370 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	785a      	ldrb	r2, [r3, #1]
 800637c:	4b1b      	ldr	r3, [pc, #108]	@ (80063ec <HAL_MPU_ConfigRegion+0x7c>)
 800637e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006380:	4b1a      	ldr	r3, [pc, #104]	@ (80063ec <HAL_MPU_ConfigRegion+0x7c>)
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	4a19      	ldr	r2, [pc, #100]	@ (80063ec <HAL_MPU_ConfigRegion+0x7c>)
 8006386:	f023 0301 	bic.w	r3, r3, #1
 800638a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800638c:	4a17      	ldr	r2, [pc, #92]	@ (80063ec <HAL_MPU_ConfigRegion+0x7c>)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	7b1b      	ldrb	r3, [r3, #12]
 8006398:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	7adb      	ldrb	r3, [r3, #11]
 800639e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80063a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	7a9b      	ldrb	r3, [r3, #10]
 80063a6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80063a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	7b5b      	ldrb	r3, [r3, #13]
 80063ae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80063b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	7b9b      	ldrb	r3, [r3, #14]
 80063b6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80063b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	7bdb      	ldrb	r3, [r3, #15]
 80063be:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80063c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	7a5b      	ldrb	r3, [r3, #9]
 80063c6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80063c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	7a1b      	ldrb	r3, [r3, #8]
 80063ce:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80063d0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	7812      	ldrb	r2, [r2, #0]
 80063d6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80063d8:	4a04      	ldr	r2, [pc, #16]	@ (80063ec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80063da:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80063dc:	6113      	str	r3, [r2, #16]
}
 80063de:	bf00      	nop
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	e000ed90 	.word	0xe000ed90

080063f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80063f8:	f7fe f8f0 	bl	80045dc <HAL_GetTick>
 80063fc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e2dc      	b.n	80069c2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800640e:	b2db      	uxtb	r3, r3
 8006410:	2b02      	cmp	r3, #2
 8006412:	d008      	beq.n	8006426 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2280      	movs	r2, #128	@ 0x80
 8006418:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e2cd      	b.n	80069c2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a76      	ldr	r2, [pc, #472]	@ (8006604 <HAL_DMA_Abort+0x214>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d04a      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a74      	ldr	r2, [pc, #464]	@ (8006608 <HAL_DMA_Abort+0x218>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d045      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a73      	ldr	r2, [pc, #460]	@ (800660c <HAL_DMA_Abort+0x21c>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d040      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a71      	ldr	r2, [pc, #452]	@ (8006610 <HAL_DMA_Abort+0x220>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d03b      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a70      	ldr	r2, [pc, #448]	@ (8006614 <HAL_DMA_Abort+0x224>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d036      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a6e      	ldr	r2, [pc, #440]	@ (8006618 <HAL_DMA_Abort+0x228>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d031      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a6d      	ldr	r2, [pc, #436]	@ (800661c <HAL_DMA_Abort+0x22c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d02c      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a6b      	ldr	r2, [pc, #428]	@ (8006620 <HAL_DMA_Abort+0x230>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d027      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a6a      	ldr	r2, [pc, #424]	@ (8006624 <HAL_DMA_Abort+0x234>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d022      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a68      	ldr	r2, [pc, #416]	@ (8006628 <HAL_DMA_Abort+0x238>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d01d      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a67      	ldr	r2, [pc, #412]	@ (800662c <HAL_DMA_Abort+0x23c>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d018      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a65      	ldr	r2, [pc, #404]	@ (8006630 <HAL_DMA_Abort+0x240>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d013      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a64      	ldr	r2, [pc, #400]	@ (8006634 <HAL_DMA_Abort+0x244>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00e      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a62      	ldr	r2, [pc, #392]	@ (8006638 <HAL_DMA_Abort+0x248>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d009      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a61      	ldr	r2, [pc, #388]	@ (800663c <HAL_DMA_Abort+0x24c>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d004      	beq.n	80064c6 <HAL_DMA_Abort+0xd6>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a5f      	ldr	r2, [pc, #380]	@ (8006640 <HAL_DMA_Abort+0x250>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d101      	bne.n	80064ca <HAL_DMA_Abort+0xda>
 80064c6:	2301      	movs	r3, #1
 80064c8:	e000      	b.n	80064cc <HAL_DMA_Abort+0xdc>
 80064ca:	2300      	movs	r3, #0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d013      	beq.n	80064f8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 021e 	bic.w	r2, r2, #30
 80064de:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695a      	ldr	r2, [r3, #20]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064ee:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	617b      	str	r3, [r7, #20]
 80064f6:	e00a      	b.n	800650e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 020e 	bic.w	r2, r2, #14
 8006506:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a3c      	ldr	r2, [pc, #240]	@ (8006604 <HAL_DMA_Abort+0x214>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d072      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a3a      	ldr	r2, [pc, #232]	@ (8006608 <HAL_DMA_Abort+0x218>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d06d      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a39      	ldr	r2, [pc, #228]	@ (800660c <HAL_DMA_Abort+0x21c>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d068      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a37      	ldr	r2, [pc, #220]	@ (8006610 <HAL_DMA_Abort+0x220>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d063      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a36      	ldr	r2, [pc, #216]	@ (8006614 <HAL_DMA_Abort+0x224>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d05e      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a34      	ldr	r2, [pc, #208]	@ (8006618 <HAL_DMA_Abort+0x228>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d059      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a33      	ldr	r2, [pc, #204]	@ (800661c <HAL_DMA_Abort+0x22c>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d054      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a31      	ldr	r2, [pc, #196]	@ (8006620 <HAL_DMA_Abort+0x230>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d04f      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a30      	ldr	r2, [pc, #192]	@ (8006624 <HAL_DMA_Abort+0x234>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d04a      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a2e      	ldr	r2, [pc, #184]	@ (8006628 <HAL_DMA_Abort+0x238>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d045      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a2d      	ldr	r2, [pc, #180]	@ (800662c <HAL_DMA_Abort+0x23c>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d040      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a2b      	ldr	r2, [pc, #172]	@ (8006630 <HAL_DMA_Abort+0x240>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d03b      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a2a      	ldr	r2, [pc, #168]	@ (8006634 <HAL_DMA_Abort+0x244>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d036      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a28      	ldr	r2, [pc, #160]	@ (8006638 <HAL_DMA_Abort+0x248>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d031      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a27      	ldr	r2, [pc, #156]	@ (800663c <HAL_DMA_Abort+0x24c>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d02c      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a25      	ldr	r2, [pc, #148]	@ (8006640 <HAL_DMA_Abort+0x250>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d027      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a24      	ldr	r2, [pc, #144]	@ (8006644 <HAL_DMA_Abort+0x254>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d022      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a22      	ldr	r2, [pc, #136]	@ (8006648 <HAL_DMA_Abort+0x258>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d01d      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a21      	ldr	r2, [pc, #132]	@ (800664c <HAL_DMA_Abort+0x25c>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d018      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006650 <HAL_DMA_Abort+0x260>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d013      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a1e      	ldr	r2, [pc, #120]	@ (8006654 <HAL_DMA_Abort+0x264>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00e      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006658 <HAL_DMA_Abort+0x268>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d009      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a1b      	ldr	r2, [pc, #108]	@ (800665c <HAL_DMA_Abort+0x26c>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d004      	beq.n	80065fe <HAL_DMA_Abort+0x20e>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a19      	ldr	r2, [pc, #100]	@ (8006660 <HAL_DMA_Abort+0x270>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d132      	bne.n	8006664 <HAL_DMA_Abort+0x274>
 80065fe:	2301      	movs	r3, #1
 8006600:	e031      	b.n	8006666 <HAL_DMA_Abort+0x276>
 8006602:	bf00      	nop
 8006604:	40020010 	.word	0x40020010
 8006608:	40020028 	.word	0x40020028
 800660c:	40020040 	.word	0x40020040
 8006610:	40020058 	.word	0x40020058
 8006614:	40020070 	.word	0x40020070
 8006618:	40020088 	.word	0x40020088
 800661c:	400200a0 	.word	0x400200a0
 8006620:	400200b8 	.word	0x400200b8
 8006624:	40020410 	.word	0x40020410
 8006628:	40020428 	.word	0x40020428
 800662c:	40020440 	.word	0x40020440
 8006630:	40020458 	.word	0x40020458
 8006634:	40020470 	.word	0x40020470
 8006638:	40020488 	.word	0x40020488
 800663c:	400204a0 	.word	0x400204a0
 8006640:	400204b8 	.word	0x400204b8
 8006644:	58025408 	.word	0x58025408
 8006648:	5802541c 	.word	0x5802541c
 800664c:	58025430 	.word	0x58025430
 8006650:	58025444 	.word	0x58025444
 8006654:	58025458 	.word	0x58025458
 8006658:	5802546c 	.word	0x5802546c
 800665c:	58025480 	.word	0x58025480
 8006660:	58025494 	.word	0x58025494
 8006664:	2300      	movs	r3, #0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d007      	beq.n	800667a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006678:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a6d      	ldr	r2, [pc, #436]	@ (8006834 <HAL_DMA_Abort+0x444>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d04a      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a6b      	ldr	r2, [pc, #428]	@ (8006838 <HAL_DMA_Abort+0x448>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d045      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a6a      	ldr	r2, [pc, #424]	@ (800683c <HAL_DMA_Abort+0x44c>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d040      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a68      	ldr	r2, [pc, #416]	@ (8006840 <HAL_DMA_Abort+0x450>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d03b      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a67      	ldr	r2, [pc, #412]	@ (8006844 <HAL_DMA_Abort+0x454>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d036      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a65      	ldr	r2, [pc, #404]	@ (8006848 <HAL_DMA_Abort+0x458>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d031      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a64      	ldr	r2, [pc, #400]	@ (800684c <HAL_DMA_Abort+0x45c>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d02c      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a62      	ldr	r2, [pc, #392]	@ (8006850 <HAL_DMA_Abort+0x460>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d027      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a61      	ldr	r2, [pc, #388]	@ (8006854 <HAL_DMA_Abort+0x464>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d022      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a5f      	ldr	r2, [pc, #380]	@ (8006858 <HAL_DMA_Abort+0x468>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d01d      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a5e      	ldr	r2, [pc, #376]	@ (800685c <HAL_DMA_Abort+0x46c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d018      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a5c      	ldr	r2, [pc, #368]	@ (8006860 <HAL_DMA_Abort+0x470>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d013      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a5b      	ldr	r2, [pc, #364]	@ (8006864 <HAL_DMA_Abort+0x474>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d00e      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a59      	ldr	r2, [pc, #356]	@ (8006868 <HAL_DMA_Abort+0x478>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d009      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a58      	ldr	r2, [pc, #352]	@ (800686c <HAL_DMA_Abort+0x47c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d004      	beq.n	800671a <HAL_DMA_Abort+0x32a>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a56      	ldr	r2, [pc, #344]	@ (8006870 <HAL_DMA_Abort+0x480>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d108      	bne.n	800672c <HAL_DMA_Abort+0x33c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 0201 	bic.w	r2, r2, #1
 8006728:	601a      	str	r2, [r3, #0]
 800672a:	e007      	b.n	800673c <HAL_DMA_Abort+0x34c>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0201 	bic.w	r2, r2, #1
 800673a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800673c:	e013      	b.n	8006766 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800673e:	f7fd ff4d 	bl	80045dc <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	2b05      	cmp	r3, #5
 800674a:	d90c      	bls.n	8006766 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2220      	movs	r2, #32
 8006750:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2203      	movs	r2, #3
 8006756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e12d      	b.n	80069c2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1e5      	bne.n	800673e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a2f      	ldr	r2, [pc, #188]	@ (8006834 <HAL_DMA_Abort+0x444>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d04a      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a2d      	ldr	r2, [pc, #180]	@ (8006838 <HAL_DMA_Abort+0x448>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d045      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a2c      	ldr	r2, [pc, #176]	@ (800683c <HAL_DMA_Abort+0x44c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d040      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a2a      	ldr	r2, [pc, #168]	@ (8006840 <HAL_DMA_Abort+0x450>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d03b      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a29      	ldr	r2, [pc, #164]	@ (8006844 <HAL_DMA_Abort+0x454>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d036      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a27      	ldr	r2, [pc, #156]	@ (8006848 <HAL_DMA_Abort+0x458>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d031      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a26      	ldr	r2, [pc, #152]	@ (800684c <HAL_DMA_Abort+0x45c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d02c      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a24      	ldr	r2, [pc, #144]	@ (8006850 <HAL_DMA_Abort+0x460>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d027      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a23      	ldr	r2, [pc, #140]	@ (8006854 <HAL_DMA_Abort+0x464>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d022      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a21      	ldr	r2, [pc, #132]	@ (8006858 <HAL_DMA_Abort+0x468>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d01d      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a20      	ldr	r2, [pc, #128]	@ (800685c <HAL_DMA_Abort+0x46c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d018      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006860 <HAL_DMA_Abort+0x470>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d013      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006864 <HAL_DMA_Abort+0x474>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d00e      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006868 <HAL_DMA_Abort+0x478>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d009      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1a      	ldr	r2, [pc, #104]	@ (800686c <HAL_DMA_Abort+0x47c>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d004      	beq.n	8006812 <HAL_DMA_Abort+0x422>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a18      	ldr	r2, [pc, #96]	@ (8006870 <HAL_DMA_Abort+0x480>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d101      	bne.n	8006816 <HAL_DMA_Abort+0x426>
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <HAL_DMA_Abort+0x428>
 8006816:	2300      	movs	r3, #0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d02b      	beq.n	8006874 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006820:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006826:	f003 031f 	and.w	r3, r3, #31
 800682a:	223f      	movs	r2, #63	@ 0x3f
 800682c:	409a      	lsls	r2, r3
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	609a      	str	r2, [r3, #8]
 8006832:	e02a      	b.n	800688a <HAL_DMA_Abort+0x49a>
 8006834:	40020010 	.word	0x40020010
 8006838:	40020028 	.word	0x40020028
 800683c:	40020040 	.word	0x40020040
 8006840:	40020058 	.word	0x40020058
 8006844:	40020070 	.word	0x40020070
 8006848:	40020088 	.word	0x40020088
 800684c:	400200a0 	.word	0x400200a0
 8006850:	400200b8 	.word	0x400200b8
 8006854:	40020410 	.word	0x40020410
 8006858:	40020428 	.word	0x40020428
 800685c:	40020440 	.word	0x40020440
 8006860:	40020458 	.word	0x40020458
 8006864:	40020470 	.word	0x40020470
 8006868:	40020488 	.word	0x40020488
 800686c:	400204a0 	.word	0x400204a0
 8006870:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006878:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800687e:	f003 031f 	and.w	r3, r3, #31
 8006882:	2201      	movs	r2, #1
 8006884:	409a      	lsls	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a4f      	ldr	r2, [pc, #316]	@ (80069cc <HAL_DMA_Abort+0x5dc>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d072      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a4d      	ldr	r2, [pc, #308]	@ (80069d0 <HAL_DMA_Abort+0x5e0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d06d      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a4c      	ldr	r2, [pc, #304]	@ (80069d4 <HAL_DMA_Abort+0x5e4>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d068      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a4a      	ldr	r2, [pc, #296]	@ (80069d8 <HAL_DMA_Abort+0x5e8>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d063      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a49      	ldr	r2, [pc, #292]	@ (80069dc <HAL_DMA_Abort+0x5ec>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d05e      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a47      	ldr	r2, [pc, #284]	@ (80069e0 <HAL_DMA_Abort+0x5f0>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d059      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a46      	ldr	r2, [pc, #280]	@ (80069e4 <HAL_DMA_Abort+0x5f4>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d054      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a44      	ldr	r2, [pc, #272]	@ (80069e8 <HAL_DMA_Abort+0x5f8>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d04f      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a43      	ldr	r2, [pc, #268]	@ (80069ec <HAL_DMA_Abort+0x5fc>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d04a      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a41      	ldr	r2, [pc, #260]	@ (80069f0 <HAL_DMA_Abort+0x600>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d045      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a40      	ldr	r2, [pc, #256]	@ (80069f4 <HAL_DMA_Abort+0x604>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d040      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a3e      	ldr	r2, [pc, #248]	@ (80069f8 <HAL_DMA_Abort+0x608>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d03b      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a3d      	ldr	r2, [pc, #244]	@ (80069fc <HAL_DMA_Abort+0x60c>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d036      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a3b      	ldr	r2, [pc, #236]	@ (8006a00 <HAL_DMA_Abort+0x610>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d031      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a3a      	ldr	r2, [pc, #232]	@ (8006a04 <HAL_DMA_Abort+0x614>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d02c      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a38      	ldr	r2, [pc, #224]	@ (8006a08 <HAL_DMA_Abort+0x618>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d027      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a37      	ldr	r2, [pc, #220]	@ (8006a0c <HAL_DMA_Abort+0x61c>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d022      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a35      	ldr	r2, [pc, #212]	@ (8006a10 <HAL_DMA_Abort+0x620>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d01d      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a34      	ldr	r2, [pc, #208]	@ (8006a14 <HAL_DMA_Abort+0x624>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d018      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a32      	ldr	r2, [pc, #200]	@ (8006a18 <HAL_DMA_Abort+0x628>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d013      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a31      	ldr	r2, [pc, #196]	@ (8006a1c <HAL_DMA_Abort+0x62c>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d00e      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a2f      	ldr	r2, [pc, #188]	@ (8006a20 <HAL_DMA_Abort+0x630>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d009      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a2e      	ldr	r2, [pc, #184]	@ (8006a24 <HAL_DMA_Abort+0x634>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d004      	beq.n	800697a <HAL_DMA_Abort+0x58a>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a2c      	ldr	r2, [pc, #176]	@ (8006a28 <HAL_DMA_Abort+0x638>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d101      	bne.n	800697e <HAL_DMA_Abort+0x58e>
 800697a:	2301      	movs	r3, #1
 800697c:	e000      	b.n	8006980 <HAL_DMA_Abort+0x590>
 800697e:	2300      	movs	r3, #0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d015      	beq.n	80069b0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800698c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00c      	beq.n	80069b0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069a4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069ae:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3718      	adds	r7, #24
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	40020010 	.word	0x40020010
 80069d0:	40020028 	.word	0x40020028
 80069d4:	40020040 	.word	0x40020040
 80069d8:	40020058 	.word	0x40020058
 80069dc:	40020070 	.word	0x40020070
 80069e0:	40020088 	.word	0x40020088
 80069e4:	400200a0 	.word	0x400200a0
 80069e8:	400200b8 	.word	0x400200b8
 80069ec:	40020410 	.word	0x40020410
 80069f0:	40020428 	.word	0x40020428
 80069f4:	40020440 	.word	0x40020440
 80069f8:	40020458 	.word	0x40020458
 80069fc:	40020470 	.word	0x40020470
 8006a00:	40020488 	.word	0x40020488
 8006a04:	400204a0 	.word	0x400204a0
 8006a08:	400204b8 	.word	0x400204b8
 8006a0c:	58025408 	.word	0x58025408
 8006a10:	5802541c 	.word	0x5802541c
 8006a14:	58025430 	.word	0x58025430
 8006a18:	58025444 	.word	0x58025444
 8006a1c:	58025458 	.word	0x58025458
 8006a20:	5802546c 	.word	0x5802546c
 8006a24:	58025480 	.word	0x58025480
 8006a28:	58025494 	.word	0x58025494

08006a2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e237      	b.n	8006eae <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d004      	beq.n	8006a54 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2280      	movs	r2, #128	@ 0x80
 8006a4e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e22c      	b.n	8006eae <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a5c      	ldr	r2, [pc, #368]	@ (8006bcc <HAL_DMA_Abort_IT+0x1a0>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d04a      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a5b      	ldr	r2, [pc, #364]	@ (8006bd0 <HAL_DMA_Abort_IT+0x1a4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d045      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a59      	ldr	r2, [pc, #356]	@ (8006bd4 <HAL_DMA_Abort_IT+0x1a8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d040      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a58      	ldr	r2, [pc, #352]	@ (8006bd8 <HAL_DMA_Abort_IT+0x1ac>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d03b      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a56      	ldr	r2, [pc, #344]	@ (8006bdc <HAL_DMA_Abort_IT+0x1b0>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d036      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a55      	ldr	r2, [pc, #340]	@ (8006be0 <HAL_DMA_Abort_IT+0x1b4>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d031      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a53      	ldr	r2, [pc, #332]	@ (8006be4 <HAL_DMA_Abort_IT+0x1b8>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d02c      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a52      	ldr	r2, [pc, #328]	@ (8006be8 <HAL_DMA_Abort_IT+0x1bc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d027      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a50      	ldr	r2, [pc, #320]	@ (8006bec <HAL_DMA_Abort_IT+0x1c0>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d022      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8006bf0 <HAL_DMA_Abort_IT+0x1c4>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d01d      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a4d      	ldr	r2, [pc, #308]	@ (8006bf4 <HAL_DMA_Abort_IT+0x1c8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d018      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a4c      	ldr	r2, [pc, #304]	@ (8006bf8 <HAL_DMA_Abort_IT+0x1cc>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d013      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8006bfc <HAL_DMA_Abort_IT+0x1d0>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d00e      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a49      	ldr	r2, [pc, #292]	@ (8006c00 <HAL_DMA_Abort_IT+0x1d4>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d009      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a47      	ldr	r2, [pc, #284]	@ (8006c04 <HAL_DMA_Abort_IT+0x1d8>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d004      	beq.n	8006af4 <HAL_DMA_Abort_IT+0xc8>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a46      	ldr	r2, [pc, #280]	@ (8006c08 <HAL_DMA_Abort_IT+0x1dc>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d101      	bne.n	8006af8 <HAL_DMA_Abort_IT+0xcc>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e000      	b.n	8006afa <HAL_DMA_Abort_IT+0xce>
 8006af8:	2300      	movs	r3, #0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 8086 	beq.w	8006c0c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2204      	movs	r2, #4
 8006b04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a2f      	ldr	r2, [pc, #188]	@ (8006bcc <HAL_DMA_Abort_IT+0x1a0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d04a      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a2e      	ldr	r2, [pc, #184]	@ (8006bd0 <HAL_DMA_Abort_IT+0x1a4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d045      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a2c      	ldr	r2, [pc, #176]	@ (8006bd4 <HAL_DMA_Abort_IT+0x1a8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d040      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8006bd8 <HAL_DMA_Abort_IT+0x1ac>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d03b      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a29      	ldr	r2, [pc, #164]	@ (8006bdc <HAL_DMA_Abort_IT+0x1b0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d036      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a28      	ldr	r2, [pc, #160]	@ (8006be0 <HAL_DMA_Abort_IT+0x1b4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d031      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a26      	ldr	r2, [pc, #152]	@ (8006be4 <HAL_DMA_Abort_IT+0x1b8>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d02c      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a25      	ldr	r2, [pc, #148]	@ (8006be8 <HAL_DMA_Abort_IT+0x1bc>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d027      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a23      	ldr	r2, [pc, #140]	@ (8006bec <HAL_DMA_Abort_IT+0x1c0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d022      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a22      	ldr	r2, [pc, #136]	@ (8006bf0 <HAL_DMA_Abort_IT+0x1c4>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d01d      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a20      	ldr	r2, [pc, #128]	@ (8006bf4 <HAL_DMA_Abort_IT+0x1c8>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d018      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8006bf8 <HAL_DMA_Abort_IT+0x1cc>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d013      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1d      	ldr	r2, [pc, #116]	@ (8006bfc <HAL_DMA_Abort_IT+0x1d0>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d00e      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006c00 <HAL_DMA_Abort_IT+0x1d4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d009      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1a      	ldr	r2, [pc, #104]	@ (8006c04 <HAL_DMA_Abort_IT+0x1d8>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d004      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x17c>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a19      	ldr	r2, [pc, #100]	@ (8006c08 <HAL_DMA_Abort_IT+0x1dc>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d108      	bne.n	8006bba <HAL_DMA_Abort_IT+0x18e>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0201 	bic.w	r2, r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	e178      	b.n	8006eac <HAL_DMA_Abort_IT+0x480>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e16f      	b.n	8006eac <HAL_DMA_Abort_IT+0x480>
 8006bcc:	40020010 	.word	0x40020010
 8006bd0:	40020028 	.word	0x40020028
 8006bd4:	40020040 	.word	0x40020040
 8006bd8:	40020058 	.word	0x40020058
 8006bdc:	40020070 	.word	0x40020070
 8006be0:	40020088 	.word	0x40020088
 8006be4:	400200a0 	.word	0x400200a0
 8006be8:	400200b8 	.word	0x400200b8
 8006bec:	40020410 	.word	0x40020410
 8006bf0:	40020428 	.word	0x40020428
 8006bf4:	40020440 	.word	0x40020440
 8006bf8:	40020458 	.word	0x40020458
 8006bfc:	40020470 	.word	0x40020470
 8006c00:	40020488 	.word	0x40020488
 8006c04:	400204a0 	.word	0x400204a0
 8006c08:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 020e 	bic.w	r2, r2, #14
 8006c1a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a6c      	ldr	r2, [pc, #432]	@ (8006dd4 <HAL_DMA_Abort_IT+0x3a8>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d04a      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a6b      	ldr	r2, [pc, #428]	@ (8006dd8 <HAL_DMA_Abort_IT+0x3ac>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d045      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a69      	ldr	r2, [pc, #420]	@ (8006ddc <HAL_DMA_Abort_IT+0x3b0>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d040      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a68      	ldr	r2, [pc, #416]	@ (8006de0 <HAL_DMA_Abort_IT+0x3b4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d03b      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a66      	ldr	r2, [pc, #408]	@ (8006de4 <HAL_DMA_Abort_IT+0x3b8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d036      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a65      	ldr	r2, [pc, #404]	@ (8006de8 <HAL_DMA_Abort_IT+0x3bc>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d031      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a63      	ldr	r2, [pc, #396]	@ (8006dec <HAL_DMA_Abort_IT+0x3c0>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d02c      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a62      	ldr	r2, [pc, #392]	@ (8006df0 <HAL_DMA_Abort_IT+0x3c4>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d027      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a60      	ldr	r2, [pc, #384]	@ (8006df4 <HAL_DMA_Abort_IT+0x3c8>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d022      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a5f      	ldr	r2, [pc, #380]	@ (8006df8 <HAL_DMA_Abort_IT+0x3cc>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d01d      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a5d      	ldr	r2, [pc, #372]	@ (8006dfc <HAL_DMA_Abort_IT+0x3d0>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d018      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a5c      	ldr	r2, [pc, #368]	@ (8006e00 <HAL_DMA_Abort_IT+0x3d4>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d013      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a5a      	ldr	r2, [pc, #360]	@ (8006e04 <HAL_DMA_Abort_IT+0x3d8>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00e      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a59      	ldr	r2, [pc, #356]	@ (8006e08 <HAL_DMA_Abort_IT+0x3dc>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d009      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a57      	ldr	r2, [pc, #348]	@ (8006e0c <HAL_DMA_Abort_IT+0x3e0>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d004      	beq.n	8006cbc <HAL_DMA_Abort_IT+0x290>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a56      	ldr	r2, [pc, #344]	@ (8006e10 <HAL_DMA_Abort_IT+0x3e4>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d108      	bne.n	8006cce <HAL_DMA_Abort_IT+0x2a2>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f022 0201 	bic.w	r2, r2, #1
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	e007      	b.n	8006cde <HAL_DMA_Abort_IT+0x2b2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0201 	bic.w	r2, r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a3c      	ldr	r2, [pc, #240]	@ (8006dd4 <HAL_DMA_Abort_IT+0x3a8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d072      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a3a      	ldr	r2, [pc, #232]	@ (8006dd8 <HAL_DMA_Abort_IT+0x3ac>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d06d      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a39      	ldr	r2, [pc, #228]	@ (8006ddc <HAL_DMA_Abort_IT+0x3b0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d068      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a37      	ldr	r2, [pc, #220]	@ (8006de0 <HAL_DMA_Abort_IT+0x3b4>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d063      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a36      	ldr	r2, [pc, #216]	@ (8006de4 <HAL_DMA_Abort_IT+0x3b8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d05e      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a34      	ldr	r2, [pc, #208]	@ (8006de8 <HAL_DMA_Abort_IT+0x3bc>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d059      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a33      	ldr	r2, [pc, #204]	@ (8006dec <HAL_DMA_Abort_IT+0x3c0>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d054      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a31      	ldr	r2, [pc, #196]	@ (8006df0 <HAL_DMA_Abort_IT+0x3c4>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d04f      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a30      	ldr	r2, [pc, #192]	@ (8006df4 <HAL_DMA_Abort_IT+0x3c8>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d04a      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a2e      	ldr	r2, [pc, #184]	@ (8006df8 <HAL_DMA_Abort_IT+0x3cc>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d045      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a2d      	ldr	r2, [pc, #180]	@ (8006dfc <HAL_DMA_Abort_IT+0x3d0>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d040      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a2b      	ldr	r2, [pc, #172]	@ (8006e00 <HAL_DMA_Abort_IT+0x3d4>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d03b      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e04 <HAL_DMA_Abort_IT+0x3d8>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d036      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a28      	ldr	r2, [pc, #160]	@ (8006e08 <HAL_DMA_Abort_IT+0x3dc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d031      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a27      	ldr	r2, [pc, #156]	@ (8006e0c <HAL_DMA_Abort_IT+0x3e0>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d02c      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a25      	ldr	r2, [pc, #148]	@ (8006e10 <HAL_DMA_Abort_IT+0x3e4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d027      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a24      	ldr	r2, [pc, #144]	@ (8006e14 <HAL_DMA_Abort_IT+0x3e8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d022      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a22      	ldr	r2, [pc, #136]	@ (8006e18 <HAL_DMA_Abort_IT+0x3ec>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d01d      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a21      	ldr	r2, [pc, #132]	@ (8006e1c <HAL_DMA_Abort_IT+0x3f0>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d018      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a1f      	ldr	r2, [pc, #124]	@ (8006e20 <HAL_DMA_Abort_IT+0x3f4>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d013      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a1e      	ldr	r2, [pc, #120]	@ (8006e24 <HAL_DMA_Abort_IT+0x3f8>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d00e      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a1c      	ldr	r2, [pc, #112]	@ (8006e28 <HAL_DMA_Abort_IT+0x3fc>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d009      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8006e2c <HAL_DMA_Abort_IT+0x400>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d004      	beq.n	8006dce <HAL_DMA_Abort_IT+0x3a2>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a19      	ldr	r2, [pc, #100]	@ (8006e30 <HAL_DMA_Abort_IT+0x404>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d132      	bne.n	8006e34 <HAL_DMA_Abort_IT+0x408>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e031      	b.n	8006e36 <HAL_DMA_Abort_IT+0x40a>
 8006dd2:	bf00      	nop
 8006dd4:	40020010 	.word	0x40020010
 8006dd8:	40020028 	.word	0x40020028
 8006ddc:	40020040 	.word	0x40020040
 8006de0:	40020058 	.word	0x40020058
 8006de4:	40020070 	.word	0x40020070
 8006de8:	40020088 	.word	0x40020088
 8006dec:	400200a0 	.word	0x400200a0
 8006df0:	400200b8 	.word	0x400200b8
 8006df4:	40020410 	.word	0x40020410
 8006df8:	40020428 	.word	0x40020428
 8006dfc:	40020440 	.word	0x40020440
 8006e00:	40020458 	.word	0x40020458
 8006e04:	40020470 	.word	0x40020470
 8006e08:	40020488 	.word	0x40020488
 8006e0c:	400204a0 	.word	0x400204a0
 8006e10:	400204b8 	.word	0x400204b8
 8006e14:	58025408 	.word	0x58025408
 8006e18:	5802541c 	.word	0x5802541c
 8006e1c:	58025430 	.word	0x58025430
 8006e20:	58025444 	.word	0x58025444
 8006e24:	58025458 	.word	0x58025458
 8006e28:	5802546c 	.word	0x5802546c
 8006e2c:	58025480 	.word	0x58025480
 8006e30:	58025494 	.word	0x58025494
 8006e34:	2300      	movs	r3, #0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d028      	beq.n	8006e8c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e48:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e54:	f003 031f 	and.w	r3, r3, #31
 8006e58:	2201      	movs	r2, #1
 8006e5a:	409a      	lsls	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006e68:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00c      	beq.n	8006e8c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e80:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006e8a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d003      	beq.n	8006eac <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop

08006eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b089      	sub	sp, #36	@ 0x24
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006ec6:	4b89      	ldr	r3, [pc, #548]	@ (80070ec <HAL_GPIO_Init+0x234>)
 8006ec8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006eca:	e194      	b.n	80071f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed8:	4013      	ands	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 8186 	beq.w	80071f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	f003 0303 	and.w	r3, r3, #3
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d005      	beq.n	8006efc <HAL_GPIO_Init+0x44>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f003 0303 	and.w	r3, r3, #3
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d130      	bne.n	8006f5e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	2203      	movs	r2, #3
 8006f08:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0c:	43db      	mvns	r3, r3
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	4013      	ands	r3, r2
 8006f12:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	005b      	lsls	r3, r3, #1
 8006f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f20:	69ba      	ldr	r2, [r7, #24]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	69ba      	ldr	r2, [r7, #24]
 8006f2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006f32:	2201      	movs	r2, #1
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3a:	43db      	mvns	r3, r3
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	4013      	ands	r3, r2
 8006f40:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	091b      	lsrs	r3, r3, #4
 8006f48:	f003 0201 	and.w	r2, r3, #1
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f52:	69ba      	ldr	r2, [r7, #24]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	f003 0303 	and.w	r3, r3, #3
 8006f66:	2b03      	cmp	r3, #3
 8006f68:	d017      	beq.n	8006f9a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	2203      	movs	r2, #3
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	43db      	mvns	r3, r3
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	689a      	ldr	r2, [r3, #8]
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	005b      	lsls	r3, r3, #1
 8006f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	69ba      	ldr	r2, [r7, #24]
 8006f98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	2b02      	cmp	r3, #2
 8006fa4:	d123      	bne.n	8006fee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	08da      	lsrs	r2, r3, #3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3208      	adds	r2, #8
 8006fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	f003 0307 	and.w	r3, r3, #7
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	220f      	movs	r2, #15
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	43db      	mvns	r3, r3
 8006fc4:	69ba      	ldr	r2, [r7, #24]
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	691a      	ldr	r2, [r3, #16]
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	f003 0307 	and.w	r3, r3, #7
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fda:	69ba      	ldr	r2, [r7, #24]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	08da      	lsrs	r2, r3, #3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3208      	adds	r2, #8
 8006fe8:	69b9      	ldr	r1, [r7, #24]
 8006fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	005b      	lsls	r3, r3, #1
 8006ff8:	2203      	movs	r2, #3
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	43db      	mvns	r3, r3
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	4013      	ands	r3, r2
 8007004:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f003 0203 	and.w	r2, r3, #3
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	005b      	lsls	r3, r3, #1
 8007012:	fa02 f303 	lsl.w	r3, r2, r3
 8007016:	69ba      	ldr	r2, [r7, #24]
 8007018:	4313      	orrs	r3, r2
 800701a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 80e0 	beq.w	80071f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007030:	4b2f      	ldr	r3, [pc, #188]	@ (80070f0 <HAL_GPIO_Init+0x238>)
 8007032:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007036:	4a2e      	ldr	r2, [pc, #184]	@ (80070f0 <HAL_GPIO_Init+0x238>)
 8007038:	f043 0302 	orr.w	r3, r3, #2
 800703c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007040:	4b2b      	ldr	r3, [pc, #172]	@ (80070f0 <HAL_GPIO_Init+0x238>)
 8007042:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	60fb      	str	r3, [r7, #12]
 800704c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800704e:	4a29      	ldr	r2, [pc, #164]	@ (80070f4 <HAL_GPIO_Init+0x23c>)
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	089b      	lsrs	r3, r3, #2
 8007054:	3302      	adds	r3, #2
 8007056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800705a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	f003 0303 	and.w	r3, r3, #3
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	220f      	movs	r2, #15
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	43db      	mvns	r3, r3
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	4013      	ands	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a20      	ldr	r2, [pc, #128]	@ (80070f8 <HAL_GPIO_Init+0x240>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d052      	beq.n	8007120 <HAL_GPIO_Init+0x268>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a1f      	ldr	r2, [pc, #124]	@ (80070fc <HAL_GPIO_Init+0x244>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d031      	beq.n	80070e6 <HAL_GPIO_Init+0x22e>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a1e      	ldr	r2, [pc, #120]	@ (8007100 <HAL_GPIO_Init+0x248>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d02b      	beq.n	80070e2 <HAL_GPIO_Init+0x22a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a1d      	ldr	r2, [pc, #116]	@ (8007104 <HAL_GPIO_Init+0x24c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d025      	beq.n	80070de <HAL_GPIO_Init+0x226>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a1c      	ldr	r2, [pc, #112]	@ (8007108 <HAL_GPIO_Init+0x250>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d01f      	beq.n	80070da <HAL_GPIO_Init+0x222>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a1b      	ldr	r2, [pc, #108]	@ (800710c <HAL_GPIO_Init+0x254>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d019      	beq.n	80070d6 <HAL_GPIO_Init+0x21e>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a1a      	ldr	r2, [pc, #104]	@ (8007110 <HAL_GPIO_Init+0x258>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d013      	beq.n	80070d2 <HAL_GPIO_Init+0x21a>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a19      	ldr	r2, [pc, #100]	@ (8007114 <HAL_GPIO_Init+0x25c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d00d      	beq.n	80070ce <HAL_GPIO_Init+0x216>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a18      	ldr	r2, [pc, #96]	@ (8007118 <HAL_GPIO_Init+0x260>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d007      	beq.n	80070ca <HAL_GPIO_Init+0x212>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a17      	ldr	r2, [pc, #92]	@ (800711c <HAL_GPIO_Init+0x264>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d101      	bne.n	80070c6 <HAL_GPIO_Init+0x20e>
 80070c2:	2309      	movs	r3, #9
 80070c4:	e02d      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070c6:	230a      	movs	r3, #10
 80070c8:	e02b      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070ca:	2308      	movs	r3, #8
 80070cc:	e029      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070ce:	2307      	movs	r3, #7
 80070d0:	e027      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070d2:	2306      	movs	r3, #6
 80070d4:	e025      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070d6:	2305      	movs	r3, #5
 80070d8:	e023      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070da:	2304      	movs	r3, #4
 80070dc:	e021      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070de:	2303      	movs	r3, #3
 80070e0:	e01f      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070e2:	2302      	movs	r3, #2
 80070e4:	e01d      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070e6:	2301      	movs	r3, #1
 80070e8:	e01b      	b.n	8007122 <HAL_GPIO_Init+0x26a>
 80070ea:	bf00      	nop
 80070ec:	58000080 	.word	0x58000080
 80070f0:	58024400 	.word	0x58024400
 80070f4:	58000400 	.word	0x58000400
 80070f8:	58020000 	.word	0x58020000
 80070fc:	58020400 	.word	0x58020400
 8007100:	58020800 	.word	0x58020800
 8007104:	58020c00 	.word	0x58020c00
 8007108:	58021000 	.word	0x58021000
 800710c:	58021400 	.word	0x58021400
 8007110:	58021800 	.word	0x58021800
 8007114:	58021c00 	.word	0x58021c00
 8007118:	58022000 	.word	0x58022000
 800711c:	58022400 	.word	0x58022400
 8007120:	2300      	movs	r3, #0
 8007122:	69fa      	ldr	r2, [r7, #28]
 8007124:	f002 0203 	and.w	r2, r2, #3
 8007128:	0092      	lsls	r2, r2, #2
 800712a:	4093      	lsls	r3, r2
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	4313      	orrs	r3, r2
 8007130:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007132:	4938      	ldr	r1, [pc, #224]	@ (8007214 <HAL_GPIO_Init+0x35c>)
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	089b      	lsrs	r3, r3, #2
 8007138:	3302      	adds	r3, #2
 800713a:	69ba      	ldr	r2, [r7, #24]
 800713c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007140:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	43db      	mvns	r3, r3
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	4013      	ands	r3, r2
 8007150:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800715e:	69ba      	ldr	r2, [r7, #24]
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	4313      	orrs	r3, r2
 8007164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007166:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800716e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	43db      	mvns	r3, r3
 800717a:	69ba      	ldr	r2, [r7, #24]
 800717c:	4013      	ands	r3, r2
 800717e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d003      	beq.n	8007194 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800718c:	69ba      	ldr	r2, [r7, #24]
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	4313      	orrs	r3, r2
 8007192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007194:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	43db      	mvns	r3, r3
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	4013      	ands	r3, r2
 80071aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d003      	beq.n	80071c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	43db      	mvns	r3, r3
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	4013      	ands	r3, r2
 80071d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80071e2:	69ba      	ldr	r2, [r7, #24]
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	3301      	adds	r3, #1
 80071f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007200:	2b00      	cmp	r3, #0
 8007202:	f47f ae63 	bne.w	8006ecc <HAL_GPIO_Init+0x14>
  }
}
 8007206:	bf00      	nop
 8007208:	bf00      	nop
 800720a:	3724      	adds	r7, #36	@ 0x24
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	58000400 	.word	0x58000400

08007218 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e08b      	b.n	8007342 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007230:	b2db      	uxtb	r3, r3
 8007232:	2b00      	cmp	r3, #0
 8007234:	d106      	bne.n	8007244 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fc fcde 	bl	8003c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2224      	movs	r2, #36	@ 0x24
 8007248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0201 	bic.w	r2, r2, #1
 800725a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007268:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007278:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	2b01      	cmp	r3, #1
 8007280:	d107      	bne.n	8007292 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800728e:	609a      	str	r2, [r3, #8]
 8007290:	e006      	b.n	80072a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689a      	ldr	r2, [r3, #8]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800729e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d108      	bne.n	80072ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072b6:	605a      	str	r2, [r3, #4]
 80072b8:	e007      	b.n	80072ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6859      	ldr	r1, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	4b1d      	ldr	r3, [pc, #116]	@ (800734c <HAL_I2C_Init+0x134>)
 80072d6:	430b      	orrs	r3, r1
 80072d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68da      	ldr	r2, [r3, #12]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	691a      	ldr	r2, [r3, #16]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	69d9      	ldr	r1, [r3, #28]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6a1a      	ldr	r2, [r3, #32]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	02008000 	.word	0x02008000

08007350 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b088      	sub	sp, #32
 8007354:	af02      	add	r7, sp, #8
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	607a      	str	r2, [r7, #4]
 800735a:	461a      	mov	r2, r3
 800735c:	460b      	mov	r3, r1
 800735e:	817b      	strh	r3, [r7, #10]
 8007360:	4613      	mov	r3, r2
 8007362:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b20      	cmp	r3, #32
 800736e:	f040 80fd 	bne.w	800756c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007378:	2b01      	cmp	r3, #1
 800737a:	d101      	bne.n	8007380 <HAL_I2C_Master_Transmit+0x30>
 800737c:	2302      	movs	r3, #2
 800737e:	e0f6      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007388:	f7fd f928 	bl	80045dc <HAL_GetTick>
 800738c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	2319      	movs	r3, #25
 8007394:	2201      	movs	r2, #1
 8007396:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f000 fb10 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d001      	beq.n	80073aa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e0e1      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2221      	movs	r2, #33	@ 0x21
 80073ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2210      	movs	r2, #16
 80073b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	893a      	ldrh	r2, [r7, #8]
 80073ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2200      	movs	r2, #0
 80073d0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	2bff      	cmp	r3, #255	@ 0xff
 80073da:	d906      	bls.n	80073ea <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	22ff      	movs	r2, #255	@ 0xff
 80073e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80073e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	e007      	b.n	80073fa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073ee:	b29a      	uxth	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80073f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073f8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d024      	beq.n	800744c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007406:	781a      	ldrb	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007412:	1c5a      	adds	r2, r3, #1
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800741c:	b29b      	uxth	r3, r3
 800741e:	3b01      	subs	r3, #1
 8007420:	b29a      	uxth	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800742a:	3b01      	subs	r3, #1
 800742c:	b29a      	uxth	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007436:	b2db      	uxtb	r3, r3
 8007438:	3301      	adds	r3, #1
 800743a:	b2da      	uxtb	r2, r3
 800743c:	8979      	ldrh	r1, [r7, #10]
 800743e:	4b4e      	ldr	r3, [pc, #312]	@ (8007578 <HAL_I2C_Master_Transmit+0x228>)
 8007440:	9300      	str	r3, [sp, #0]
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f000 fd0b 	bl	8007e60 <I2C_TransferConfig>
 800744a:	e066      	b.n	800751a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007450:	b2da      	uxtb	r2, r3
 8007452:	8979      	ldrh	r1, [r7, #10]
 8007454:	4b48      	ldr	r3, [pc, #288]	@ (8007578 <HAL_I2C_Master_Transmit+0x228>)
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 fd00 	bl	8007e60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007460:	e05b      	b.n	800751a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007462:	693a      	ldr	r2, [r7, #16]
 8007464:	6a39      	ldr	r1, [r7, #32]
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fb03 	bl	8007a72 <I2C_WaitOnTXISFlagUntilTimeout>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e07b      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747a:	781a      	ldrb	r2, [r3, #0]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007486:	1c5a      	adds	r2, r3, #1
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007490:	b29b      	uxth	r3, r3
 8007492:	3b01      	subs	r3, #1
 8007494:	b29a      	uxth	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749e:	3b01      	subs	r3, #1
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d034      	beq.n	800751a <HAL_I2C_Master_Transmit+0x1ca>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d130      	bne.n	800751a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	2200      	movs	r2, #0
 80074c0:	2180      	movs	r1, #128	@ 0x80
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fa7c 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e04d      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	2bff      	cmp	r3, #255	@ 0xff
 80074da:	d90e      	bls.n	80074fa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	22ff      	movs	r2, #255	@ 0xff
 80074e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074e6:	b2da      	uxtb	r2, r3
 80074e8:	8979      	ldrh	r1, [r7, #10]
 80074ea:	2300      	movs	r3, #0
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 fcb4 	bl	8007e60 <I2C_TransferConfig>
 80074f8:	e00f      	b.n	800751a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074fe:	b29a      	uxth	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007508:	b2da      	uxtb	r2, r3
 800750a:	8979      	ldrh	r1, [r7, #10]
 800750c:	2300      	movs	r3, #0
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f000 fca3 	bl	8007e60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800751e:	b29b      	uxth	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	d19e      	bne.n	8007462 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	6a39      	ldr	r1, [r7, #32]
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 fae9 	bl	8007b00 <I2C_WaitOnSTOPFlagUntilTimeout>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e01a      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2220      	movs	r2, #32
 800753e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6859      	ldr	r1, [r3, #4]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	4b0c      	ldr	r3, [pc, #48]	@ (800757c <HAL_I2C_Master_Transmit+0x22c>)
 800754c:	400b      	ands	r3, r1
 800754e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2220      	movs	r2, #32
 8007554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	e000      	b.n	800756e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800756c:	2302      	movs	r3, #2
  }
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	80002000 	.word	0x80002000
 800757c:	fe00e800 	.word	0xfe00e800

08007580 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af02      	add	r7, sp, #8
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	607a      	str	r2, [r7, #4]
 800758a:	461a      	mov	r2, r3
 800758c:	460b      	mov	r3, r1
 800758e:	817b      	strh	r3, [r7, #10]
 8007590:	4613      	mov	r3, r2
 8007592:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b20      	cmp	r3, #32
 800759e:	f040 80db 	bne.w	8007758 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d101      	bne.n	80075b0 <HAL_I2C_Master_Receive+0x30>
 80075ac:	2302      	movs	r3, #2
 80075ae:	e0d4      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80075b8:	f7fd f810 	bl	80045dc <HAL_GetTick>
 80075bc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	2319      	movs	r3, #25
 80075c4:	2201      	movs	r2, #1
 80075c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f9f8 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e0bf      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2222      	movs	r2, #34	@ 0x22
 80075de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2210      	movs	r2, #16
 80075e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	893a      	ldrh	r2, [r7, #8]
 80075fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007606:	b29b      	uxth	r3, r3
 8007608:	2bff      	cmp	r3, #255	@ 0xff
 800760a:	d90e      	bls.n	800762a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	22ff      	movs	r2, #255	@ 0xff
 8007610:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007616:	b2da      	uxtb	r2, r3
 8007618:	8979      	ldrh	r1, [r7, #10]
 800761a:	4b52      	ldr	r3, [pc, #328]	@ (8007764 <HAL_I2C_Master_Receive+0x1e4>)
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	f000 fc1c 	bl	8007e60 <I2C_TransferConfig>
 8007628:	e06d      	b.n	8007706 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800762e:	b29a      	uxth	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007638:	b2da      	uxtb	r2, r3
 800763a:	8979      	ldrh	r1, [r7, #10]
 800763c:	4b49      	ldr	r3, [pc, #292]	@ (8007764 <HAL_I2C_Master_Receive+0x1e4>)
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007644:	68f8      	ldr	r0, [r7, #12]
 8007646:	f000 fc0b 	bl	8007e60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800764a:	e05c      	b.n	8007706 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	6a39      	ldr	r1, [r7, #32]
 8007650:	68f8      	ldr	r0, [r7, #12]
 8007652:	f000 fa99 	bl	8007b88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e07c      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766a:	b2d2      	uxtb	r2, r2
 800766c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007672:	1c5a      	adds	r2, r3, #1
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800767c:	3b01      	subs	r3, #1
 800767e:	b29a      	uxth	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007688:	b29b      	uxth	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007696:	b29b      	uxth	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d034      	beq.n	8007706 <HAL_I2C_Master_Receive+0x186>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d130      	bne.n	8007706 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	2200      	movs	r2, #0
 80076ac:	2180      	movs	r1, #128	@ 0x80
 80076ae:	68f8      	ldr	r0, [r7, #12]
 80076b0:	f000 f986 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e04d      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	2bff      	cmp	r3, #255	@ 0xff
 80076c6:	d90e      	bls.n	80076e6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	22ff      	movs	r2, #255	@ 0xff
 80076cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	8979      	ldrh	r1, [r7, #10]
 80076d6:	2300      	movs	r3, #0
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 fbbe 	bl	8007e60 <I2C_TransferConfig>
 80076e4:	e00f      	b.n	8007706 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076f4:	b2da      	uxtb	r2, r3
 80076f6:	8979      	ldrh	r1, [r7, #10]
 80076f8:	2300      	movs	r3, #0
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	f000 fbad 	bl	8007e60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800770a:	b29b      	uxth	r3, r3
 800770c:	2b00      	cmp	r3, #0
 800770e:	d19d      	bne.n	800764c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	6a39      	ldr	r1, [r7, #32]
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 f9f3 	bl	8007b00 <I2C_WaitOnSTOPFlagUntilTimeout>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d001      	beq.n	8007724 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e01a      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2220      	movs	r2, #32
 800772a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6859      	ldr	r1, [r3, #4]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	4b0c      	ldr	r3, [pc, #48]	@ (8007768 <HAL_I2C_Master_Receive+0x1e8>)
 8007738:	400b      	ands	r3, r1
 800773a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2220      	movs	r2, #32
 8007740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007754:	2300      	movs	r3, #0
 8007756:	e000      	b.n	800775a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007758:	2302      	movs	r3, #2
  }
}
 800775a:	4618      	mov	r0, r3
 800775c:	3718      	adds	r7, #24
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	80002400 	.word	0x80002400
 8007768:	fe00e800 	.word	0xfe00e800

0800776c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b08a      	sub	sp, #40	@ 0x28
 8007770:	af02      	add	r7, sp, #8
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	607a      	str	r2, [r7, #4]
 8007776:	603b      	str	r3, [r7, #0]
 8007778:	460b      	mov	r3, r1
 800777a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800777c:	2300      	movs	r3, #0
 800777e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b20      	cmp	r3, #32
 800778e:	f040 80e9 	bne.w	8007964 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800779c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a0:	d101      	bne.n	80077a6 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80077a2:	2302      	movs	r3, #2
 80077a4:	e0df      	b.n	8007966 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d101      	bne.n	80077b4 <HAL_I2C_IsDeviceReady+0x48>
 80077b0:	2302      	movs	r3, #2
 80077b2:	e0d8      	b.n	8007966 <HAL_I2C_IsDeviceReady+0x1fa>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2224      	movs	r2, #36	@ 0x24
 80077c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d105      	bne.n	80077de <HAL_I2C_IsDeviceReady+0x72>
 80077d2:	897b      	ldrh	r3, [r7, #10]
 80077d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80077d8:	4b65      	ldr	r3, [pc, #404]	@ (8007970 <HAL_I2C_IsDeviceReady+0x204>)
 80077da:	4313      	orrs	r3, r2
 80077dc:	e004      	b.n	80077e8 <HAL_I2C_IsDeviceReady+0x7c>
 80077de:	897b      	ldrh	r3, [r7, #10]
 80077e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80077e4:	4b63      	ldr	r3, [pc, #396]	@ (8007974 <HAL_I2C_IsDeviceReady+0x208>)
 80077e6:	4313      	orrs	r3, r2
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	6812      	ldr	r2, [r2, #0]
 80077ec:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80077ee:	f7fc fef5 	bl	80045dc <HAL_GetTick>
 80077f2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b20      	cmp	r3, #32
 8007800:	bf0c      	ite	eq
 8007802:	2301      	moveq	r3, #1
 8007804:	2300      	movne	r3, #0
 8007806:	b2db      	uxtb	r3, r3
 8007808:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b10      	cmp	r3, #16
 8007816:	bf0c      	ite	eq
 8007818:	2301      	moveq	r3, #1
 800781a:	2300      	movne	r3, #0
 800781c:	b2db      	uxtb	r3, r3
 800781e:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007820:	e034      	b.n	800788c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007828:	d01a      	beq.n	8007860 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800782a:	f7fc fed7 	bl	80045dc <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	429a      	cmp	r2, r3
 8007838:	d302      	bcc.n	8007840 <HAL_I2C_IsDeviceReady+0xd4>
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10f      	bne.n	8007860 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2220      	movs	r2, #32
 8007844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800784c:	f043 0220 	orr.w	r2, r3, #32
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e082      	b.n	8007966 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	f003 0320 	and.w	r3, r3, #32
 800786a:	2b20      	cmp	r3, #32
 800786c:	bf0c      	ite	eq
 800786e:	2301      	moveq	r3, #1
 8007870:	2300      	movne	r3, #0
 8007872:	b2db      	uxtb	r3, r3
 8007874:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	f003 0310 	and.w	r3, r3, #16
 8007880:	2b10      	cmp	r3, #16
 8007882:	bf0c      	ite	eq
 8007884:	2301      	moveq	r3, #1
 8007886:	2300      	movne	r3, #0
 8007888:	b2db      	uxtb	r3, r3
 800788a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800788c:	7fbb      	ldrb	r3, [r7, #30]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d102      	bne.n	8007898 <HAL_I2C_IsDeviceReady+0x12c>
 8007892:	7f7b      	ldrb	r3, [r7, #29]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d0c4      	beq.n	8007822 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	f003 0310 	and.w	r3, r3, #16
 80078a2:	2b10      	cmp	r3, #16
 80078a4:	d027      	beq.n	80078f6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	9300      	str	r3, [sp, #0]
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2200      	movs	r2, #0
 80078ae:	2120      	movs	r1, #32
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f000 f885 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00e      	beq.n	80078da <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	d107      	bne.n	80078d4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2220      	movs	r2, #32
 80078ca:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80078d2:	e026      	b.n	8007922 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	77fb      	strb	r3, [r7, #31]
 80078d8:	e023      	b.n	8007922 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2220      	movs	r2, #32
 80078e0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2220      	movs	r2, #32
 80078e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	e037      	b.n	8007966 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2210      	movs	r2, #16
 80078fc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2200      	movs	r2, #0
 8007906:	2120      	movs	r1, #32
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	f000 f859 	bl	80079c0 <I2C_WaitOnFlagUntilTimeout>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d002      	beq.n	800791a <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	77fb      	strb	r3, [r7, #31]
 8007918:	e003      	b.n	8007922 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2220      	movs	r2, #32
 8007920:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	3301      	adds	r3, #1
 8007926:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	429a      	cmp	r2, r3
 800792e:	d904      	bls.n	800793a <HAL_I2C_IsDeviceReady+0x1ce>
 8007930:	7ffb      	ldrb	r3, [r7, #31]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d101      	bne.n	800793a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	429a      	cmp	r2, r3
 8007940:	f63f af43 	bhi.w	80077ca <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2220      	movs	r2, #32
 8007948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007950:	f043 0220 	orr.w	r2, r3, #32
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e000      	b.n	8007966 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8007964:	2302      	movs	r3, #2
  }
}
 8007966:	4618      	mov	r0, r3
 8007968:	3720      	adds	r7, #32
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	02002000 	.word	0x02002000
 8007974:	02002800 	.word	0x02002800

08007978 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	2b02      	cmp	r3, #2
 800798c:	d103      	bne.n	8007996 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2200      	movs	r2, #0
 8007994:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d007      	beq.n	80079b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	699a      	ldr	r2, [r3, #24]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0201 	orr.w	r2, r2, #1
 80079b2:	619a      	str	r2, [r3, #24]
  }
}
 80079b4:	bf00      	nop
 80079b6:	370c      	adds	r7, #12
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	603b      	str	r3, [r7, #0]
 80079cc:	4613      	mov	r3, r2
 80079ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079d0:	e03b      	b.n	8007a4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	6839      	ldr	r1, [r7, #0]
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f000 f962 	bl	8007ca0 <I2C_IsErrorOccurred>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e041      	b.n	8007a6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ec:	d02d      	beq.n	8007a4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079ee:	f7fc fdf5 	bl	80045dc <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	683a      	ldr	r2, [r7, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d302      	bcc.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0x44>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d122      	bne.n	8007a4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	699a      	ldr	r2, [r3, #24]
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	bf0c      	ite	eq
 8007a14:	2301      	moveq	r3, #1
 8007a16:	2300      	movne	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	79fb      	ldrb	r3, [r7, #7]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d113      	bne.n	8007a4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a26:	f043 0220 	orr.w	r2, r3, #32
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2220      	movs	r2, #32
 8007a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e00f      	b.n	8007a6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	699a      	ldr	r2, [r3, #24]
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	4013      	ands	r3, r2
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	bf0c      	ite	eq
 8007a5a:	2301      	moveq	r3, #1
 8007a5c:	2300      	movne	r3, #0
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	461a      	mov	r2, r3
 8007a62:	79fb      	ldrb	r3, [r7, #7]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d0b4      	beq.n	80079d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b084      	sub	sp, #16
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	60f8      	str	r0, [r7, #12]
 8007a7a:	60b9      	str	r1, [r7, #8]
 8007a7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007a7e:	e033      	b.n	8007ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	68b9      	ldr	r1, [r7, #8]
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 f90b 	bl	8007ca0 <I2C_IsErrorOccurred>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d001      	beq.n	8007a94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e031      	b.n	8007af8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9a:	d025      	beq.n	8007ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a9c:	f7fc fd9e 	bl	80045dc <HAL_GetTick>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d302      	bcc.n	8007ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d11a      	bne.n	8007ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d013      	beq.n	8007ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ac4:	f043 0220 	orr.w	r2, r3, #32
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2220      	movs	r2, #32
 8007ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e007      	b.n	8007af8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	f003 0302 	and.w	r3, r3, #2
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d1c4      	bne.n	8007a80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b0c:	e02f      	b.n	8007b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	68b9      	ldr	r1, [r7, #8]
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f000 f8c4 	bl	8007ca0 <I2C_IsErrorOccurred>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e02d      	b.n	8007b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b22:	f7fc fd5b 	bl	80045dc <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d302      	bcc.n	8007b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d11a      	bne.n	8007b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	f003 0320 	and.w	r3, r3, #32
 8007b42:	2b20      	cmp	r3, #32
 8007b44:	d013      	beq.n	8007b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b4a:	f043 0220 	orr.w	r2, r3, #32
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2200      	movs	r2, #0
 8007b66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e007      	b.n	8007b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	f003 0320 	and.w	r3, r3, #32
 8007b78:	2b20      	cmp	r3, #32
 8007b7a:	d1c8      	bne.n	8007b0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b086      	sub	sp, #24
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b94:	2300      	movs	r3, #0
 8007b96:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007b98:	e071      	b.n	8007c7e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b9a:	687a      	ldr	r2, [r7, #4]
 8007b9c:	68b9      	ldr	r1, [r7, #8]
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 f87e 	bl	8007ca0 <I2C_IsErrorOccurred>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d001      	beq.n	8007bae <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	699b      	ldr	r3, [r3, #24]
 8007bb4:	f003 0320 	and.w	r3, r3, #32
 8007bb8:	2b20      	cmp	r3, #32
 8007bba:	d13b      	bne.n	8007c34 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007bbc:	7dfb      	ldrb	r3, [r7, #23]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d138      	bne.n	8007c34 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	f003 0304 	and.w	r3, r3, #4
 8007bcc:	2b04      	cmp	r3, #4
 8007bce:	d105      	bne.n	8007bdc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	f003 0310 	and.w	r3, r3, #16
 8007be6:	2b10      	cmp	r3, #16
 8007be8:	d121      	bne.n	8007c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2210      	movs	r2, #16
 8007bf0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2204      	movs	r2, #4
 8007bf6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2220      	movs	r2, #32
 8007bfe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	6859      	ldr	r1, [r3, #4]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	4b24      	ldr	r3, [pc, #144]	@ (8007c9c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007c0c:	400b      	ands	r3, r1
 8007c0e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2220      	movs	r2, #32
 8007c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	75fb      	strb	r3, [r7, #23]
 8007c2c:	e002      	b.n	8007c34 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007c34:	f7fc fcd2 	bl	80045dc <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d302      	bcc.n	8007c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d119      	bne.n	8007c7e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007c4a:	7dfb      	ldrb	r3, [r7, #23]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d116      	bne.n	8007c7e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	f003 0304 	and.w	r3, r3, #4
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d00f      	beq.n	8007c7e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c62:	f043 0220 	orr.w	r2, r3, #32
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2220      	movs	r2, #32
 8007c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b04      	cmp	r3, #4
 8007c8a:	d002      	beq.n	8007c92 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007c8c:	7dfb      	ldrb	r3, [r7, #23]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d083      	beq.n	8007b9a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	fe00e800 	.word	0xfe00e800

08007ca0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b08a      	sub	sp, #40	@ 0x28
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cac:	2300      	movs	r3, #0
 8007cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	699b      	ldr	r3, [r3, #24]
 8007cb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	f003 0310 	and.w	r3, r3, #16
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d068      	beq.n	8007d9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2210      	movs	r2, #16
 8007cd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007cd4:	e049      	b.n	8007d6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cdc:	d045      	beq.n	8007d6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007cde:	f7fc fc7d 	bl	80045dc <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	68ba      	ldr	r2, [r7, #8]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d302      	bcc.n	8007cf4 <I2C_IsErrorOccurred+0x54>
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d13a      	bne.n	8007d6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cfe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d16:	d121      	bne.n	8007d5c <I2C_IsErrorOccurred+0xbc>
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d1e:	d01d      	beq.n	8007d5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007d20:	7cfb      	ldrb	r3, [r7, #19]
 8007d22:	2b20      	cmp	r3, #32
 8007d24:	d01a      	beq.n	8007d5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007d36:	f7fc fc51 	bl	80045dc <HAL_GetTick>
 8007d3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d3c:	e00e      	b.n	8007d5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007d3e:	f7fc fc4d 	bl	80045dc <HAL_GetTick>
 8007d42:	4602      	mov	r2, r0
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	2b19      	cmp	r3, #25
 8007d4a:	d907      	bls.n	8007d5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	f043 0320 	orr.w	r3, r3, #32
 8007d52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007d5a:	e006      	b.n	8007d6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b20      	cmp	r3, #32
 8007d68:	d1e9      	bne.n	8007d3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	699b      	ldr	r3, [r3, #24]
 8007d70:	f003 0320 	and.w	r3, r3, #32
 8007d74:	2b20      	cmp	r3, #32
 8007d76:	d003      	beq.n	8007d80 <I2C_IsErrorOccurred+0xe0>
 8007d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d0aa      	beq.n	8007cd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007d80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d103      	bne.n	8007d90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2220      	movs	r2, #32
 8007d8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	f043 0304 	orr.w	r3, r3, #4
 8007d96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	699b      	ldr	r3, [r3, #24]
 8007da4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00b      	beq.n	8007dc8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007db0:	6a3b      	ldr	r3, [r7, #32]
 8007db2:	f043 0301 	orr.w	r3, r3, #1
 8007db6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007dc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00b      	beq.n	8007dea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	f043 0308 	orr.w	r3, r3, #8
 8007dd8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007de2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00b      	beq.n	8007e0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007df4:	6a3b      	ldr	r3, [r7, #32]
 8007df6:	f043 0302 	orr.w	r3, r3, #2
 8007dfa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007e0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d01c      	beq.n	8007e4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f7ff fdaf 	bl	8007978 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	6859      	ldr	r1, [r3, #4]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <I2C_IsErrorOccurred+0x1bc>)
 8007e26:	400b      	ands	r3, r1
 8007e28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	431a      	orrs	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007e4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3728      	adds	r7, #40	@ 0x28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	fe00e800 	.word	0xfe00e800

08007e60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	607b      	str	r3, [r7, #4]
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	817b      	strh	r3, [r7, #10]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e72:	897b      	ldrh	r3, [r7, #10]
 8007e74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007e78:	7a7b      	ldrb	r3, [r7, #9]
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e80:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e86:	6a3b      	ldr	r3, [r7, #32]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e8e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	685a      	ldr	r2, [r3, #4]
 8007e96:	6a3b      	ldr	r3, [r7, #32]
 8007e98:	0d5b      	lsrs	r3, r3, #21
 8007e9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007e9e:	4b08      	ldr	r3, [pc, #32]	@ (8007ec0 <I2C_TransferConfig+0x60>)
 8007ea0:	430b      	orrs	r3, r1
 8007ea2:	43db      	mvns	r3, r3
 8007ea4:	ea02 0103 	and.w	r1, r2, r3
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	697a      	ldr	r2, [r7, #20]
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007eb2:	bf00      	nop
 8007eb4:	371c      	adds	r7, #28
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	03ff63ff 	.word	0x03ff63ff

08007ec4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	2b20      	cmp	r3, #32
 8007ed8:	d138      	bne.n	8007f4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e032      	b.n	8007f4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2224      	movs	r2, #36	@ 0x24
 8007ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f022 0201 	bic.w	r2, r2, #1
 8007f06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6819      	ldr	r1, [r3, #0]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	683a      	ldr	r2, [r7, #0]
 8007f24:	430a      	orrs	r2, r1
 8007f26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f042 0201 	orr.w	r2, r2, #1
 8007f36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	e000      	b.n	8007f4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f4c:	2302      	movs	r3, #2
  }
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b085      	sub	sp, #20
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b20      	cmp	r3, #32
 8007f6e:	d139      	bne.n	8007fe4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d101      	bne.n	8007f7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	e033      	b.n	8007fe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2224      	movs	r2, #36	@ 0x24
 8007f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f022 0201 	bic.w	r2, r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	021b      	lsls	r3, r3, #8
 8007fb2:	68fa      	ldr	r2, [r7, #12]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68fa      	ldr	r2, [r7, #12]
 8007fbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f042 0201 	orr.w	r2, r2, #1
 8007fce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2220      	movs	r2, #32
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	e000      	b.n	8007fe6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007fe4:	2302      	movs	r3, #2
  }
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
	...

08007ff4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007ffc:	4b19      	ldr	r3, [pc, #100]	@ (8008064 <HAL_PWREx_ConfigSupply+0x70>)
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	f003 0304 	and.w	r3, r3, #4
 8008004:	2b04      	cmp	r3, #4
 8008006:	d00a      	beq.n	800801e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008008:	4b16      	ldr	r3, [pc, #88]	@ (8008064 <HAL_PWREx_ConfigSupply+0x70>)
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	f003 0307 	and.w	r3, r3, #7
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	429a      	cmp	r2, r3
 8008014:	d001      	beq.n	800801a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e01f      	b.n	800805a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800801a:	2300      	movs	r3, #0
 800801c:	e01d      	b.n	800805a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800801e:	4b11      	ldr	r3, [pc, #68]	@ (8008064 <HAL_PWREx_ConfigSupply+0x70>)
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	f023 0207 	bic.w	r2, r3, #7
 8008026:	490f      	ldr	r1, [pc, #60]	@ (8008064 <HAL_PWREx_ConfigSupply+0x70>)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4313      	orrs	r3, r2
 800802c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800802e:	f7fc fad5 	bl	80045dc <HAL_GetTick>
 8008032:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008034:	e009      	b.n	800804a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008036:	f7fc fad1 	bl	80045dc <HAL_GetTick>
 800803a:	4602      	mov	r2, r0
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008044:	d901      	bls.n	800804a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e007      	b.n	800805a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800804a:	4b06      	ldr	r3, [pc, #24]	@ (8008064 <HAL_PWREx_ConfigSupply+0x70>)
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008056:	d1ee      	bne.n	8008036 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	58024800 	.word	0x58024800

08008068 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08c      	sub	sp, #48	@ 0x30
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d102      	bne.n	800807c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	f000 bc48 	b.w	800890c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 8088 	beq.w	800819a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800808a:	4b99      	ldr	r3, [pc, #612]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008092:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008094:	4b96      	ldr	r3, [pc, #600]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008098:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800809a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809c:	2b10      	cmp	r3, #16
 800809e:	d007      	beq.n	80080b0 <HAL_RCC_OscConfig+0x48>
 80080a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a2:	2b18      	cmp	r3, #24
 80080a4:	d111      	bne.n	80080ca <HAL_RCC_OscConfig+0x62>
 80080a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a8:	f003 0303 	and.w	r3, r3, #3
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d10c      	bne.n	80080ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080b0:	4b8f      	ldr	r3, [pc, #572]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d06d      	beq.n	8008198 <HAL_RCC_OscConfig+0x130>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d169      	bne.n	8008198 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	f000 bc21 	b.w	800890c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080d2:	d106      	bne.n	80080e2 <HAL_RCC_OscConfig+0x7a>
 80080d4:	4b86      	ldr	r3, [pc, #536]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a85      	ldr	r2, [pc, #532]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080de:	6013      	str	r3, [r2, #0]
 80080e0:	e02e      	b.n	8008140 <HAL_RCC_OscConfig+0xd8>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10c      	bne.n	8008104 <HAL_RCC_OscConfig+0x9c>
 80080ea:	4b81      	ldr	r3, [pc, #516]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a80      	ldr	r2, [pc, #512]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080f4:	6013      	str	r3, [r2, #0]
 80080f6:	4b7e      	ldr	r3, [pc, #504]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a7d      	ldr	r2, [pc, #500]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80080fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	e01d      	b.n	8008140 <HAL_RCC_OscConfig+0xd8>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800810c:	d10c      	bne.n	8008128 <HAL_RCC_OscConfig+0xc0>
 800810e:	4b78      	ldr	r3, [pc, #480]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a77      	ldr	r2, [pc, #476]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008114:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	4b75      	ldr	r3, [pc, #468]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a74      	ldr	r2, [pc, #464]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	e00b      	b.n	8008140 <HAL_RCC_OscConfig+0xd8>
 8008128:	4b71      	ldr	r3, [pc, #452]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a70      	ldr	r2, [pc, #448]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800812e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	4b6e      	ldr	r3, [pc, #440]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a6d      	ldr	r2, [pc, #436]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800813a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800813e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d013      	beq.n	8008170 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008148:	f7fc fa48 	bl	80045dc <HAL_GetTick>
 800814c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800814e:	e008      	b.n	8008162 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008150:	f7fc fa44 	bl	80045dc <HAL_GetTick>
 8008154:	4602      	mov	r2, r0
 8008156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	2b64      	cmp	r3, #100	@ 0x64
 800815c:	d901      	bls.n	8008162 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e3d4      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008162:	4b63      	ldr	r3, [pc, #396]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800816a:	2b00      	cmp	r3, #0
 800816c:	d0f0      	beq.n	8008150 <HAL_RCC_OscConfig+0xe8>
 800816e:	e014      	b.n	800819a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008170:	f7fc fa34 	bl	80045dc <HAL_GetTick>
 8008174:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008178:	f7fc fa30 	bl	80045dc <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b64      	cmp	r3, #100	@ 0x64
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e3c0      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800818a:	4b59      	ldr	r3, [pc, #356]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1f0      	bne.n	8008178 <HAL_RCC_OscConfig+0x110>
 8008196:	e000      	b.n	800819a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 80ca 	beq.w	800833c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081a8:	4b51      	ldr	r3, [pc, #324]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80081aa:	691b      	ldr	r3, [r3, #16]
 80081ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80081b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80081b2:	4b4f      	ldr	r3, [pc, #316]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80081b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d007      	beq.n	80081ce <HAL_RCC_OscConfig+0x166>
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	2b18      	cmp	r3, #24
 80081c2:	d156      	bne.n	8008272 <HAL_RCC_OscConfig+0x20a>
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	f003 0303 	and.w	r3, r3, #3
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d151      	bne.n	8008272 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80081ce:	4b48      	ldr	r3, [pc, #288]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 0304 	and.w	r3, r3, #4
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d005      	beq.n	80081e6 <HAL_RCC_OscConfig+0x17e>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	68db      	ldr	r3, [r3, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e392      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80081e6:	4b42      	ldr	r3, [pc, #264]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f023 0219 	bic.w	r2, r3, #25
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	493f      	ldr	r1, [pc, #252]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f8:	f7fc f9f0 	bl	80045dc <HAL_GetTick>
 80081fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80081fe:	e008      	b.n	8008212 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008200:	f7fc f9ec 	bl	80045dc <HAL_GetTick>
 8008204:	4602      	mov	r2, r0
 8008206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	2b02      	cmp	r3, #2
 800820c:	d901      	bls.n	8008212 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800820e:	2303      	movs	r3, #3
 8008210:	e37c      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008212:	4b37      	ldr	r3, [pc, #220]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0304 	and.w	r3, r3, #4
 800821a:	2b00      	cmp	r3, #0
 800821c:	d0f0      	beq.n	8008200 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800821e:	f7fc fa0d 	bl	800463c <HAL_GetREVID>
 8008222:	4603      	mov	r3, r0
 8008224:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008228:	4293      	cmp	r3, r2
 800822a:	d817      	bhi.n	800825c <HAL_RCC_OscConfig+0x1f4>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	2b40      	cmp	r3, #64	@ 0x40
 8008232:	d108      	bne.n	8008246 <HAL_RCC_OscConfig+0x1de>
 8008234:	4b2e      	ldr	r3, [pc, #184]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800823c:	4a2c      	ldr	r2, [pc, #176]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800823e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008242:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008244:	e07a      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008246:	4b2a      	ldr	r3, [pc, #168]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	031b      	lsls	r3, r3, #12
 8008254:	4926      	ldr	r1, [pc, #152]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008256:	4313      	orrs	r3, r2
 8008258:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800825a:	e06f      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800825c:	4b24      	ldr	r3, [pc, #144]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	061b      	lsls	r3, r3, #24
 800826a:	4921      	ldr	r1, [pc, #132]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800826c:	4313      	orrs	r3, r2
 800826e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008270:	e064      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d047      	beq.n	800830a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800827a:	4b1d      	ldr	r3, [pc, #116]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f023 0219 	bic.w	r2, r3, #25
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	491a      	ldr	r1, [pc, #104]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 8008288:	4313      	orrs	r3, r2
 800828a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800828c:	f7fc f9a6 	bl	80045dc <HAL_GetTick>
 8008290:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008292:	e008      	b.n	80082a6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008294:	f7fc f9a2 	bl	80045dc <HAL_GetTick>
 8008298:	4602      	mov	r2, r0
 800829a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d901      	bls.n	80082a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80082a2:	2303      	movs	r3, #3
 80082a4:	e332      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80082a6:	4b12      	ldr	r3, [pc, #72]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0f0      	beq.n	8008294 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082b2:	f7fc f9c3 	bl	800463c <HAL_GetREVID>
 80082b6:	4603      	mov	r3, r0
 80082b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80082bc:	4293      	cmp	r3, r2
 80082be:	d819      	bhi.n	80082f4 <HAL_RCC_OscConfig+0x28c>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	2b40      	cmp	r3, #64	@ 0x40
 80082c6:	d108      	bne.n	80082da <HAL_RCC_OscConfig+0x272>
 80082c8:	4b09      	ldr	r3, [pc, #36]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80082d0:	4a07      	ldr	r2, [pc, #28]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80082d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082d6:	6053      	str	r3, [r2, #4]
 80082d8:	e030      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
 80082da:	4b05      	ldr	r3, [pc, #20]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	031b      	lsls	r3, r3, #12
 80082e8:	4901      	ldr	r1, [pc, #4]	@ (80082f0 <HAL_RCC_OscConfig+0x288>)
 80082ea:	4313      	orrs	r3, r2
 80082ec:	604b      	str	r3, [r1, #4]
 80082ee:	e025      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
 80082f0:	58024400 	.word	0x58024400
 80082f4:	4b9a      	ldr	r3, [pc, #616]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	061b      	lsls	r3, r3, #24
 8008302:	4997      	ldr	r1, [pc, #604]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008304:	4313      	orrs	r3, r2
 8008306:	604b      	str	r3, [r1, #4]
 8008308:	e018      	b.n	800833c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800830a:	4b95      	ldr	r3, [pc, #596]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a94      	ldr	r2, [pc, #592]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008310:	f023 0301 	bic.w	r3, r3, #1
 8008314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008316:	f7fc f961 	bl	80045dc <HAL_GetTick>
 800831a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800831c:	e008      	b.n	8008330 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800831e:	f7fc f95d 	bl	80045dc <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b02      	cmp	r3, #2
 800832a:	d901      	bls.n	8008330 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e2ed      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008330:	4b8b      	ldr	r3, [pc, #556]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 0304 	and.w	r3, r3, #4
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1f0      	bne.n	800831e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0310 	and.w	r3, r3, #16
 8008344:	2b00      	cmp	r3, #0
 8008346:	f000 80a9 	beq.w	800849c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800834a:	4b85      	ldr	r3, [pc, #532]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008352:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008354:	4b82      	ldr	r3, [pc, #520]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	2b08      	cmp	r3, #8
 800835e:	d007      	beq.n	8008370 <HAL_RCC_OscConfig+0x308>
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	2b18      	cmp	r3, #24
 8008364:	d13a      	bne.n	80083dc <HAL_RCC_OscConfig+0x374>
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f003 0303 	and.w	r3, r3, #3
 800836c:	2b01      	cmp	r3, #1
 800836e:	d135      	bne.n	80083dc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008370:	4b7b      	ldr	r3, [pc, #492]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008378:	2b00      	cmp	r3, #0
 800837a:	d005      	beq.n	8008388 <HAL_RCC_OscConfig+0x320>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	69db      	ldr	r3, [r3, #28]
 8008380:	2b80      	cmp	r3, #128	@ 0x80
 8008382:	d001      	beq.n	8008388 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	e2c1      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008388:	f7fc f958 	bl	800463c <HAL_GetREVID>
 800838c:	4603      	mov	r3, r0
 800838e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008392:	4293      	cmp	r3, r2
 8008394:	d817      	bhi.n	80083c6 <HAL_RCC_OscConfig+0x35e>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	2b20      	cmp	r3, #32
 800839c:	d108      	bne.n	80083b0 <HAL_RCC_OscConfig+0x348>
 800839e:	4b70      	ldr	r3, [pc, #448]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80083a6:	4a6e      	ldr	r2, [pc, #440]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083ac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80083ae:	e075      	b.n	800849c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80083b0:	4b6b      	ldr	r3, [pc, #428]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a1b      	ldr	r3, [r3, #32]
 80083bc:	069b      	lsls	r3, r3, #26
 80083be:	4968      	ldr	r1, [pc, #416]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80083c4:	e06a      	b.n	800849c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80083c6:	4b66      	ldr	r3, [pc, #408]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	061b      	lsls	r3, r3, #24
 80083d4:	4962      	ldr	r1, [pc, #392]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083d6:	4313      	orrs	r3, r2
 80083d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80083da:	e05f      	b.n	800849c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	69db      	ldr	r3, [r3, #28]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d042      	beq.n	800846a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80083e4:	4b5e      	ldr	r3, [pc, #376]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a5d      	ldr	r2, [pc, #372]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80083ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083f0:	f7fc f8f4 	bl	80045dc <HAL_GetTick>
 80083f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80083f6:	e008      	b.n	800840a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80083f8:	f7fc f8f0 	bl	80045dc <HAL_GetTick>
 80083fc:	4602      	mov	r2, r0
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	1ad3      	subs	r3, r2, r3
 8008402:	2b02      	cmp	r3, #2
 8008404:	d901      	bls.n	800840a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008406:	2303      	movs	r3, #3
 8008408:	e280      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800840a:	4b55      	ldr	r3, [pc, #340]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0f0      	beq.n	80083f8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008416:	f7fc f911 	bl	800463c <HAL_GetREVID>
 800841a:	4603      	mov	r3, r0
 800841c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008420:	4293      	cmp	r3, r2
 8008422:	d817      	bhi.n	8008454 <HAL_RCC_OscConfig+0x3ec>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	2b20      	cmp	r3, #32
 800842a:	d108      	bne.n	800843e <HAL_RCC_OscConfig+0x3d6>
 800842c:	4b4c      	ldr	r3, [pc, #304]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008434:	4a4a      	ldr	r2, [pc, #296]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008436:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800843a:	6053      	str	r3, [r2, #4]
 800843c:	e02e      	b.n	800849c <HAL_RCC_OscConfig+0x434>
 800843e:	4b48      	ldr	r3, [pc, #288]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a1b      	ldr	r3, [r3, #32]
 800844a:	069b      	lsls	r3, r3, #26
 800844c:	4944      	ldr	r1, [pc, #272]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800844e:	4313      	orrs	r3, r2
 8008450:	604b      	str	r3, [r1, #4]
 8008452:	e023      	b.n	800849c <HAL_RCC_OscConfig+0x434>
 8008454:	4b42      	ldr	r3, [pc, #264]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	061b      	lsls	r3, r3, #24
 8008462:	493f      	ldr	r1, [pc, #252]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008464:	4313      	orrs	r3, r2
 8008466:	60cb      	str	r3, [r1, #12]
 8008468:	e018      	b.n	800849c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800846a:	4b3d      	ldr	r3, [pc, #244]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a3c      	ldr	r2, [pc, #240]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008470:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008476:	f7fc f8b1 	bl	80045dc <HAL_GetTick>
 800847a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800847c:	e008      	b.n	8008490 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800847e:	f7fc f8ad 	bl	80045dc <HAL_GetTick>
 8008482:	4602      	mov	r2, r0
 8008484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	2b02      	cmp	r3, #2
 800848a:	d901      	bls.n	8008490 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800848c:	2303      	movs	r3, #3
 800848e:	e23d      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008490:	4b33      	ldr	r3, [pc, #204]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1f0      	bne.n	800847e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0308 	and.w	r3, r3, #8
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d036      	beq.n	8008516 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	695b      	ldr	r3, [r3, #20]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d019      	beq.n	80084e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80084b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084b4:	4a2a      	ldr	r2, [pc, #168]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80084b6:	f043 0301 	orr.w	r3, r3, #1
 80084ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084bc:	f7fc f88e 	bl	80045dc <HAL_GetTick>
 80084c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80084c2:	e008      	b.n	80084d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084c4:	f7fc f88a 	bl	80045dc <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d901      	bls.n	80084d6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e21a      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80084d6:	4b22      	ldr	r3, [pc, #136]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80084d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0f0      	beq.n	80084c4 <HAL_RCC_OscConfig+0x45c>
 80084e2:	e018      	b.n	8008516 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084e4:	4b1e      	ldr	r3, [pc, #120]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80084e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 80084ea:	f023 0301 	bic.w	r3, r3, #1
 80084ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f0:	f7fc f874 	bl	80045dc <HAL_GetTick>
 80084f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80084f6:	e008      	b.n	800850a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084f8:	f7fc f870 	bl	80045dc <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	2b02      	cmp	r3, #2
 8008504:	d901      	bls.n	800850a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e200      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800850a:	4b15      	ldr	r3, [pc, #84]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800850c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800850e:	f003 0302 	and.w	r3, r3, #2
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1f0      	bne.n	80084f8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 0320 	and.w	r3, r3, #32
 800851e:	2b00      	cmp	r3, #0
 8008520:	d039      	beq.n	8008596 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d01c      	beq.n	8008564 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800852a:	4b0d      	ldr	r3, [pc, #52]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a0c      	ldr	r2, [pc, #48]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008530:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008534:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008536:	f7fc f851 	bl	80045dc <HAL_GetTick>
 800853a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800853c:	e008      	b.n	8008550 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800853e:	f7fc f84d 	bl	80045dc <HAL_GetTick>
 8008542:	4602      	mov	r2, r0
 8008544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	2b02      	cmp	r3, #2
 800854a:	d901      	bls.n	8008550 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e1dd      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008550:	4b03      	ldr	r3, [pc, #12]	@ (8008560 <HAL_RCC_OscConfig+0x4f8>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008558:	2b00      	cmp	r3, #0
 800855a:	d0f0      	beq.n	800853e <HAL_RCC_OscConfig+0x4d6>
 800855c:	e01b      	b.n	8008596 <HAL_RCC_OscConfig+0x52e>
 800855e:	bf00      	nop
 8008560:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008564:	4b9b      	ldr	r3, [pc, #620]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a9a      	ldr	r2, [pc, #616]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800856a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800856e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008570:	f7fc f834 	bl	80045dc <HAL_GetTick>
 8008574:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008576:	e008      	b.n	800858a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008578:	f7fc f830 	bl	80045dc <HAL_GetTick>
 800857c:	4602      	mov	r2, r0
 800857e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	2b02      	cmp	r3, #2
 8008584:	d901      	bls.n	800858a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008586:	2303      	movs	r3, #3
 8008588:	e1c0      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800858a:	4b92      	ldr	r3, [pc, #584]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1f0      	bne.n	8008578 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f000 8081 	beq.w	80086a6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80085a4:	4b8c      	ldr	r3, [pc, #560]	@ (80087d8 <HAL_RCC_OscConfig+0x770>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a8b      	ldr	r2, [pc, #556]	@ (80087d8 <HAL_RCC_OscConfig+0x770>)
 80085aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80085b0:	f7fc f814 	bl	80045dc <HAL_GetTick>
 80085b4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80085b6:	e008      	b.n	80085ca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085b8:	f7fc f810 	bl	80045dc <HAL_GetTick>
 80085bc:	4602      	mov	r2, r0
 80085be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	2b64      	cmp	r3, #100	@ 0x64
 80085c4:	d901      	bls.n	80085ca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e1a0      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80085ca:	4b83      	ldr	r3, [pc, #524]	@ (80087d8 <HAL_RCC_OscConfig+0x770>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d0f0      	beq.n	80085b8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d106      	bne.n	80085ec <HAL_RCC_OscConfig+0x584>
 80085de:	4b7d      	ldr	r3, [pc, #500]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80085e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085e2:	4a7c      	ldr	r2, [pc, #496]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80085e4:	f043 0301 	orr.w	r3, r3, #1
 80085e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ea:	e02d      	b.n	8008648 <HAL_RCC_OscConfig+0x5e0>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d10c      	bne.n	800860e <HAL_RCC_OscConfig+0x5a6>
 80085f4:	4b77      	ldr	r3, [pc, #476]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80085f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085f8:	4a76      	ldr	r2, [pc, #472]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80085fa:	f023 0301 	bic.w	r3, r3, #1
 80085fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008600:	4b74      	ldr	r3, [pc, #464]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008604:	4a73      	ldr	r2, [pc, #460]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008606:	f023 0304 	bic.w	r3, r3, #4
 800860a:	6713      	str	r3, [r2, #112]	@ 0x70
 800860c:	e01c      	b.n	8008648 <HAL_RCC_OscConfig+0x5e0>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	2b05      	cmp	r3, #5
 8008614:	d10c      	bne.n	8008630 <HAL_RCC_OscConfig+0x5c8>
 8008616:	4b6f      	ldr	r3, [pc, #444]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800861a:	4a6e      	ldr	r2, [pc, #440]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800861c:	f043 0304 	orr.w	r3, r3, #4
 8008620:	6713      	str	r3, [r2, #112]	@ 0x70
 8008622:	4b6c      	ldr	r3, [pc, #432]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008626:	4a6b      	ldr	r2, [pc, #428]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008628:	f043 0301 	orr.w	r3, r3, #1
 800862c:	6713      	str	r3, [r2, #112]	@ 0x70
 800862e:	e00b      	b.n	8008648 <HAL_RCC_OscConfig+0x5e0>
 8008630:	4b68      	ldr	r3, [pc, #416]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008634:	4a67      	ldr	r2, [pc, #412]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008636:	f023 0301 	bic.w	r3, r3, #1
 800863a:	6713      	str	r3, [r2, #112]	@ 0x70
 800863c:	4b65      	ldr	r3, [pc, #404]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800863e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008640:	4a64      	ldr	r2, [pc, #400]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008642:	f023 0304 	bic.w	r3, r3, #4
 8008646:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d015      	beq.n	800867c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008650:	f7fb ffc4 	bl	80045dc <HAL_GetTick>
 8008654:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008656:	e00a      	b.n	800866e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008658:	f7fb ffc0 	bl	80045dc <HAL_GetTick>
 800865c:	4602      	mov	r2, r0
 800865e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008666:	4293      	cmp	r3, r2
 8008668:	d901      	bls.n	800866e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e14e      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800866e:	4b59      	ldr	r3, [pc, #356]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d0ee      	beq.n	8008658 <HAL_RCC_OscConfig+0x5f0>
 800867a:	e014      	b.n	80086a6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800867c:	f7fb ffae 	bl	80045dc <HAL_GetTick>
 8008680:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008682:	e00a      	b.n	800869a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008684:	f7fb ffaa 	bl	80045dc <HAL_GetTick>
 8008688:	4602      	mov	r2, r0
 800868a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008692:	4293      	cmp	r3, r2
 8008694:	d901      	bls.n	800869a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008696:	2303      	movs	r3, #3
 8008698:	e138      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800869a:	4b4e      	ldr	r3, [pc, #312]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800869c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800869e:	f003 0302 	and.w	r3, r3, #2
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d1ee      	bne.n	8008684 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 812d 	beq.w	800890a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80086b0:	4b48      	ldr	r3, [pc, #288]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086b8:	2b18      	cmp	r3, #24
 80086ba:	f000 80bd 	beq.w	8008838 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c2:	2b02      	cmp	r3, #2
 80086c4:	f040 809e 	bne.w	8008804 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086c8:	4b42      	ldr	r3, [pc, #264]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a41      	ldr	r2, [pc, #260]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80086ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086d4:	f7fb ff82 	bl	80045dc <HAL_GetTick>
 80086d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086da:	e008      	b.n	80086ee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086dc:	f7fb ff7e 	bl	80045dc <HAL_GetTick>
 80086e0:	4602      	mov	r2, r0
 80086e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d901      	bls.n	80086ee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80086ea:	2303      	movs	r3, #3
 80086ec:	e10e      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086ee:	4b39      	ldr	r3, [pc, #228]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f0      	bne.n	80086dc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086fa:	4b36      	ldr	r3, [pc, #216]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80086fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80086fe:	4b37      	ldr	r3, [pc, #220]	@ (80087dc <HAL_RCC_OscConfig+0x774>)
 8008700:	4013      	ands	r3, r2
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800870a:	0112      	lsls	r2, r2, #4
 800870c:	430a      	orrs	r2, r1
 800870e:	4931      	ldr	r1, [pc, #196]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008710:	4313      	orrs	r3, r2
 8008712:	628b      	str	r3, [r1, #40]	@ 0x28
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008718:	3b01      	subs	r3, #1
 800871a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008722:	3b01      	subs	r3, #1
 8008724:	025b      	lsls	r3, r3, #9
 8008726:	b29b      	uxth	r3, r3
 8008728:	431a      	orrs	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800872e:	3b01      	subs	r3, #1
 8008730:	041b      	lsls	r3, r3, #16
 8008732:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008736:	431a      	orrs	r2, r3
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800873c:	3b01      	subs	r3, #1
 800873e:	061b      	lsls	r3, r3, #24
 8008740:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008744:	4923      	ldr	r1, [pc, #140]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008746:	4313      	orrs	r3, r2
 8008748:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800874a:	4b22      	ldr	r3, [pc, #136]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800874c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874e:	4a21      	ldr	r2, [pc, #132]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008750:	f023 0301 	bic.w	r3, r3, #1
 8008754:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008756:	4b1f      	ldr	r3, [pc, #124]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008758:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800875a:	4b21      	ldr	r3, [pc, #132]	@ (80087e0 <HAL_RCC_OscConfig+0x778>)
 800875c:	4013      	ands	r3, r2
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008762:	00d2      	lsls	r2, r2, #3
 8008764:	491b      	ldr	r1, [pc, #108]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008766:	4313      	orrs	r3, r2
 8008768:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800876a:	4b1a      	ldr	r3, [pc, #104]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800876c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876e:	f023 020c 	bic.w	r2, r3, #12
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008776:	4917      	ldr	r1, [pc, #92]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008778:	4313      	orrs	r3, r2
 800877a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800877c:	4b15      	ldr	r3, [pc, #84]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800877e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008780:	f023 0202 	bic.w	r2, r3, #2
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008788:	4912      	ldr	r1, [pc, #72]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800878a:	4313      	orrs	r3, r2
 800878c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800878e:	4b11      	ldr	r3, [pc, #68]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008792:	4a10      	ldr	r2, [pc, #64]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 8008794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008798:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800879a:	4b0e      	ldr	r3, [pc, #56]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 800879c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879e:	4a0d      	ldr	r2, [pc, #52]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80087a6:	4b0b      	ldr	r3, [pc, #44]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087aa:	4a0a      	ldr	r2, [pc, #40]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80087b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80087b2:	4b08      	ldr	r3, [pc, #32]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b6:	4a07      	ldr	r2, [pc, #28]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087b8:	f043 0301 	orr.w	r3, r3, #1
 80087bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087be:	4b05      	ldr	r3, [pc, #20]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a04      	ldr	r2, [pc, #16]	@ (80087d4 <HAL_RCC_OscConfig+0x76c>)
 80087c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80087c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087ca:	f7fb ff07 	bl	80045dc <HAL_GetTick>
 80087ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80087d0:	e011      	b.n	80087f6 <HAL_RCC_OscConfig+0x78e>
 80087d2:	bf00      	nop
 80087d4:	58024400 	.word	0x58024400
 80087d8:	58024800 	.word	0x58024800
 80087dc:	fffffc0c 	.word	0xfffffc0c
 80087e0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087e4:	f7fb fefa 	bl	80045dc <HAL_GetTick>
 80087e8:	4602      	mov	r2, r0
 80087ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d901      	bls.n	80087f6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80087f2:	2303      	movs	r3, #3
 80087f4:	e08a      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80087f6:	4b47      	ldr	r3, [pc, #284]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0f0      	beq.n	80087e4 <HAL_RCC_OscConfig+0x77c>
 8008802:	e082      	b.n	800890a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008804:	4b43      	ldr	r3, [pc, #268]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a42      	ldr	r2, [pc, #264]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 800880a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800880e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008810:	f7fb fee4 	bl	80045dc <HAL_GetTick>
 8008814:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008816:	e008      	b.n	800882a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008818:	f7fb fee0 	bl	80045dc <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	2b02      	cmp	r3, #2
 8008824:	d901      	bls.n	800882a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008826:	2303      	movs	r3, #3
 8008828:	e070      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800882a:	4b3a      	ldr	r3, [pc, #232]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1f0      	bne.n	8008818 <HAL_RCC_OscConfig+0x7b0>
 8008836:	e068      	b.n	800890a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008838:	4b36      	ldr	r3, [pc, #216]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 800883a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800883c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800883e:	4b35      	ldr	r3, [pc, #212]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 8008840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008842:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008848:	2b01      	cmp	r3, #1
 800884a:	d031      	beq.n	80088b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	f003 0203 	and.w	r2, r3, #3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008856:	429a      	cmp	r2, r3
 8008858:	d12a      	bne.n	80088b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	091b      	lsrs	r3, r3, #4
 800885e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008866:	429a      	cmp	r2, r3
 8008868:	d122      	bne.n	80088b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008874:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008876:	429a      	cmp	r2, r3
 8008878:	d11a      	bne.n	80088b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	0a5b      	lsrs	r3, r3, #9
 800887e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008886:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008888:	429a      	cmp	r2, r3
 800888a:	d111      	bne.n	80088b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	0c1b      	lsrs	r3, r3, #16
 8008890:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008898:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800889a:	429a      	cmp	r2, r3
 800889c:	d108      	bne.n	80088b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	0e1b      	lsrs	r3, r3, #24
 80088a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d001      	beq.n	80088b4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e02b      	b.n	800890c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80088b4:	4b17      	ldr	r3, [pc, #92]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80088b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088b8:	08db      	lsrs	r3, r3, #3
 80088ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80088be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c4:	693a      	ldr	r2, [r7, #16]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d01f      	beq.n	800890a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80088ca:	4b12      	ldr	r3, [pc, #72]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80088cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ce:	4a11      	ldr	r2, [pc, #68]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80088d0:	f023 0301 	bic.w	r3, r3, #1
 80088d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80088d6:	f7fb fe81 	bl	80045dc <HAL_GetTick>
 80088da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80088dc:	bf00      	nop
 80088de:	f7fb fe7d 	bl	80045dc <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d0f9      	beq.n	80088de <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80088ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80088ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008918 <HAL_RCC_OscConfig+0x8b0>)
 80088f0:	4013      	ands	r3, r2
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80088f6:	00d2      	lsls	r2, r2, #3
 80088f8:	4906      	ldr	r1, [pc, #24]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 80088fa:	4313      	orrs	r3, r2
 80088fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80088fe:	4b05      	ldr	r3, [pc, #20]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 8008900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008902:	4a04      	ldr	r2, [pc, #16]	@ (8008914 <HAL_RCC_OscConfig+0x8ac>)
 8008904:	f043 0301 	orr.w	r3, r3, #1
 8008908:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	3730      	adds	r7, #48	@ 0x30
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}
 8008914:	58024400 	.word	0x58024400
 8008918:	ffff0007 	.word	0xffff0007

0800891c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b086      	sub	sp, #24
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	e19c      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008930:	4b8a      	ldr	r3, [pc, #552]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 030f 	and.w	r3, r3, #15
 8008938:	683a      	ldr	r2, [r7, #0]
 800893a:	429a      	cmp	r2, r3
 800893c:	d910      	bls.n	8008960 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800893e:	4b87      	ldr	r3, [pc, #540]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f023 020f 	bic.w	r2, r3, #15
 8008946:	4985      	ldr	r1, [pc, #532]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	4313      	orrs	r3, r2
 800894c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800894e:	4b83      	ldr	r3, [pc, #524]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 030f 	and.w	r3, r3, #15
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	429a      	cmp	r2, r3
 800895a:	d001      	beq.n	8008960 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e184      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 0304 	and.w	r3, r3, #4
 8008968:	2b00      	cmp	r3, #0
 800896a:	d010      	beq.n	800898e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691a      	ldr	r2, [r3, #16]
 8008970:	4b7b      	ldr	r3, [pc, #492]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008978:	429a      	cmp	r2, r3
 800897a:	d908      	bls.n	800898e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800897c:	4b78      	ldr	r3, [pc, #480]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	4975      	ldr	r1, [pc, #468]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 800898a:	4313      	orrs	r3, r2
 800898c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 0308 	and.w	r3, r3, #8
 8008996:	2b00      	cmp	r3, #0
 8008998:	d010      	beq.n	80089bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	695a      	ldr	r2, [r3, #20]
 800899e:	4b70      	ldr	r3, [pc, #448]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d908      	bls.n	80089bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80089aa:	4b6d      	ldr	r3, [pc, #436]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089ac:	69db      	ldr	r3, [r3, #28]
 80089ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	496a      	ldr	r1, [pc, #424]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089b8:	4313      	orrs	r3, r2
 80089ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f003 0310 	and.w	r3, r3, #16
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d010      	beq.n	80089ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	699a      	ldr	r2, [r3, #24]
 80089cc:	4b64      	ldr	r3, [pc, #400]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089ce:	69db      	ldr	r3, [r3, #28]
 80089d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d908      	bls.n	80089ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80089d8:	4b61      	ldr	r3, [pc, #388]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089da:	69db      	ldr	r3, [r3, #28]
 80089dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	699b      	ldr	r3, [r3, #24]
 80089e4:	495e      	ldr	r1, [pc, #376]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089e6:	4313      	orrs	r3, r2
 80089e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f003 0320 	and.w	r3, r3, #32
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d010      	beq.n	8008a18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	69da      	ldr	r2, [r3, #28]
 80089fa:	4b59      	ldr	r3, [pc, #356]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d908      	bls.n	8008a18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008a06:	4b56      	ldr	r3, [pc, #344]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a08:	6a1b      	ldr	r3, [r3, #32]
 8008a0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	69db      	ldr	r3, [r3, #28]
 8008a12:	4953      	ldr	r1, [pc, #332]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a14:	4313      	orrs	r3, r2
 8008a16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0302 	and.w	r3, r3, #2
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d010      	beq.n	8008a46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68da      	ldr	r2, [r3, #12]
 8008a28:	4b4d      	ldr	r3, [pc, #308]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	f003 030f 	and.w	r3, r3, #15
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d908      	bls.n	8008a46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a34:	4b4a      	ldr	r3, [pc, #296]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	f023 020f 	bic.w	r2, r3, #15
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	4947      	ldr	r1, [pc, #284]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a42:	4313      	orrs	r3, r2
 8008a44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d055      	beq.n	8008afe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008a52:	4b43      	ldr	r3, [pc, #268]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a54:	699b      	ldr	r3, [r3, #24]
 8008a56:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	4940      	ldr	r1, [pc, #256]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a60:	4313      	orrs	r3, r2
 8008a62:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d107      	bne.n	8008a7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a6c:	4b3c      	ldr	r3, [pc, #240]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d121      	bne.n	8008abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e0f6      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	d107      	bne.n	8008a94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a84:	4b36      	ldr	r3, [pc, #216]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d115      	bne.n	8008abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	e0ea      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d107      	bne.n	8008aac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008a9c:	4b30      	ldr	r3, [pc, #192]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d109      	bne.n	8008abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e0de      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008aac:	4b2c      	ldr	r3, [pc, #176]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f003 0304 	and.w	r3, r3, #4
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d101      	bne.n	8008abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e0d6      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008abc:	4b28      	ldr	r3, [pc, #160]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	f023 0207 	bic.w	r2, r3, #7
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	4925      	ldr	r1, [pc, #148]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008aca:	4313      	orrs	r3, r2
 8008acc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ace:	f7fb fd85 	bl	80045dc <HAL_GetTick>
 8008ad2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ad4:	e00a      	b.n	8008aec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ad6:	f7fb fd81 	bl	80045dc <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d901      	bls.n	8008aec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e0be      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aec:	4b1c      	ldr	r3, [pc, #112]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	00db      	lsls	r3, r3, #3
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d1eb      	bne.n	8008ad6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f003 0302 	and.w	r3, r3, #2
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d010      	beq.n	8008b2c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	68da      	ldr	r2, [r3, #12]
 8008b0e:	4b14      	ldr	r3, [pc, #80]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008b10:	699b      	ldr	r3, [r3, #24]
 8008b12:	f003 030f 	and.w	r3, r3, #15
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d208      	bcs.n	8008b2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b1a:	4b11      	ldr	r3, [pc, #68]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	f023 020f 	bic.w	r2, r3, #15
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	490e      	ldr	r1, [pc, #56]	@ (8008b60 <HAL_RCC_ClockConfig+0x244>)
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f003 030f 	and.w	r3, r3, #15
 8008b34:	683a      	ldr	r2, [r7, #0]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d214      	bcs.n	8008b64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b3a:	4b08      	ldr	r3, [pc, #32]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f023 020f 	bic.w	r2, r3, #15
 8008b42:	4906      	ldr	r1, [pc, #24]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	4313      	orrs	r3, r2
 8008b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b4a:	4b04      	ldr	r3, [pc, #16]	@ (8008b5c <HAL_RCC_ClockConfig+0x240>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f003 030f 	and.w	r3, r3, #15
 8008b52:	683a      	ldr	r2, [r7, #0]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d005      	beq.n	8008b64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e086      	b.n	8008c6a <HAL_RCC_ClockConfig+0x34e>
 8008b5c:	52002000 	.word	0x52002000
 8008b60:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 0304 	and.w	r3, r3, #4
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d010      	beq.n	8008b92 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	691a      	ldr	r2, [r3, #16]
 8008b74:	4b3f      	ldr	r3, [pc, #252]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d208      	bcs.n	8008b92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008b80:	4b3c      	ldr	r3, [pc, #240]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008b82:	699b      	ldr	r3, [r3, #24]
 8008b84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	4939      	ldr	r1, [pc, #228]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 0308 	and.w	r3, r3, #8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d010      	beq.n	8008bc0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	695a      	ldr	r2, [r3, #20]
 8008ba2:	4b34      	ldr	r3, [pc, #208]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d208      	bcs.n	8008bc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008bae:	4b31      	ldr	r3, [pc, #196]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	492e      	ldr	r1, [pc, #184]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f003 0310 	and.w	r3, r3, #16
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d010      	beq.n	8008bee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	699a      	ldr	r2, [r3, #24]
 8008bd0:	4b28      	ldr	r3, [pc, #160]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d208      	bcs.n	8008bee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008bdc:	4b25      	ldr	r3, [pc, #148]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008bde:	69db      	ldr	r3, [r3, #28]
 8008be0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	4922      	ldr	r1, [pc, #136]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008bea:	4313      	orrs	r3, r2
 8008bec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0320 	and.w	r3, r3, #32
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d010      	beq.n	8008c1c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	69da      	ldr	r2, [r3, #28]
 8008bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008c00:	6a1b      	ldr	r3, [r3, #32]
 8008c02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d208      	bcs.n	8008c1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008c0c:	6a1b      	ldr	r3, [r3, #32]
 8008c0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	4917      	ldr	r1, [pc, #92]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008c1c:	f000 f834 	bl	8008c88 <HAL_RCC_GetSysClockFreq>
 8008c20:	4602      	mov	r2, r0
 8008c22:	4b14      	ldr	r3, [pc, #80]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008c24:	699b      	ldr	r3, [r3, #24]
 8008c26:	0a1b      	lsrs	r3, r3, #8
 8008c28:	f003 030f 	and.w	r3, r3, #15
 8008c2c:	4912      	ldr	r1, [pc, #72]	@ (8008c78 <HAL_RCC_ClockConfig+0x35c>)
 8008c2e:	5ccb      	ldrb	r3, [r1, r3]
 8008c30:	f003 031f 	and.w	r3, r3, #31
 8008c34:	fa22 f303 	lsr.w	r3, r2, r3
 8008c38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8008c74 <HAL_RCC_ClockConfig+0x358>)
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	f003 030f 	and.w	r3, r3, #15
 8008c42:	4a0d      	ldr	r2, [pc, #52]	@ (8008c78 <HAL_RCC_ClockConfig+0x35c>)
 8008c44:	5cd3      	ldrb	r3, [r2, r3]
 8008c46:	f003 031f 	and.w	r3, r3, #31
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c50:	4a0a      	ldr	r2, [pc, #40]	@ (8008c7c <HAL_RCC_ClockConfig+0x360>)
 8008c52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008c54:	4a0a      	ldr	r2, [pc, #40]	@ (8008c80 <HAL_RCC_ClockConfig+0x364>)
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c84 <HAL_RCC_ClockConfig+0x368>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7fb fc72 	bl	8004548 <HAL_InitTick>
 8008c64:	4603      	mov	r3, r0
 8008c66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	58024400 	.word	0x58024400
 8008c78:	08014410 	.word	0x08014410
 8008c7c:	24000050 	.word	0x24000050
 8008c80:	2400004c 	.word	0x2400004c
 8008c84:	24000054 	.word	0x24000054

08008c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b089      	sub	sp, #36	@ 0x24
 8008c8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008c8e:	4bb3      	ldr	r3, [pc, #716]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c90:	691b      	ldr	r3, [r3, #16]
 8008c92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c96:	2b18      	cmp	r3, #24
 8008c98:	f200 8155 	bhi.w	8008f46 <HAL_RCC_GetSysClockFreq+0x2be>
 8008c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca2:	bf00      	nop
 8008ca4:	08008d09 	.word	0x08008d09
 8008ca8:	08008f47 	.word	0x08008f47
 8008cac:	08008f47 	.word	0x08008f47
 8008cb0:	08008f47 	.word	0x08008f47
 8008cb4:	08008f47 	.word	0x08008f47
 8008cb8:	08008f47 	.word	0x08008f47
 8008cbc:	08008f47 	.word	0x08008f47
 8008cc0:	08008f47 	.word	0x08008f47
 8008cc4:	08008d2f 	.word	0x08008d2f
 8008cc8:	08008f47 	.word	0x08008f47
 8008ccc:	08008f47 	.word	0x08008f47
 8008cd0:	08008f47 	.word	0x08008f47
 8008cd4:	08008f47 	.word	0x08008f47
 8008cd8:	08008f47 	.word	0x08008f47
 8008cdc:	08008f47 	.word	0x08008f47
 8008ce0:	08008f47 	.word	0x08008f47
 8008ce4:	08008d35 	.word	0x08008d35
 8008ce8:	08008f47 	.word	0x08008f47
 8008cec:	08008f47 	.word	0x08008f47
 8008cf0:	08008f47 	.word	0x08008f47
 8008cf4:	08008f47 	.word	0x08008f47
 8008cf8:	08008f47 	.word	0x08008f47
 8008cfc:	08008f47 	.word	0x08008f47
 8008d00:	08008f47 	.word	0x08008f47
 8008d04:	08008d3b 	.word	0x08008d3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d08:	4b94      	ldr	r3, [pc, #592]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f003 0320 	and.w	r3, r3, #32
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d009      	beq.n	8008d28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d14:	4b91      	ldr	r3, [pc, #580]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	08db      	lsrs	r3, r3, #3
 8008d1a:	f003 0303 	and.w	r3, r3, #3
 8008d1e:	4a90      	ldr	r2, [pc, #576]	@ (8008f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008d20:	fa22 f303 	lsr.w	r3, r2, r3
 8008d24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008d26:	e111      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008d28:	4b8d      	ldr	r3, [pc, #564]	@ (8008f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008d2a:	61bb      	str	r3, [r7, #24]
      break;
 8008d2c:	e10e      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008d2e:	4b8d      	ldr	r3, [pc, #564]	@ (8008f64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008d30:	61bb      	str	r3, [r7, #24]
      break;
 8008d32:	e10b      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008d34:	4b8c      	ldr	r3, [pc, #560]	@ (8008f68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008d36:	61bb      	str	r3, [r7, #24]
      break;
 8008d38:	e108      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d3a:	4b88      	ldr	r3, [pc, #544]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d3e:	f003 0303 	and.w	r3, r3, #3
 8008d42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008d44:	4b85      	ldr	r3, [pc, #532]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d48:	091b      	lsrs	r3, r3, #4
 8008d4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008d50:	4b82      	ldr	r3, [pc, #520]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d54:	f003 0301 	and.w	r3, r3, #1
 8008d58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008d5a:	4b80      	ldr	r3, [pc, #512]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d5e:	08db      	lsrs	r3, r3, #3
 8008d60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	fb02 f303 	mul.w	r3, r2, r3
 8008d6a:	ee07 3a90 	vmov	s15, r3
 8008d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 80e1 	beq.w	8008f40 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	f000 8083 	beq.w	8008e8c <HAL_RCC_GetSysClockFreq+0x204>
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	f200 80a1 	bhi.w	8008ed0 <HAL_RCC_GetSysClockFreq+0x248>
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d003      	beq.n	8008d9c <HAL_RCC_GetSysClockFreq+0x114>
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d056      	beq.n	8008e48 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008d9a:	e099      	b.n	8008ed0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d9c:	4b6f      	ldr	r3, [pc, #444]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 0320 	and.w	r3, r3, #32
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d02d      	beq.n	8008e04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008da8:	4b6c      	ldr	r3, [pc, #432]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	08db      	lsrs	r3, r3, #3
 8008dae:	f003 0303 	and.w	r3, r3, #3
 8008db2:	4a6b      	ldr	r2, [pc, #428]	@ (8008f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008db4:	fa22 f303 	lsr.w	r3, r2, r3
 8008db8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	ee07 3a90 	vmov	s15, r3
 8008dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	ee07 3a90 	vmov	s15, r3
 8008dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dd2:	4b62      	ldr	r3, [pc, #392]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dda:	ee07 3a90 	vmov	s15, r3
 8008dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008de2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008de6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dfe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008e02:	e087      	b.n	8008f14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	ee07 3a90 	vmov	s15, r3
 8008e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008f70 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e16:	4b51      	ldr	r3, [pc, #324]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e26:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008e46:	e065      	b.n	8008f14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	ee07 3a90 	vmov	s15, r3
 8008e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008f74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e5a:	4b40      	ldr	r3, [pc, #256]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008e8a:	e043      	b.n	8008f14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	ee07 3a90 	vmov	s15, r3
 8008e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008f78 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e9e:	4b2f      	ldr	r3, [pc, #188]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea6:	ee07 3a90 	vmov	s15, r3
 8008eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eae:	ed97 6a02 	vldr	s12, [r7, #8]
 8008eb2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ece:	e021      	b.n	8008f14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	ee07 3a90 	vmov	s15, r3
 8008ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eda:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008f74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eea:	ee07 3a90 	vmov	s15, r3
 8008eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ef2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ef6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008f12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008f14:	4b11      	ldr	r3, [pc, #68]	@ (8008f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f18:	0a5b      	lsrs	r3, r3, #9
 8008f1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f1e:	3301      	adds	r3, #1
 8008f20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	ee07 3a90 	vmov	s15, r3
 8008f28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008f2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f38:	ee17 3a90 	vmov	r3, s15
 8008f3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008f3e:	e005      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	61bb      	str	r3, [r7, #24]
      break;
 8008f44:	e002      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008f46:	4b07      	ldr	r3, [pc, #28]	@ (8008f64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008f48:	61bb      	str	r3, [r7, #24]
      break;
 8008f4a:	bf00      	nop
  }

  return sysclockfreq;
 8008f4c:	69bb      	ldr	r3, [r7, #24]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3724      	adds	r7, #36	@ 0x24
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	58024400 	.word	0x58024400
 8008f60:	03d09000 	.word	0x03d09000
 8008f64:	003d0900 	.word	0x003d0900
 8008f68:	017d7840 	.word	0x017d7840
 8008f6c:	46000000 	.word	0x46000000
 8008f70:	4c742400 	.word	0x4c742400
 8008f74:	4a742400 	.word	0x4a742400
 8008f78:	4bbebc20 	.word	0x4bbebc20

08008f7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008f82:	f7ff fe81 	bl	8008c88 <HAL_RCC_GetSysClockFreq>
 8008f86:	4602      	mov	r2, r0
 8008f88:	4b10      	ldr	r3, [pc, #64]	@ (8008fcc <HAL_RCC_GetHCLKFreq+0x50>)
 8008f8a:	699b      	ldr	r3, [r3, #24]
 8008f8c:	0a1b      	lsrs	r3, r3, #8
 8008f8e:	f003 030f 	and.w	r3, r3, #15
 8008f92:	490f      	ldr	r1, [pc, #60]	@ (8008fd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008f94:	5ccb      	ldrb	r3, [r1, r3]
 8008f96:	f003 031f 	and.w	r3, r3, #31
 8008f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8008fcc <HAL_RCC_GetHCLKFreq+0x50>)
 8008fa2:	699b      	ldr	r3, [r3, #24]
 8008fa4:	f003 030f 	and.w	r3, r3, #15
 8008fa8:	4a09      	ldr	r2, [pc, #36]	@ (8008fd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008faa:	5cd3      	ldrb	r3, [r2, r3]
 8008fac:	f003 031f 	and.w	r3, r3, #31
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8008fb6:	4a07      	ldr	r2, [pc, #28]	@ (8008fd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008fb8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008fba:	4a07      	ldr	r2, [pc, #28]	@ (8008fd8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008fc0:	4b04      	ldr	r3, [pc, #16]	@ (8008fd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	58024400 	.word	0x58024400
 8008fd0:	08014410 	.word	0x08014410
 8008fd4:	24000050 	.word	0x24000050
 8008fd8:	2400004c 	.word	0x2400004c

08008fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008fe0:	f7ff ffcc 	bl	8008f7c <HAL_RCC_GetHCLKFreq>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	4b06      	ldr	r3, [pc, #24]	@ (8009000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fe8:	69db      	ldr	r3, [r3, #28]
 8008fea:	091b      	lsrs	r3, r3, #4
 8008fec:	f003 0307 	and.w	r3, r3, #7
 8008ff0:	4904      	ldr	r1, [pc, #16]	@ (8009004 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ff2:	5ccb      	ldrb	r3, [r1, r3]
 8008ff4:	f003 031f 	and.w	r3, r3, #31
 8008ff8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	58024400 	.word	0x58024400
 8009004:	08014410 	.word	0x08014410

08009008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800900c:	f7ff ffb6 	bl	8008f7c <HAL_RCC_GetHCLKFreq>
 8009010:	4602      	mov	r2, r0
 8009012:	4b06      	ldr	r3, [pc, #24]	@ (800902c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009014:	69db      	ldr	r3, [r3, #28]
 8009016:	0a1b      	lsrs	r3, r3, #8
 8009018:	f003 0307 	and.w	r3, r3, #7
 800901c:	4904      	ldr	r1, [pc, #16]	@ (8009030 <HAL_RCC_GetPCLK2Freq+0x28>)
 800901e:	5ccb      	ldrb	r3, [r1, r3]
 8009020:	f003 031f 	and.w	r3, r3, #31
 8009024:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009028:	4618      	mov	r0, r3
 800902a:	bd80      	pop	{r7, pc}
 800902c:	58024400 	.word	0x58024400
 8009030:	08014410 	.word	0x08014410

08009034 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009038:	b0ca      	sub	sp, #296	@ 0x128
 800903a:	af00      	add	r7, sp, #0
 800903c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009040:	2300      	movs	r3, #0
 8009042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009046:	2300      	movs	r3, #0
 8009048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800904c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009054:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009058:	2500      	movs	r5, #0
 800905a:	ea54 0305 	orrs.w	r3, r4, r5
 800905e:	d049      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009066:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800906a:	d02f      	beq.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800906c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009070:	d828      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009072:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009076:	d01a      	beq.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800907c:	d822      	bhi.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800907e:	2b00      	cmp	r3, #0
 8009080:	d003      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009086:	d007      	beq.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009088:	e01c      	b.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800908a:	4bb8      	ldr	r3, [pc, #736]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800908c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908e:	4ab7      	ldr	r2, [pc, #732]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009094:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009096:	e01a      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800909c:	3308      	adds	r3, #8
 800909e:	2102      	movs	r1, #2
 80090a0:	4618      	mov	r0, r3
 80090a2:	f002 fb61 	bl	800b768 <RCCEx_PLL2_Config>
 80090a6:	4603      	mov	r3, r0
 80090a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80090ac:	e00f      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80090ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090b2:	3328      	adds	r3, #40	@ 0x28
 80090b4:	2102      	movs	r1, #2
 80090b6:	4618      	mov	r0, r3
 80090b8:	f002 fc08 	bl	800b8cc <RCCEx_PLL3_Config>
 80090bc:	4603      	mov	r3, r0
 80090be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80090c2:	e004      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
 80090c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090ca:	e000      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80090cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d10a      	bne.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80090d6:	4ba5      	ldr	r3, [pc, #660]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80090de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80090e4:	4aa1      	ldr	r2, [pc, #644]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090e6:	430b      	orrs	r3, r1
 80090e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80090ea:	e003      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80090f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009100:	f04f 0900 	mov.w	r9, #0
 8009104:	ea58 0309 	orrs.w	r3, r8, r9
 8009108:	d047      	beq.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800910a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800910e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009110:	2b04      	cmp	r3, #4
 8009112:	d82a      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009114:	a201      	add	r2, pc, #4	@ (adr r2, 800911c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911a:	bf00      	nop
 800911c:	08009131 	.word	0x08009131
 8009120:	0800913f 	.word	0x0800913f
 8009124:	08009155 	.word	0x08009155
 8009128:	08009173 	.word	0x08009173
 800912c:	08009173 	.word	0x08009173
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009130:	4b8e      	ldr	r3, [pc, #568]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009134:	4a8d      	ldr	r2, [pc, #564]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800913a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800913c:	e01a      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800913e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009142:	3308      	adds	r3, #8
 8009144:	2100      	movs	r1, #0
 8009146:	4618      	mov	r0, r3
 8009148:	f002 fb0e 	bl	800b768 <RCCEx_PLL2_Config>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009152:	e00f      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009158:	3328      	adds	r3, #40	@ 0x28
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f002 fbb5 	bl	800b8cc <RCCEx_PLL3_Config>
 8009162:	4603      	mov	r3, r0
 8009164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009168:	e004      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009170:	e000      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009178:	2b00      	cmp	r3, #0
 800917a:	d10a      	bne.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800917c:	4b7b      	ldr	r3, [pc, #492]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800917e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009180:	f023 0107 	bic.w	r1, r3, #7
 8009184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800918a:	4a78      	ldr	r2, [pc, #480]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800918c:	430b      	orrs	r3, r1
 800918e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009190:	e003      	b.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800919a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800919e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80091a6:	f04f 0b00 	mov.w	fp, #0
 80091aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80091ae:	d04c      	beq.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80091b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091ba:	d030      	beq.n	800921e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80091bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091c0:	d829      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80091c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80091c4:	d02d      	beq.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80091c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80091c8:	d825      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80091ca:	2b80      	cmp	r3, #128	@ 0x80
 80091cc:	d018      	beq.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80091ce:	2b80      	cmp	r3, #128	@ 0x80
 80091d0:	d821      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d002      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80091d6:	2b40      	cmp	r3, #64	@ 0x40
 80091d8:	d007      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80091da:	e01c      	b.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091dc:	4b63      	ldr	r3, [pc, #396]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e0:	4a62      	ldr	r2, [pc, #392]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80091e8:	e01c      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80091ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ee:	3308      	adds	r3, #8
 80091f0:	2100      	movs	r1, #0
 80091f2:	4618      	mov	r0, r3
 80091f4:	f002 fab8 	bl	800b768 <RCCEx_PLL2_Config>
 80091f8:	4603      	mov	r3, r0
 80091fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80091fe:	e011      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009204:	3328      	adds	r3, #40	@ 0x28
 8009206:	2100      	movs	r1, #0
 8009208:	4618      	mov	r0, r3
 800920a:	f002 fb5f 	bl	800b8cc <RCCEx_PLL3_Config>
 800920e:	4603      	mov	r3, r0
 8009210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009214:	e006      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800921c:	e002      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800921e:	bf00      	nop
 8009220:	e000      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009222:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009224:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009228:	2b00      	cmp	r3, #0
 800922a:	d10a      	bne.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800922c:	4b4f      	ldr	r3, [pc, #316]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800922e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009230:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800923a:	4a4c      	ldr	r2, [pc, #304]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800923c:	430b      	orrs	r3, r1
 800923e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009240:	e003      	b.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800924a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800924e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009252:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009256:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800925a:	2300      	movs	r3, #0
 800925c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009260:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009264:	460b      	mov	r3, r1
 8009266:	4313      	orrs	r3, r2
 8009268:	d053      	beq.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800926a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800926e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009272:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009276:	d035      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009278:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800927c:	d82e      	bhi.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800927e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009282:	d031      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009284:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009288:	d828      	bhi.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800928a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800928e:	d01a      	beq.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009290:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009294:	d822      	bhi.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009296:	2b00      	cmp	r3, #0
 8009298:	d003      	beq.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800929a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800929e:	d007      	beq.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80092a0:	e01c      	b.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092a2:	4b32      	ldr	r3, [pc, #200]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a6:	4a31      	ldr	r2, [pc, #196]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80092ae:	e01c      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80092b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b4:	3308      	adds	r3, #8
 80092b6:	2100      	movs	r1, #0
 80092b8:	4618      	mov	r0, r3
 80092ba:	f002 fa55 	bl	800b768 <RCCEx_PLL2_Config>
 80092be:	4603      	mov	r3, r0
 80092c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80092c4:	e011      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80092c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ca:	3328      	adds	r3, #40	@ 0x28
 80092cc:	2100      	movs	r1, #0
 80092ce:	4618      	mov	r0, r3
 80092d0:	f002 fafc 	bl	800b8cc <RCCEx_PLL3_Config>
 80092d4:	4603      	mov	r3, r0
 80092d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80092da:	e006      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092e2:	e002      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80092e4:	bf00      	nop
 80092e6:	e000      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80092e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10b      	bne.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80092f2:	4b1e      	ldr	r3, [pc, #120]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092f6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80092fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009302:	4a1a      	ldr	r2, [pc, #104]	@ (800936c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009304:	430b      	orrs	r3, r1
 8009306:	6593      	str	r3, [r2, #88]	@ 0x58
 8009308:	e003      	b.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800930a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800930e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800931e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009322:	2300      	movs	r3, #0
 8009324:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009328:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800932c:	460b      	mov	r3, r1
 800932e:	4313      	orrs	r3, r2
 8009330:	d056      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009336:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800933a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800933e:	d038      	beq.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009340:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009344:	d831      	bhi.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009346:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800934a:	d034      	beq.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800934c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009350:	d82b      	bhi.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009352:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009356:	d01d      	beq.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009358:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800935c:	d825      	bhi.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800935e:	2b00      	cmp	r3, #0
 8009360:	d006      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009362:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009366:	d00a      	beq.n	800937e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009368:	e01f      	b.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800936a:	bf00      	nop
 800936c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009370:	4ba2      	ldr	r3, [pc, #648]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009374:	4aa1      	ldr	r2, [pc, #644]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800937a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800937c:	e01c      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800937e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009382:	3308      	adds	r3, #8
 8009384:	2100      	movs	r1, #0
 8009386:	4618      	mov	r0, r3
 8009388:	f002 f9ee 	bl	800b768 <RCCEx_PLL2_Config>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009392:	e011      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009398:	3328      	adds	r3, #40	@ 0x28
 800939a:	2100      	movs	r1, #0
 800939c:	4618      	mov	r0, r3
 800939e:	f002 fa95 	bl	800b8cc <RCCEx_PLL3_Config>
 80093a2:	4603      	mov	r3, r0
 80093a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093a8:	e006      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093b0:	e002      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80093b2:	bf00      	nop
 80093b4:	e000      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80093b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10b      	bne.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80093c0:	4b8e      	ldr	r3, [pc, #568]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80093c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80093d0:	4a8a      	ldr	r2, [pc, #552]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093d2:	430b      	orrs	r3, r1
 80093d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80093d6:	e003      	b.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80093e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80093ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80093f0:	2300      	movs	r3, #0
 80093f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80093f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80093fa:	460b      	mov	r3, r1
 80093fc:	4313      	orrs	r3, r2
 80093fe:	d03a      	beq.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009406:	2b30      	cmp	r3, #48	@ 0x30
 8009408:	d01f      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800940a:	2b30      	cmp	r3, #48	@ 0x30
 800940c:	d819      	bhi.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800940e:	2b20      	cmp	r3, #32
 8009410:	d00c      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009412:	2b20      	cmp	r3, #32
 8009414:	d815      	bhi.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009416:	2b00      	cmp	r3, #0
 8009418:	d019      	beq.n	800944e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800941a:	2b10      	cmp	r3, #16
 800941c:	d111      	bne.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800941e:	4b77      	ldr	r3, [pc, #476]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009422:	4a76      	ldr	r2, [pc, #472]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009424:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009428:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800942a:	e011      	b.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800942c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009430:	3308      	adds	r3, #8
 8009432:	2102      	movs	r1, #2
 8009434:	4618      	mov	r0, r3
 8009436:	f002 f997 	bl	800b768 <RCCEx_PLL2_Config>
 800943a:	4603      	mov	r3, r0
 800943c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009440:	e006      	b.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009448:	e002      	b.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800944a:	bf00      	nop
 800944c:	e000      	b.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800944e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009454:	2b00      	cmp	r3, #0
 8009456:	d10a      	bne.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009458:	4b68      	ldr	r3, [pc, #416]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800945a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800945c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009466:	4a65      	ldr	r2, [pc, #404]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009468:	430b      	orrs	r3, r1
 800946a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800946c:	e003      	b.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800946e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800947a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800947e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009482:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009486:	2300      	movs	r3, #0
 8009488:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800948c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009490:	460b      	mov	r3, r1
 8009492:	4313      	orrs	r3, r2
 8009494:	d051      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800949a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800949c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094a0:	d035      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80094a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094a6:	d82e      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80094a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80094ac:	d031      	beq.n	8009512 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80094ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80094b2:	d828      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80094b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094b8:	d01a      	beq.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80094ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094be:	d822      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d003      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80094c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094c8:	d007      	beq.n	80094da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80094ca:	e01c      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094cc:	4b4b      	ldr	r3, [pc, #300]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d0:	4a4a      	ldr	r2, [pc, #296]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80094d8:	e01c      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094de:	3308      	adds	r3, #8
 80094e0:	2100      	movs	r1, #0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f002 f940 	bl	800b768 <RCCEx_PLL2_Config>
 80094e8:	4603      	mov	r3, r0
 80094ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80094ee:	e011      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80094f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094f4:	3328      	adds	r3, #40	@ 0x28
 80094f6:	2100      	movs	r1, #0
 80094f8:	4618      	mov	r0, r3
 80094fa:	f002 f9e7 	bl	800b8cc <RCCEx_PLL3_Config>
 80094fe:	4603      	mov	r3, r0
 8009500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009504:	e006      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800950c:	e002      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800950e:	bf00      	nop
 8009510:	e000      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10a      	bne.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800951c:	4b37      	ldr	r3, [pc, #220]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800951e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009520:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800952a:	4a34      	ldr	r2, [pc, #208]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800952c:	430b      	orrs	r3, r1
 800952e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009530:	e003      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800953a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800953e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009542:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009546:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800954a:	2300      	movs	r3, #0
 800954c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009550:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009554:	460b      	mov	r3, r1
 8009556:	4313      	orrs	r3, r2
 8009558:	d056      	beq.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800955a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009560:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009564:	d033      	beq.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009566:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800956a:	d82c      	bhi.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800956c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009570:	d02f      	beq.n	80095d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009572:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009576:	d826      	bhi.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009578:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800957c:	d02b      	beq.n	80095d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800957e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009582:	d820      	bhi.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009588:	d012      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800958a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800958e:	d81a      	bhi.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009590:	2b00      	cmp	r3, #0
 8009592:	d022      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009598:	d115      	bne.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800959a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800959e:	3308      	adds	r3, #8
 80095a0:	2101      	movs	r1, #1
 80095a2:	4618      	mov	r0, r3
 80095a4:	f002 f8e0 	bl	800b768 <RCCEx_PLL2_Config>
 80095a8:	4603      	mov	r3, r0
 80095aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80095ae:	e015      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80095b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b4:	3328      	adds	r3, #40	@ 0x28
 80095b6:	2101      	movs	r1, #1
 80095b8:	4618      	mov	r0, r3
 80095ba:	f002 f987 	bl	800b8cc <RCCEx_PLL3_Config>
 80095be:	4603      	mov	r3, r0
 80095c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80095c4:	e00a      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095cc:	e006      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80095ce:	bf00      	nop
 80095d0:	e004      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80095d2:	bf00      	nop
 80095d4:	e002      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80095d6:	bf00      	nop
 80095d8:	e000      	b.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80095da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d10d      	bne.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80095e4:	4b05      	ldr	r3, [pc, #20]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80095ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095f2:	4a02      	ldr	r2, [pc, #8]	@ (80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095f4:	430b      	orrs	r3, r1
 80095f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80095f8:	e006      	b.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80095fa:	bf00      	nop
 80095fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009600:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009604:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800960c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009610:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009614:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009618:	2300      	movs	r3, #0
 800961a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800961e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009622:	460b      	mov	r3, r1
 8009624:	4313      	orrs	r3, r2
 8009626:	d055      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800962c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009630:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009634:	d033      	beq.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009636:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800963a:	d82c      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800963c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009640:	d02f      	beq.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009646:	d826      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009648:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800964c:	d02b      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800964e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009652:	d820      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009658:	d012      	beq.n	8009680 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800965a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800965e:	d81a      	bhi.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009660:	2b00      	cmp	r3, #0
 8009662:	d022      	beq.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009668:	d115      	bne.n	8009696 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800966a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800966e:	3308      	adds	r3, #8
 8009670:	2101      	movs	r1, #1
 8009672:	4618      	mov	r0, r3
 8009674:	f002 f878 	bl	800b768 <RCCEx_PLL2_Config>
 8009678:	4603      	mov	r3, r0
 800967a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800967e:	e015      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009684:	3328      	adds	r3, #40	@ 0x28
 8009686:	2101      	movs	r1, #1
 8009688:	4618      	mov	r0, r3
 800968a:	f002 f91f 	bl	800b8cc <RCCEx_PLL3_Config>
 800968e:	4603      	mov	r3, r0
 8009690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009694:	e00a      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800969c:	e006      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800969e:	bf00      	nop
 80096a0:	e004      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80096a2:	bf00      	nop
 80096a4:	e002      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80096a6:	bf00      	nop
 80096a8:	e000      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80096aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d10b      	bne.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80096b4:	4ba3      	ldr	r3, [pc, #652]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80096bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80096c4:	4a9f      	ldr	r2, [pc, #636]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096c6:	430b      	orrs	r3, r1
 80096c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80096ca:	e003      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80096d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80096e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096e4:	2300      	movs	r3, #0
 80096e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80096ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80096ee:	460b      	mov	r3, r1
 80096f0:	4313      	orrs	r3, r2
 80096f2:	d037      	beq.n	8009764 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80096f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096fe:	d00e      	beq.n	800971e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009700:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009704:	d816      	bhi.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009706:	2b00      	cmp	r3, #0
 8009708:	d018      	beq.n	800973c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800970a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800970e:	d111      	bne.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009710:	4b8c      	ldr	r3, [pc, #560]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009714:	4a8b      	ldr	r2, [pc, #556]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009716:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800971a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800971c:	e00f      	b.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800971e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009722:	3308      	adds	r3, #8
 8009724:	2101      	movs	r1, #1
 8009726:	4618      	mov	r0, r3
 8009728:	f002 f81e 	bl	800b768 <RCCEx_PLL2_Config>
 800972c:	4603      	mov	r3, r0
 800972e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009732:	e004      	b.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009734:	2301      	movs	r3, #1
 8009736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800973a:	e000      	b.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800973c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800973e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10a      	bne.n	800975c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009746:	4b7f      	ldr	r3, [pc, #508]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800974a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800974e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009754:	4a7b      	ldr	r2, [pc, #492]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009756:	430b      	orrs	r3, r1
 8009758:	6513      	str	r3, [r2, #80]	@ 0x50
 800975a:	e003      	b.n	8009764 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800975c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009760:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009770:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009774:	2300      	movs	r3, #0
 8009776:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800977a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800977e:	460b      	mov	r3, r1
 8009780:	4313      	orrs	r3, r2
 8009782:	d039      	beq.n	80097f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800978a:	2b03      	cmp	r3, #3
 800978c:	d81c      	bhi.n	80097c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800978e:	a201      	add	r2, pc, #4	@ (adr r2, 8009794 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009794:	080097d1 	.word	0x080097d1
 8009798:	080097a5 	.word	0x080097a5
 800979c:	080097b3 	.word	0x080097b3
 80097a0:	080097d1 	.word	0x080097d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097a4:	4b67      	ldr	r3, [pc, #412]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a8:	4a66      	ldr	r2, [pc, #408]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80097ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80097b0:	e00f      	b.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80097b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097b6:	3308      	adds	r3, #8
 80097b8:	2102      	movs	r1, #2
 80097ba:	4618      	mov	r0, r3
 80097bc:	f001 ffd4 	bl	800b768 <RCCEx_PLL2_Config>
 80097c0:	4603      	mov	r3, r0
 80097c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80097c6:	e004      	b.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097ce:	e000      	b.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80097d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10a      	bne.n	80097f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80097da:	4b5a      	ldr	r3, [pc, #360]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097de:	f023 0103 	bic.w	r1, r3, #3
 80097e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097e8:	4a56      	ldr	r2, [pc, #344]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097ea:	430b      	orrs	r3, r1
 80097ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80097ee:	e003      	b.n	80097f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80097f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009800:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009804:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009808:	2300      	movs	r3, #0
 800980a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800980e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009812:	460b      	mov	r3, r1
 8009814:	4313      	orrs	r3, r2
 8009816:	f000 809f 	beq.w	8009958 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800981a:	4b4b      	ldr	r3, [pc, #300]	@ (8009948 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a4a      	ldr	r2, [pc, #296]	@ (8009948 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009820:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009824:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009826:	f7fa fed9 	bl	80045dc <HAL_GetTick>
 800982a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800982e:	e00b      	b.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009830:	f7fa fed4 	bl	80045dc <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800983a:	1ad3      	subs	r3, r2, r3
 800983c:	2b64      	cmp	r3, #100	@ 0x64
 800983e:	d903      	bls.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009840:	2303      	movs	r3, #3
 8009842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009846:	e005      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009848:	4b3f      	ldr	r3, [pc, #252]	@ (8009948 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009850:	2b00      	cmp	r3, #0
 8009852:	d0ed      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009854:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009858:	2b00      	cmp	r3, #0
 800985a:	d179      	bne.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800985c:	4b39      	ldr	r3, [pc, #228]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800985e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009864:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009868:	4053      	eors	r3, r2
 800986a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800986e:	2b00      	cmp	r3, #0
 8009870:	d015      	beq.n	800989e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009872:	4b34      	ldr	r3, [pc, #208]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800987a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800987e:	4b31      	ldr	r3, [pc, #196]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009882:	4a30      	ldr	r2, [pc, #192]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009888:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800988a:	4b2e      	ldr	r3, [pc, #184]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800988c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800988e:	4a2d      	ldr	r2, [pc, #180]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009890:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009894:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009896:	4a2b      	ldr	r2, [pc, #172]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009898:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800989c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800989e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80098a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098aa:	d118      	bne.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ac:	f7fa fe96 	bl	80045dc <HAL_GetTick>
 80098b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098b4:	e00d      	b.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098b6:	f7fa fe91 	bl	80045dc <HAL_GetTick>
 80098ba:	4602      	mov	r2, r0
 80098bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80098c0:	1ad2      	subs	r2, r2, r3
 80098c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d903      	bls.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80098ca:	2303      	movs	r3, #3
 80098cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80098d0:	e005      	b.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098d2:	4b1c      	ldr	r3, [pc, #112]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098d6:	f003 0302 	and.w	r3, r3, #2
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0eb      	beq.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80098de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d129      	bne.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80098e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80098ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098f6:	d10e      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80098f8:	4b12      	ldr	r3, [pc, #72]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009904:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009908:	091a      	lsrs	r2, r3, #4
 800990a:	4b10      	ldr	r3, [pc, #64]	@ (800994c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800990c:	4013      	ands	r3, r2
 800990e:	4a0d      	ldr	r2, [pc, #52]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009910:	430b      	orrs	r3, r1
 8009912:	6113      	str	r3, [r2, #16]
 8009914:	e005      	b.n	8009922 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009916:	4b0b      	ldr	r3, [pc, #44]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	4a0a      	ldr	r2, [pc, #40]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800991c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009920:	6113      	str	r3, [r2, #16]
 8009922:	4b08      	ldr	r3, [pc, #32]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009924:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800992a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800992e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009932:	4a04      	ldr	r2, [pc, #16]	@ (8009944 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009934:	430b      	orrs	r3, r1
 8009936:	6713      	str	r3, [r2, #112]	@ 0x70
 8009938:	e00e      	b.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800993a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800993e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009942:	e009      	b.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009944:	58024400 	.word	0x58024400
 8009948:	58024800 	.word	0x58024800
 800994c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009950:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009954:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009960:	f002 0301 	and.w	r3, r2, #1
 8009964:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009968:	2300      	movs	r3, #0
 800996a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800996e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009972:	460b      	mov	r3, r1
 8009974:	4313      	orrs	r3, r2
 8009976:	f000 8089 	beq.w	8009a8c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800997a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800997e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009980:	2b28      	cmp	r3, #40	@ 0x28
 8009982:	d86b      	bhi.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009984:	a201      	add	r2, pc, #4	@ (adr r2, 800998c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998a:	bf00      	nop
 800998c:	08009a65 	.word	0x08009a65
 8009990:	08009a5d 	.word	0x08009a5d
 8009994:	08009a5d 	.word	0x08009a5d
 8009998:	08009a5d 	.word	0x08009a5d
 800999c:	08009a5d 	.word	0x08009a5d
 80099a0:	08009a5d 	.word	0x08009a5d
 80099a4:	08009a5d 	.word	0x08009a5d
 80099a8:	08009a5d 	.word	0x08009a5d
 80099ac:	08009a31 	.word	0x08009a31
 80099b0:	08009a5d 	.word	0x08009a5d
 80099b4:	08009a5d 	.word	0x08009a5d
 80099b8:	08009a5d 	.word	0x08009a5d
 80099bc:	08009a5d 	.word	0x08009a5d
 80099c0:	08009a5d 	.word	0x08009a5d
 80099c4:	08009a5d 	.word	0x08009a5d
 80099c8:	08009a5d 	.word	0x08009a5d
 80099cc:	08009a47 	.word	0x08009a47
 80099d0:	08009a5d 	.word	0x08009a5d
 80099d4:	08009a5d 	.word	0x08009a5d
 80099d8:	08009a5d 	.word	0x08009a5d
 80099dc:	08009a5d 	.word	0x08009a5d
 80099e0:	08009a5d 	.word	0x08009a5d
 80099e4:	08009a5d 	.word	0x08009a5d
 80099e8:	08009a5d 	.word	0x08009a5d
 80099ec:	08009a65 	.word	0x08009a65
 80099f0:	08009a5d 	.word	0x08009a5d
 80099f4:	08009a5d 	.word	0x08009a5d
 80099f8:	08009a5d 	.word	0x08009a5d
 80099fc:	08009a5d 	.word	0x08009a5d
 8009a00:	08009a5d 	.word	0x08009a5d
 8009a04:	08009a5d 	.word	0x08009a5d
 8009a08:	08009a5d 	.word	0x08009a5d
 8009a0c:	08009a65 	.word	0x08009a65
 8009a10:	08009a5d 	.word	0x08009a5d
 8009a14:	08009a5d 	.word	0x08009a5d
 8009a18:	08009a5d 	.word	0x08009a5d
 8009a1c:	08009a5d 	.word	0x08009a5d
 8009a20:	08009a5d 	.word	0x08009a5d
 8009a24:	08009a5d 	.word	0x08009a5d
 8009a28:	08009a5d 	.word	0x08009a5d
 8009a2c:	08009a65 	.word	0x08009a65
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a34:	3308      	adds	r3, #8
 8009a36:	2101      	movs	r1, #1
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f001 fe95 	bl	800b768 <RCCEx_PLL2_Config>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009a44:	e00f      	b.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a4a:	3328      	adds	r3, #40	@ 0x28
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f001 ff3c 	bl	800b8cc <RCCEx_PLL3_Config>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009a5a:	e004      	b.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a62:	e000      	b.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d10a      	bne.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009a6e:	4bbf      	ldr	r3, [pc, #764]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a72:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a7c:	4abb      	ldr	r2, [pc, #748]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a7e:	430b      	orrs	r3, r1
 8009a80:	6553      	str	r3, [r2, #84]	@ 0x54
 8009a82:	e003      	b.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	f002 0302 	and.w	r3, r2, #2
 8009a98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009aa2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	d041      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ab0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ab2:	2b05      	cmp	r3, #5
 8009ab4:	d824      	bhi.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8009abc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009abc:	08009b09 	.word	0x08009b09
 8009ac0:	08009ad5 	.word	0x08009ad5
 8009ac4:	08009aeb 	.word	0x08009aeb
 8009ac8:	08009b09 	.word	0x08009b09
 8009acc:	08009b09 	.word	0x08009b09
 8009ad0:	08009b09 	.word	0x08009b09
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad8:	3308      	adds	r3, #8
 8009ada:	2101      	movs	r1, #1
 8009adc:	4618      	mov	r0, r3
 8009ade:	f001 fe43 	bl	800b768 <RCCEx_PLL2_Config>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009ae8:	e00f      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aee:	3328      	adds	r3, #40	@ 0x28
 8009af0:	2101      	movs	r1, #1
 8009af2:	4618      	mov	r0, r3
 8009af4:	f001 feea 	bl	800b8cc <RCCEx_PLL3_Config>
 8009af8:	4603      	mov	r3, r0
 8009afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009afe:	e004      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b00:	2301      	movs	r3, #1
 8009b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b06:	e000      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10a      	bne.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009b12:	4b96      	ldr	r3, [pc, #600]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b16:	f023 0107 	bic.w	r1, r3, #7
 8009b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b20:	4a92      	ldr	r2, [pc, #584]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b22:	430b      	orrs	r3, r1
 8009b24:	6553      	str	r3, [r2, #84]	@ 0x54
 8009b26:	e003      	b.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b38:	f002 0304 	and.w	r3, r2, #4
 8009b3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b40:	2300      	movs	r3, #0
 8009b42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b46:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	d044      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b58:	2b05      	cmp	r3, #5
 8009b5a:	d825      	bhi.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b64 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b62:	bf00      	nop
 8009b64:	08009bb1 	.word	0x08009bb1
 8009b68:	08009b7d 	.word	0x08009b7d
 8009b6c:	08009b93 	.word	0x08009b93
 8009b70:	08009bb1 	.word	0x08009bb1
 8009b74:	08009bb1 	.word	0x08009bb1
 8009b78:	08009bb1 	.word	0x08009bb1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b80:	3308      	adds	r3, #8
 8009b82:	2101      	movs	r1, #1
 8009b84:	4618      	mov	r0, r3
 8009b86:	f001 fdef 	bl	800b768 <RCCEx_PLL2_Config>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009b90:	e00f      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b96:	3328      	adds	r3, #40	@ 0x28
 8009b98:	2101      	movs	r1, #1
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f001 fe96 	bl	800b8cc <RCCEx_PLL3_Config>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009ba6:	e004      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bae:	e000      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d10b      	bne.n	8009bd2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009bba:	4b6c      	ldr	r3, [pc, #432]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bbe:	f023 0107 	bic.w	r1, r3, #7
 8009bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bca:	4a68      	ldr	r2, [pc, #416]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009bcc:	430b      	orrs	r3, r1
 8009bce:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bd0:	e003      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be2:	f002 0320 	and.w	r3, r2, #32
 8009be6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bea:	2300      	movs	r3, #0
 8009bec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009bf0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	d055      	beq.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c06:	d033      	beq.n	8009c70 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c0c:	d82c      	bhi.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c12:	d02f      	beq.n	8009c74 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c18:	d826      	bhi.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009c1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009c1e:	d02b      	beq.n	8009c78 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009c20:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009c24:	d820      	bhi.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009c26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c2a:	d012      	beq.n	8009c52 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c30:	d81a      	bhi.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d022      	beq.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009c36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c3a:	d115      	bne.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c40:	3308      	adds	r3, #8
 8009c42:	2100      	movs	r1, #0
 8009c44:	4618      	mov	r0, r3
 8009c46:	f001 fd8f 	bl	800b768 <RCCEx_PLL2_Config>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009c50:	e015      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c56:	3328      	adds	r3, #40	@ 0x28
 8009c58:	2102      	movs	r1, #2
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f001 fe36 	bl	800b8cc <RCCEx_PLL3_Config>
 8009c60:	4603      	mov	r3, r0
 8009c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009c66:	e00a      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c6e:	e006      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c70:	bf00      	nop
 8009c72:	e004      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c74:	bf00      	nop
 8009c76:	e002      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c78:	bf00      	nop
 8009c7a:	e000      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d10b      	bne.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c86:	4b39      	ldr	r3, [pc, #228]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c8a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c96:	4a35      	ldr	r2, [pc, #212]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c98:	430b      	orrs	r3, r1
 8009c9a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c9c:	e003      	b.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ca2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009cbc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	d058      	beq.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009cce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009cd2:	d033      	beq.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009cd4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009cd8:	d82c      	bhi.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009cda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cde:	d02f      	beq.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ce4:	d826      	bhi.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ce6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009cea:	d02b      	beq.n	8009d44 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009cec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009cf0:	d820      	bhi.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009cf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cf6:	d012      	beq.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009cf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cfc:	d81a      	bhi.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d022      	beq.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009d02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d06:	d115      	bne.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d0c:	3308      	adds	r3, #8
 8009d0e:	2100      	movs	r1, #0
 8009d10:	4618      	mov	r0, r3
 8009d12:	f001 fd29 	bl	800b768 <RCCEx_PLL2_Config>
 8009d16:	4603      	mov	r3, r0
 8009d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009d1c:	e015      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d22:	3328      	adds	r3, #40	@ 0x28
 8009d24:	2102      	movs	r1, #2
 8009d26:	4618      	mov	r0, r3
 8009d28:	f001 fdd0 	bl	800b8cc <RCCEx_PLL3_Config>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009d32:	e00a      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d3a:	e006      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009d3c:	bf00      	nop
 8009d3e:	e004      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009d40:	bf00      	nop
 8009d42:	e002      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009d44:	bf00      	nop
 8009d46:	e000      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d10e      	bne.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009d52:	4b06      	ldr	r3, [pc, #24]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d56:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d62:	4a02      	ldr	r2, [pc, #8]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d64:	430b      	orrs	r3, r1
 8009d66:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d68:	e006      	b.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009d6a:	bf00      	nop
 8009d6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009d84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d88:	2300      	movs	r3, #0
 8009d8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d8e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009d92:	460b      	mov	r3, r1
 8009d94:	4313      	orrs	r3, r2
 8009d96:	d055      	beq.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009da0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009da4:	d033      	beq.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009da6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009daa:	d82c      	bhi.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009dac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009db0:	d02f      	beq.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009db6:	d826      	bhi.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009db8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009dbc:	d02b      	beq.n	8009e16 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009dbe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009dc2:	d820      	bhi.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009dc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dc8:	d012      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009dca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dce:	d81a      	bhi.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d022      	beq.n	8009e1a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009dd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dd8:	d115      	bne.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dde:	3308      	adds	r3, #8
 8009de0:	2100      	movs	r1, #0
 8009de2:	4618      	mov	r0, r3
 8009de4:	f001 fcc0 	bl	800b768 <RCCEx_PLL2_Config>
 8009de8:	4603      	mov	r3, r0
 8009dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009dee:	e015      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009df4:	3328      	adds	r3, #40	@ 0x28
 8009df6:	2102      	movs	r1, #2
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f001 fd67 	bl	800b8cc <RCCEx_PLL3_Config>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009e04:	e00a      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e06:	2301      	movs	r3, #1
 8009e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e0c:	e006      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009e0e:	bf00      	nop
 8009e10:	e004      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009e12:	bf00      	nop
 8009e14:	e002      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009e16:	bf00      	nop
 8009e18:	e000      	b.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009e1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10b      	bne.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009e24:	4ba1      	ldr	r3, [pc, #644]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e28:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009e34:	4a9d      	ldr	r2, [pc, #628]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e36:	430b      	orrs	r3, r1
 8009e38:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e3a:	e003      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f002 0308 	and.w	r3, r2, #8
 8009e50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009e54:	2300      	movs	r3, #0
 8009e56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4313      	orrs	r3, r2
 8009e62:	d01e      	beq.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e70:	d10c      	bne.n	8009e8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e76:	3328      	adds	r3, #40	@ 0x28
 8009e78:	2102      	movs	r1, #2
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f001 fd26 	bl	800b8cc <RCCEx_PLL3_Config>
 8009e80:	4603      	mov	r3, r0
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d002      	beq.n	8009e8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009e86:	2301      	movs	r3, #1
 8009e88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009e8c:	4b87      	ldr	r3, [pc, #540]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e90:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e9c:	4a83      	ldr	r2, [pc, #524]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e9e:	430b      	orrs	r3, r1
 8009ea0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eaa:	f002 0310 	and.w	r3, r2, #16
 8009eae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009eb8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	d01e      	beq.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ece:	d10c      	bne.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ed4:	3328      	adds	r3, #40	@ 0x28
 8009ed6:	2102      	movs	r1, #2
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f001 fcf7 	bl	800b8cc <RCCEx_PLL3_Config>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d002      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009eea:	4b70      	ldr	r3, [pc, #448]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ef6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009efa:	4a6c      	ldr	r2, [pc, #432]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009efc:	430b      	orrs	r3, r1
 8009efe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f08:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009f0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009f10:	2300      	movs	r3, #0
 8009f12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009f16:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	d03e      	beq.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f2c:	d022      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009f2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f32:	d81b      	bhi.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d003      	beq.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f3c:	d00b      	beq.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009f3e:	e015      	b.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f44:	3308      	adds	r3, #8
 8009f46:	2100      	movs	r1, #0
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f001 fc0d 	bl	800b768 <RCCEx_PLL2_Config>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009f54:	e00f      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f5a:	3328      	adds	r3, #40	@ 0x28
 8009f5c:	2102      	movs	r1, #2
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f001 fcb4 	bl	800b8cc <RCCEx_PLL3_Config>
 8009f64:	4603      	mov	r3, r0
 8009f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009f6a:	e004      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f72:	e000      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009f74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10b      	bne.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009f7e:	4b4b      	ldr	r3, [pc, #300]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f82:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f8e:	4a47      	ldr	r2, [pc, #284]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f90:	430b      	orrs	r3, r1
 8009f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f94:	e003      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009faa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009fac:	2300      	movs	r3, #0
 8009fae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009fb0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	d03b      	beq.n	800a032 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009fc6:	d01f      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009fc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009fcc:	d818      	bhi.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009fce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fd2:	d003      	beq.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009fd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009fd8:	d007      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009fda:	e011      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fdc:	4b33      	ldr	r3, [pc, #204]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fe0:	4a32      	ldr	r2, [pc, #200]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009fe8:	e00f      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fee:	3328      	adds	r3, #40	@ 0x28
 8009ff0:	2101      	movs	r1, #1
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f001 fc6a 	bl	800b8cc <RCCEx_PLL3_Config>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ffe:	e004      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a006:	e000      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a00a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10b      	bne.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a012:	4b26      	ldr	r3, [pc, #152]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a016:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a01a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a01e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a022:	4a22      	ldr	r2, [pc, #136]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a024:	430b      	orrs	r3, r1
 800a026:	6553      	str	r3, [r2, #84]	@ 0x54
 800a028:	e003      	b.n	800a032 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a02a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a02e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a03e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a040:	2300      	movs	r3, #0
 800a042:	677b      	str	r3, [r7, #116]	@ 0x74
 800a044:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a048:	460b      	mov	r3, r1
 800a04a:	4313      	orrs	r3, r2
 800a04c:	d034      	beq.n	800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a054:	2b00      	cmp	r3, #0
 800a056:	d003      	beq.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a05c:	d007      	beq.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a05e:	e011      	b.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a060:	4b12      	ldr	r3, [pc, #72]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a064:	4a11      	ldr	r2, [pc, #68]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a06a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a06c:	e00e      	b.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a072:	3308      	adds	r3, #8
 800a074:	2102      	movs	r1, #2
 800a076:	4618      	mov	r0, r3
 800a078:	f001 fb76 	bl	800b768 <RCCEx_PLL2_Config>
 800a07c:	4603      	mov	r3, r0
 800a07e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a082:	e003      	b.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a08a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a08c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a090:	2b00      	cmp	r3, #0
 800a092:	d10d      	bne.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a094:	4b05      	ldr	r3, [pc, #20]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a098:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0a2:	4a02      	ldr	r2, [pc, #8]	@ (800a0ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0a4:	430b      	orrs	r3, r1
 800a0a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a0a8:	e006      	b.n	800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a0aa:	bf00      	nop
 800a0ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a0b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a0c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a0ca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	d00c      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0d8:	3328      	adds	r3, #40	@ 0x28
 800a0da:	2102      	movs	r1, #2
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f001 fbf5 	bl	800b8cc <RCCEx_PLL3_Config>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d002      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a0ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a0fa:	663b      	str	r3, [r7, #96]	@ 0x60
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	667b      	str	r3, [r7, #100]	@ 0x64
 800a100:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a104:	460b      	mov	r3, r1
 800a106:	4313      	orrs	r3, r2
 800a108:	d038      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a10e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a116:	d018      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a118:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a11c:	d811      	bhi.n	800a142 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a11e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a122:	d014      	beq.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a128:	d80b      	bhi.n	800a142 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d011      	beq.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a12e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a132:	d106      	bne.n	800a142 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a134:	4bc3      	ldr	r3, [pc, #780]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a138:	4ac2      	ldr	r2, [pc, #776]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a13a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a13e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a140:	e008      	b.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a148:	e004      	b.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a14a:	bf00      	nop
 800a14c:	e002      	b.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a14e:	bf00      	nop
 800a150:	e000      	b.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a152:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10b      	bne.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a15c:	4bb9      	ldr	r3, [pc, #740]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a15e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a160:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a16c:	4ab5      	ldr	r2, [pc, #724]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a16e:	430b      	orrs	r3, r1
 800a170:	6553      	str	r3, [r2, #84]	@ 0x54
 800a172:	e003      	b.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a178:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a188:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a18a:	2300      	movs	r3, #0
 800a18c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a18e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a192:	460b      	mov	r3, r1
 800a194:	4313      	orrs	r3, r2
 800a196:	d009      	beq.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a198:	4baa      	ldr	r3, [pc, #680]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a19a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a19c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a1a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1a6:	4aa7      	ldr	r2, [pc, #668]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1a8:	430b      	orrs	r3, r1
 800a1aa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a1ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a1b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	d00a      	beq.n	800a1de <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a1c8:	4b9e      	ldr	r3, [pc, #632]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a1d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a1d8:	4a9a      	ldr	r2, [pc, #616]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1da:	430b      	orrs	r3, r1
 800a1dc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a1de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a1ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1f0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	d009      	beq.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a1fa:	4b92      	ldr	r3, [pc, #584]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1fe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a208:	4a8e      	ldr	r2, [pc, #568]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a20a:	430b      	orrs	r3, r1
 800a20c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a20e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a216:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a21a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a21c:	2300      	movs	r3, #0
 800a21e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a220:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a224:	460b      	mov	r3, r1
 800a226:	4313      	orrs	r3, r2
 800a228:	d00e      	beq.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a22a:	4b86      	ldr	r3, [pc, #536]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	4a85      	ldr	r2, [pc, #532]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a230:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a234:	6113      	str	r3, [r2, #16]
 800a236:	4b83      	ldr	r3, [pc, #524]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a238:	6919      	ldr	r1, [r3, #16]
 800a23a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a23e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a242:	4a80      	ldr	r2, [pc, #512]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a244:	430b      	orrs	r3, r1
 800a246:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a254:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a256:	2300      	movs	r3, #0
 800a258:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a25a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a25e:	460b      	mov	r3, r1
 800a260:	4313      	orrs	r3, r2
 800a262:	d009      	beq.n	800a278 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a264:	4b77      	ldr	r3, [pc, #476]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a268:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a26c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a272:	4a74      	ldr	r2, [pc, #464]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a274:	430b      	orrs	r3, r1
 800a276:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a280:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a284:	633b      	str	r3, [r7, #48]	@ 0x30
 800a286:	2300      	movs	r3, #0
 800a288:	637b      	str	r3, [r7, #52]	@ 0x34
 800a28a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a28e:	460b      	mov	r3, r1
 800a290:	4313      	orrs	r3, r2
 800a292:	d00a      	beq.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a294:	4b6b      	ldr	r3, [pc, #428]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a298:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2a4:	4a67      	ldr	r2, [pc, #412]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a2a6:	430b      	orrs	r3, r1
 800a2a8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a2aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b2:	2100      	movs	r1, #0
 800a2b4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a2b6:	f003 0301 	and.w	r3, r3, #1
 800a2ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2bc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	d011      	beq.n	800a2ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a2c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ca:	3308      	adds	r3, #8
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f001 fa4a 	bl	800b768 <RCCEx_PLL2_Config>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a2ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f2:	2100      	movs	r1, #0
 800a2f4:	6239      	str	r1, [r7, #32]
 800a2f6:	f003 0302 	and.w	r3, r3, #2
 800a2fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2fc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a300:	460b      	mov	r3, r1
 800a302:	4313      	orrs	r3, r2
 800a304:	d011      	beq.n	800a32a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a30a:	3308      	adds	r3, #8
 800a30c:	2101      	movs	r1, #1
 800a30e:	4618      	mov	r0, r3
 800a310:	f001 fa2a 	bl	800b768 <RCCEx_PLL2_Config>
 800a314:	4603      	mov	r3, r0
 800a316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a31a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d003      	beq.n	800a32a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a326:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a32a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a332:	2100      	movs	r1, #0
 800a334:	61b9      	str	r1, [r7, #24]
 800a336:	f003 0304 	and.w	r3, r3, #4
 800a33a:	61fb      	str	r3, [r7, #28]
 800a33c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a340:	460b      	mov	r3, r1
 800a342:	4313      	orrs	r3, r2
 800a344:	d011      	beq.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a34a:	3308      	adds	r3, #8
 800a34c:	2102      	movs	r1, #2
 800a34e:	4618      	mov	r0, r3
 800a350:	f001 fa0a 	bl	800b768 <RCCEx_PLL2_Config>
 800a354:	4603      	mov	r3, r0
 800a356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d003      	beq.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a372:	2100      	movs	r1, #0
 800a374:	6139      	str	r1, [r7, #16]
 800a376:	f003 0308 	and.w	r3, r3, #8
 800a37a:	617b      	str	r3, [r7, #20]
 800a37c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a380:	460b      	mov	r3, r1
 800a382:	4313      	orrs	r3, r2
 800a384:	d011      	beq.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a38a:	3328      	adds	r3, #40	@ 0x28
 800a38c:	2100      	movs	r1, #0
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 fa9c 	bl	800b8cc <RCCEx_PLL3_Config>
 800a394:	4603      	mov	r3, r0
 800a396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a39a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d003      	beq.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a3aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	f003 0310 	and.w	r3, r3, #16
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	d011      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ca:	3328      	adds	r3, #40	@ 0x28
 800a3cc:	2101      	movs	r1, #1
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f001 fa7c 	bl	800b8cc <RCCEx_PLL3_Config>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a3da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d003      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a3ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	2100      	movs	r1, #0
 800a3f4:	6039      	str	r1, [r7, #0]
 800a3f6:	f003 0320 	and.w	r3, r3, #32
 800a3fa:	607b      	str	r3, [r7, #4]
 800a3fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a400:	460b      	mov	r3, r1
 800a402:	4313      	orrs	r3, r2
 800a404:	d011      	beq.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a40a:	3328      	adds	r3, #40	@ 0x28
 800a40c:	2102      	movs	r1, #2
 800a40e:	4618      	mov	r0, r3
 800a410:	f001 fa5c 	bl	800b8cc <RCCEx_PLL3_Config>
 800a414:	4603      	mov	r3, r0
 800a416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a41a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d003      	beq.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a422:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a426:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a42a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d101      	bne.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	e000      	b.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a436:	2301      	movs	r3, #1
}
 800a438:	4618      	mov	r0, r3
 800a43a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a43e:	46bd      	mov	sp, r7
 800a440:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a444:	58024400 	.word	0x58024400

0800a448 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b090      	sub	sp, #64	@ 0x40
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a452:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a456:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a45a:	430b      	orrs	r3, r1
 800a45c:	f040 8094 	bne.w	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a460:	4b9e      	ldr	r3, [pc, #632]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a464:	f003 0307 	and.w	r3, r3, #7
 800a468:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	f200 8087 	bhi.w	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a472:	a201      	add	r2, pc, #4	@ (adr r2, 800a478 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a478:	0800a48d 	.word	0x0800a48d
 800a47c:	0800a4b5 	.word	0x0800a4b5
 800a480:	0800a4dd 	.word	0x0800a4dd
 800a484:	0800a579 	.word	0x0800a579
 800a488:	0800a505 	.word	0x0800a505
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a48c:	4b93      	ldr	r3, [pc, #588]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a498:	d108      	bne.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a49a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f001 f810 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4a8:	f000 bd45 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4b0:	f000 bd41 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4b4:	4b89      	ldr	r3, [pc, #548]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4c0:	d108      	bne.n	800a4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4c2:	f107 0318 	add.w	r3, r7, #24
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f000 fd54 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4d0:	f000 bd31 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4d8:	f000 bd2d 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4dc:	4b7f      	ldr	r3, [pc, #508]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a4e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4e8:	d108      	bne.n	800a4fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ea:	f107 030c 	add.w	r3, r7, #12
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f000 fe94 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4f8:	f000 bd1d 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a500:	f000 bd19 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a504:	4b75      	ldr	r3, [pc, #468]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a508:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a50c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a50e:	4b73      	ldr	r3, [pc, #460]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 0304 	and.w	r3, r3, #4
 800a516:	2b04      	cmp	r3, #4
 800a518:	d10c      	bne.n	800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d109      	bne.n	800a534 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a520:	4b6e      	ldr	r3, [pc, #440]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	08db      	lsrs	r3, r3, #3
 800a526:	f003 0303 	and.w	r3, r3, #3
 800a52a:	4a6d      	ldr	r2, [pc, #436]	@ (800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a52c:	fa22 f303 	lsr.w	r3, r2, r3
 800a530:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a532:	e01f      	b.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a534:	4b69      	ldr	r3, [pc, #420]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a53c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a540:	d106      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a544:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a548:	d102      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a54a:	4b66      	ldr	r3, [pc, #408]	@ (800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a54e:	e011      	b.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a550:	4b62      	ldr	r3, [pc, #392]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a55c:	d106      	bne.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a55e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a560:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a564:	d102      	bne.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a566:	4b60      	ldr	r3, [pc, #384]	@ (800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a568:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a56a:	e003      	b.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a56c:	2300      	movs	r3, #0
 800a56e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a570:	f000 bce1 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a574:	f000 bcdf 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a578:	4b5c      	ldr	r3, [pc, #368]	@ (800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a57c:	f000 bcdb 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a584:	f000 bcd7 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a58c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a590:	430b      	orrs	r3, r1
 800a592:	f040 80ad 	bne.w	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a596:	4b51      	ldr	r3, [pc, #324]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a59a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a59e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5a6:	d056      	beq.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5ae:	f200 8090 	bhi.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a5b6:	f000 8088 	beq.w	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5bc:	2bc0      	cmp	r3, #192	@ 0xc0
 800a5be:	f200 8088 	bhi.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c4:	2b80      	cmp	r3, #128	@ 0x80
 800a5c6:	d032      	beq.n	800a62e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ca:	2b80      	cmp	r3, #128	@ 0x80
 800a5cc:	f200 8081 	bhi.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d003      	beq.n	800a5de <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d8:	2b40      	cmp	r3, #64	@ 0x40
 800a5da:	d014      	beq.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a5dc:	e079      	b.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5de:	4b3f      	ldr	r3, [pc, #252]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5ea:	d108      	bne.n	800a5fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 ff67 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5fa:	f000 bc9c 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5fe:	2300      	movs	r3, #0
 800a600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a602:	f000 bc98 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a606:	4b35      	ldr	r3, [pc, #212]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a60e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a612:	d108      	bne.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a614:	f107 0318 	add.w	r3, r7, #24
 800a618:	4618      	mov	r0, r3
 800a61a:	f000 fcab 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a622:	f000 bc88 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a626:	2300      	movs	r3, #0
 800a628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a62a:	f000 bc84 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a62e:	4b2b      	ldr	r3, [pc, #172]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a63a:	d108      	bne.n	800a64e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a63c:	f107 030c 	add.w	r3, r7, #12
 800a640:	4618      	mov	r0, r3
 800a642:	f000 fdeb 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a64a:	f000 bc74 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a64e:	2300      	movs	r3, #0
 800a650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a652:	f000 bc70 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a656:	4b21      	ldr	r3, [pc, #132]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a65a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a65e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a660:	4b1e      	ldr	r3, [pc, #120]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f003 0304 	and.w	r3, r3, #4
 800a668:	2b04      	cmp	r3, #4
 800a66a:	d10c      	bne.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a66c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d109      	bne.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a672:	4b1a      	ldr	r3, [pc, #104]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	08db      	lsrs	r3, r3, #3
 800a678:	f003 0303 	and.w	r3, r3, #3
 800a67c:	4a18      	ldr	r2, [pc, #96]	@ (800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a67e:	fa22 f303 	lsr.w	r3, r2, r3
 800a682:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a684:	e01f      	b.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a686:	4b15      	ldr	r3, [pc, #84]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a68e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a692:	d106      	bne.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a69a:	d102      	bne.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a69c:	4b11      	ldr	r3, [pc, #68]	@ (800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a69e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6a0:	e011      	b.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6ae:	d106      	bne.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a6b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6b6:	d102      	bne.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6b8:	4b0b      	ldr	r3, [pc, #44]	@ (800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6bc:	e003      	b.n	800a6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a6c2:	f000 bc38 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a6c6:	f000 bc36 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a6ca:	4b08      	ldr	r3, [pc, #32]	@ (800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6ce:	f000 bc32 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6d6:	f000 bc2e 	b.w	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a6da:	bf00      	nop
 800a6dc:	58024400 	.word	0x58024400
 800a6e0:	03d09000 	.word	0x03d09000
 800a6e4:	003d0900 	.word	0x003d0900
 800a6e8:	017d7840 	.word	0x017d7840
 800a6ec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a6f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6f4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a6f8:	430b      	orrs	r3, r1
 800a6fa:	f040 809c 	bne.w	800a836 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a6fe:	4b9e      	ldr	r3, [pc, #632]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a702:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a706:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a70e:	d054      	beq.n	800a7ba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a712:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a716:	f200 808b 	bhi.w	800a830 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a71c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a720:	f000 8083 	beq.w	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a726:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a72a:	f200 8081 	bhi.w	800a830 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a730:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a734:	d02f      	beq.n	800a796 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a738:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a73c:	d878      	bhi.n	800a830 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a740:	2b00      	cmp	r3, #0
 800a742:	d004      	beq.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a746:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a74a:	d012      	beq.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a74c:	e070      	b.n	800a830 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a74e:	4b8a      	ldr	r3, [pc, #552]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a756:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a75a:	d107      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a75c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a760:	4618      	mov	r0, r3
 800a762:	f000 feaf 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a76a:	e3e4      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a76c:	2300      	movs	r3, #0
 800a76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a770:	e3e1      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a772:	4b81      	ldr	r3, [pc, #516]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a77a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a77e:	d107      	bne.n	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a780:	f107 0318 	add.w	r3, r7, #24
 800a784:	4618      	mov	r0, r3
 800a786:	f000 fbf5 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a78a:	69bb      	ldr	r3, [r7, #24]
 800a78c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a78e:	e3d2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a790:	2300      	movs	r3, #0
 800a792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a794:	e3cf      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a796:	4b78      	ldr	r3, [pc, #480]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a79e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7a2:	d107      	bne.n	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7a4:	f107 030c 	add.w	r3, r7, #12
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 fd37 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7b2:	e3c0      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b8:	e3bd      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a7ba:	4b6f      	ldr	r3, [pc, #444]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a7c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7c4:	4b6c      	ldr	r3, [pc, #432]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 0304 	and.w	r3, r3, #4
 800a7cc:	2b04      	cmp	r3, #4
 800a7ce:	d10c      	bne.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a7d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d109      	bne.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7d6:	4b68      	ldr	r3, [pc, #416]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	08db      	lsrs	r3, r3, #3
 800a7dc:	f003 0303 	and.w	r3, r3, #3
 800a7e0:	4a66      	ldr	r2, [pc, #408]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a7e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7e8:	e01e      	b.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a7ea:	4b63      	ldr	r3, [pc, #396]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7f6:	d106      	bne.n	800a806 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a7f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7fe:	d102      	bne.n	800a806 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a800:	4b5f      	ldr	r3, [pc, #380]	@ (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a802:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a804:	e010      	b.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a806:	4b5c      	ldr	r3, [pc, #368]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a80e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a812:	d106      	bne.n	800a822 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a816:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a81a:	d102      	bne.n	800a822 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a81c:	4b59      	ldr	r3, [pc, #356]	@ (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a820:	e002      	b.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a822:	2300      	movs	r3, #0
 800a824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a826:	e386      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a828:	e385      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a82a:	4b57      	ldr	r3, [pc, #348]	@ (800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a82e:	e382      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a830:	2300      	movs	r3, #0
 800a832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a834:	e37f      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a836:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a83a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a83e:	430b      	orrs	r3, r1
 800a840:	f040 80a7 	bne.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a844:	4b4c      	ldr	r3, [pc, #304]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a848:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a84c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a84e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a850:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a854:	d055      	beq.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a858:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a85c:	f200 8096 	bhi.w	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a862:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a866:	f000 8084 	beq.w	800a972 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a870:	f200 808c 	bhi.w	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a876:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a87a:	d030      	beq.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a882:	f200 8083 	bhi.w	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d004      	beq.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a88e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a892:	d012      	beq.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a894:	e07a      	b.n	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a896:	4b38      	ldr	r3, [pc, #224]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a89e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8a2:	d107      	bne.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f000 fe0b 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8b2:	e340      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8b8:	e33d      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a8ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8c6:	d107      	bne.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8c8:	f107 0318 	add.w	r3, r7, #24
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f000 fb51 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a8d2:	69bb      	ldr	r3, [r7, #24]
 800a8d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8d6:	e32e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8dc:	e32b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a8de:	4b26      	ldr	r3, [pc, #152]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a8e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ea:	d107      	bne.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8ec:	f107 030c 	add.w	r3, r7, #12
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f000 fc93 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8fa:	e31c      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a900:	e319      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a902:	4b1d      	ldr	r3, [pc, #116]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a906:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a90a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a90c:	4b1a      	ldr	r3, [pc, #104]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f003 0304 	and.w	r3, r3, #4
 800a914:	2b04      	cmp	r3, #4
 800a916:	d10c      	bne.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d109      	bne.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a91e:	4b16      	ldr	r3, [pc, #88]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	08db      	lsrs	r3, r3, #3
 800a924:	f003 0303 	and.w	r3, r3, #3
 800a928:	4a14      	ldr	r2, [pc, #80]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a92a:	fa22 f303 	lsr.w	r3, r2, r3
 800a92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a930:	e01e      	b.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a932:	4b11      	ldr	r3, [pc, #68]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a93a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a93e:	d106      	bne.n	800a94e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a942:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a946:	d102      	bne.n	800a94e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a948:	4b0d      	ldr	r3, [pc, #52]	@ (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a94c:	e010      	b.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a94e:	4b0a      	ldr	r3, [pc, #40]	@ (800a978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a956:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a95a:	d106      	bne.n	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a962:	d102      	bne.n	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a964:	4b07      	ldr	r3, [pc, #28]	@ (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a968:	e002      	b.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a96a:	2300      	movs	r3, #0
 800a96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a96e:	e2e2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a970:	e2e1      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a972:	4b05      	ldr	r3, [pc, #20]	@ (800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a976:	e2de      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a978:	58024400 	.word	0x58024400
 800a97c:	03d09000 	.word	0x03d09000
 800a980:	003d0900 	.word	0x003d0900
 800a984:	017d7840 	.word	0x017d7840
 800a988:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a98c:	2300      	movs	r3, #0
 800a98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a990:	e2d1      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a992:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a996:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a99a:	430b      	orrs	r3, r1
 800a99c:	f040 809c 	bne.w	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a9a0:	4b93      	ldr	r3, [pc, #588]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a9a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9b0:	d054      	beq.n	800aa5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9b8:	f200 808b 	bhi.w	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9c2:	f000 8083 	beq.w	800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9cc:	f200 8081 	bhi.w	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9d6:	d02f      	beq.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9de:	d878      	bhi.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d004      	beq.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9ec:	d012      	beq.n	800aa14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a9ee:	e070      	b.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a9f0:	4b7f      	ldr	r3, [pc, #508]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9fc:	d107      	bne.n	800aa0e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a9fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 fd5e 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa0c:	e293      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa12:	e290      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa14:	4b76      	ldr	r3, [pc, #472]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa20:	d107      	bne.n	800aa32 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa22:	f107 0318 	add.w	r3, r7, #24
 800aa26:	4618      	mov	r0, r3
 800aa28:	f000 faa4 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa30:	e281      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa32:	2300      	movs	r3, #0
 800aa34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa36:	e27e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa38:	4b6d      	ldr	r3, [pc, #436]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa44:	d107      	bne.n	800aa56 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa46:	f107 030c 	add.w	r3, r7, #12
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 fbe6 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa54:	e26f      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa5a:	e26c      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa5c:	4b64      	ldr	r3, [pc, #400]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa64:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa66:	4b62      	ldr	r3, [pc, #392]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f003 0304 	and.w	r3, r3, #4
 800aa6e:	2b04      	cmp	r3, #4
 800aa70:	d10c      	bne.n	800aa8c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800aa72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d109      	bne.n	800aa8c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa78:	4b5d      	ldr	r3, [pc, #372]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	08db      	lsrs	r3, r3, #3
 800aa7e:	f003 0303 	and.w	r3, r3, #3
 800aa82:	4a5c      	ldr	r2, [pc, #368]	@ (800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aa84:	fa22 f303 	lsr.w	r3, r2, r3
 800aa88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa8a:	e01e      	b.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa8c:	4b58      	ldr	r3, [pc, #352]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa98:	d106      	bne.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800aa9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aaa0:	d102      	bne.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aaa2:	4b55      	ldr	r3, [pc, #340]	@ (800abf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaa6:	e010      	b.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaa8:	4b51      	ldr	r3, [pc, #324]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aab4:	d106      	bne.n	800aac4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800aab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aabc:	d102      	bne.n	800aac4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aabe:	4b4f      	ldr	r3, [pc, #316]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800aac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aac2:	e002      	b.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aac4:	2300      	movs	r3, #0
 800aac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aac8:	e235      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aaca:	e234      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aacc:	4b4c      	ldr	r3, [pc, #304]	@ (800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad0:	e231      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aad2:	2300      	movs	r3, #0
 800aad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad6:	e22e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800aad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aadc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800aae0:	430b      	orrs	r3, r1
 800aae2:	f040 808f 	bne.w	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800aae6:	4b42      	ldr	r3, [pc, #264]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800aaee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800aaf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aaf6:	d06b      	beq.n	800abd0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800aaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aafe:	d874      	bhi.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ab00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ab06:	d056      	beq.n	800abb6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ab08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ab0e:	d86c      	bhi.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ab10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ab16:	d03b      	beq.n	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ab18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ab1e:	d864      	bhi.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ab20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab26:	d021      	beq.n	800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab2e:	d85c      	bhi.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ab30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d004      	beq.n	800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800ab36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab3c:	d004      	beq.n	800ab48 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800ab3e:	e054      	b.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ab40:	f7fe fa4c 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ab44:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ab46:	e1f6      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab48:	4b29      	ldr	r3, [pc, #164]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab54:	d107      	bne.n	800ab66 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab56:	f107 0318 	add.w	r3, r7, #24
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f000 fa0a 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab64:	e1e7      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab66:	2300      	movs	r3, #0
 800ab68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab6a:	e1e4      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab6c:	4b20      	ldr	r3, [pc, #128]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab78:	d107      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab7a:	f107 030c 	add.w	r3, r7, #12
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 fb4c 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab88:	e1d5      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab8e:	e1d2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab90:	4b17      	ldr	r3, [pc, #92]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f003 0304 	and.w	r3, r3, #4
 800ab98:	2b04      	cmp	r3, #4
 800ab9a:	d109      	bne.n	800abb0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab9c:	4b14      	ldr	r3, [pc, #80]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	08db      	lsrs	r3, r3, #3
 800aba2:	f003 0303 	and.w	r3, r3, #3
 800aba6:	4a13      	ldr	r2, [pc, #76]	@ (800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aba8:	fa22 f303 	lsr.w	r3, r2, r3
 800abac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abae:	e1c2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abb0:	2300      	movs	r3, #0
 800abb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abb4:	e1bf      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800abb6:	4b0e      	ldr	r3, [pc, #56]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800abc2:	d102      	bne.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800abc4:	4b0c      	ldr	r3, [pc, #48]	@ (800abf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800abc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abc8:	e1b5      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abca:	2300      	movs	r3, #0
 800abcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abce:	e1b2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800abd0:	4b07      	ldr	r3, [pc, #28]	@ (800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abdc:	d102      	bne.n	800abe4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800abde:	4b07      	ldr	r3, [pc, #28]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800abe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abe2:	e1a8      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abe4:	2300      	movs	r3, #0
 800abe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe8:	e1a5      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abee:	e1a2      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800abf0:	58024400 	.word	0x58024400
 800abf4:	03d09000 	.word	0x03d09000
 800abf8:	003d0900 	.word	0x003d0900
 800abfc:	017d7840 	.word	0x017d7840
 800ac00:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ac04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac08:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ac0c:	430b      	orrs	r3, r1
 800ac0e:	d173      	bne.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ac10:	4b9c      	ldr	r3, [pc, #624]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ac18:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac20:	d02f      	beq.n	800ac82 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800ac22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac28:	d863      	bhi.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ac2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d004      	beq.n	800ac3a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ac30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac36:	d012      	beq.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ac38:	e05b      	b.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac3a:	4b92      	ldr	r3, [pc, #584]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac46:	d107      	bne.n	800ac58 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac48:	f107 0318 	add.w	r3, r7, #24
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f000 f991 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac52:	69bb      	ldr	r3, [r7, #24]
 800ac54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac56:	e16e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac5c:	e16b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac5e:	4b89      	ldr	r3, [pc, #548]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac6a:	d107      	bne.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac6c:	f107 030c 	add.w	r3, r7, #12
 800ac70:	4618      	mov	r0, r3
 800ac72:	f000 fad3 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac7a:	e15c      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac80:	e159      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac82:	4b80      	ldr	r3, [pc, #512]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac8a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac8c:	4b7d      	ldr	r3, [pc, #500]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0304 	and.w	r3, r3, #4
 800ac94:	2b04      	cmp	r3, #4
 800ac96:	d10c      	bne.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ac98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d109      	bne.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac9e:	4b79      	ldr	r3, [pc, #484]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	08db      	lsrs	r3, r3, #3
 800aca4:	f003 0303 	and.w	r3, r3, #3
 800aca8:	4a77      	ldr	r2, [pc, #476]	@ (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800acaa:	fa22 f303 	lsr.w	r3, r2, r3
 800acae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acb0:	e01e      	b.n	800acf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800acb2:	4b74      	ldr	r3, [pc, #464]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acbe:	d106      	bne.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800acc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acc6:	d102      	bne.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800acc8:	4b70      	ldr	r3, [pc, #448]	@ (800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800acca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800accc:	e010      	b.n	800acf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800acce:	4b6d      	ldr	r3, [pc, #436]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acda:	d106      	bne.n	800acea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800acdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ace2:	d102      	bne.n	800acea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ace4:	4b6a      	ldr	r3, [pc, #424]	@ (800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ace6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ace8:	e002      	b.n	800acf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800acea:	2300      	movs	r3, #0
 800acec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800acee:	e122      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800acf0:	e121      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800acf2:	2300      	movs	r3, #0
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acf6:	e11e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800acf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acfc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800ad00:	430b      	orrs	r3, r1
 800ad02:	d133      	bne.n	800ad6c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ad04:	4b5f      	ldr	r3, [pc, #380]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ad0c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d004      	beq.n	800ad1e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800ad14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad1a:	d012      	beq.n	800ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800ad1c:	e023      	b.n	800ad66 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad1e:	4b59      	ldr	r3, [pc, #356]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad2a:	d107      	bne.n	800ad3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 fbc7 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad3a:	e0fc      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad40:	e0f9      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad42:	4b50      	ldr	r3, [pc, #320]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad4e:	d107      	bne.n	800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad50:	f107 0318 	add.w	r3, r7, #24
 800ad54:	4618      	mov	r0, r3
 800ad56:	f000 f90d 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ad5a:	6a3b      	ldr	r3, [r7, #32]
 800ad5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad5e:	e0ea      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad60:	2300      	movs	r3, #0
 800ad62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad64:	e0e7      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ad66:	2300      	movs	r3, #0
 800ad68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad6a:	e0e4      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ad6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad70:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ad74:	430b      	orrs	r3, r1
 800ad76:	f040 808d 	bne.w	800ae94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ad7a:	4b42      	ldr	r3, [pc, #264]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad7e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ad82:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad8a:	d06b      	beq.n	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ad8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad92:	d874      	bhi.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ad94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad9a:	d056      	beq.n	800ae4a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ad9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ada2:	d86c      	bhi.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ada4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adaa:	d03b      	beq.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800adac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adb2:	d864      	bhi.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800adb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adba:	d021      	beq.n	800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800adbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adc2:	d85c      	bhi.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800adc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d004      	beq.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800adca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800add0:	d004      	beq.n	800addc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800add2:	e054      	b.n	800ae7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800add4:	f000 f8b8 	bl	800af48 <HAL_RCCEx_GetD3PCLK1Freq>
 800add8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800adda:	e0ac      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800addc:	4b29      	ldr	r3, [pc, #164]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ade4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ade8:	d107      	bne.n	800adfa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adea:	f107 0318 	add.w	r3, r7, #24
 800adee:	4618      	mov	r0, r3
 800adf0:	f000 f8c0 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800adf4:	69fb      	ldr	r3, [r7, #28]
 800adf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adf8:	e09d      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adfa:	2300      	movs	r3, #0
 800adfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adfe:	e09a      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae00:	4b20      	ldr	r3, [pc, #128]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae0c:	d107      	bne.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae0e:	f107 030c 	add.w	r3, r7, #12
 800ae12:	4618      	mov	r0, r3
 800ae14:	f000 fa02 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae1c:	e08b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae22:	e088      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae24:	4b17      	ldr	r3, [pc, #92]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 0304 	and.w	r3, r3, #4
 800ae2c:	2b04      	cmp	r3, #4
 800ae2e:	d109      	bne.n	800ae44 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae30:	4b14      	ldr	r3, [pc, #80]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	08db      	lsrs	r3, r3, #3
 800ae36:	f003 0303 	and.w	r3, r3, #3
 800ae3a:	4a13      	ldr	r2, [pc, #76]	@ (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ae3c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae42:	e078      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae44:	2300      	movs	r3, #0
 800ae46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae48:	e075      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ae4a:	4b0e      	ldr	r3, [pc, #56]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae56:	d102      	bne.n	800ae5e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ae58:	4b0c      	ldr	r3, [pc, #48]	@ (800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ae5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae5c:	e06b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae62:	e068      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ae64:	4b07      	ldr	r3, [pc, #28]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae70:	d102      	bne.n	800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ae72:	4b07      	ldr	r3, [pc, #28]	@ (800ae90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ae74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae76:	e05e      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae7c:	e05b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae82:	e058      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae84:	58024400 	.word	0x58024400
 800ae88:	03d09000 	.word	0x03d09000
 800ae8c:	003d0900 	.word	0x003d0900
 800ae90:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ae94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae98:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ae9c:	430b      	orrs	r3, r1
 800ae9e:	d148      	bne.n	800af32 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aea0:	4b27      	ldr	r3, [pc, #156]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aea4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aea8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aeaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aeb0:	d02a      	beq.n	800af08 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800aeb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aeb8:	d838      	bhi.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800aeba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d004      	beq.n	800aeca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800aec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aec2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aec6:	d00d      	beq.n	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800aec8:	e030      	b.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aeca:	4b1d      	ldr	r3, [pc, #116]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aed2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aed6:	d102      	bne.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800aed8:	4b1a      	ldr	r3, [pc, #104]	@ (800af44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800aeda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aedc:	e02b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aede:	2300      	movs	r3, #0
 800aee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aee2:	e028      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aee4:	4b16      	ldr	r3, [pc, #88]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aeec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aef0:	d107      	bne.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aef6:	4618      	mov	r0, r3
 800aef8:	f000 fae4 	bl	800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aefc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af00:	e019      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af02:	2300      	movs	r3, #0
 800af04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af06:	e016      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af08:	4b0d      	ldr	r3, [pc, #52]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af14:	d107      	bne.n	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af16:	f107 0318 	add.w	r3, r7, #24
 800af1a:	4618      	mov	r0, r3
 800af1c:	f000 f82a 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af24:	e007      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af26:	2300      	movs	r3, #0
 800af28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af2a:	e004      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800af2c:	2300      	movs	r3, #0
 800af2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af30:	e001      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800af32:	2300      	movs	r3, #0
 800af34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800af36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3740      	adds	r7, #64	@ 0x40
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	58024400 	.word	0x58024400
 800af44:	017d7840 	.word	0x017d7840

0800af48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800af4c:	f7fe f816 	bl	8008f7c <HAL_RCC_GetHCLKFreq>
 800af50:	4602      	mov	r2, r0
 800af52:	4b06      	ldr	r3, [pc, #24]	@ (800af6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800af54:	6a1b      	ldr	r3, [r3, #32]
 800af56:	091b      	lsrs	r3, r3, #4
 800af58:	f003 0307 	and.w	r3, r3, #7
 800af5c:	4904      	ldr	r1, [pc, #16]	@ (800af70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800af5e:	5ccb      	ldrb	r3, [r1, r3]
 800af60:	f003 031f 	and.w	r3, r3, #31
 800af64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800af68:	4618      	mov	r0, r3
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	58024400 	.word	0x58024400
 800af70:	08014410 	.word	0x08014410

0800af74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800af74:	b480      	push	{r7}
 800af76:	b089      	sub	sp, #36	@ 0x24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af7c:	4ba1      	ldr	r3, [pc, #644]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af80:	f003 0303 	and.w	r3, r3, #3
 800af84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800af86:	4b9f      	ldr	r3, [pc, #636]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af8a:	0b1b      	lsrs	r3, r3, #12
 800af8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800af92:	4b9c      	ldr	r3, [pc, #624]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af96:	091b      	lsrs	r3, r3, #4
 800af98:	f003 0301 	and.w	r3, r3, #1
 800af9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800af9e:	4b99      	ldr	r3, [pc, #612]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afa2:	08db      	lsrs	r3, r3, #3
 800afa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800afa8:	693a      	ldr	r2, [r7, #16]
 800afaa:	fb02 f303 	mul.w	r3, r2, r3
 800afae:	ee07 3a90 	vmov	s15, r3
 800afb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f000 8111 	beq.w	800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	2b02      	cmp	r3, #2
 800afc6:	f000 8083 	beq.w	800b0d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	2b02      	cmp	r3, #2
 800afce:	f200 80a1 	bhi.w	800b114 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800afd2:	69bb      	ldr	r3, [r7, #24]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d003      	beq.n	800afe0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d056      	beq.n	800b08c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800afde:	e099      	b.n	800b114 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800afe0:	4b88      	ldr	r3, [pc, #544]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f003 0320 	and.w	r3, r3, #32
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d02d      	beq.n	800b048 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afec:	4b85      	ldr	r3, [pc, #532]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	08db      	lsrs	r3, r3, #3
 800aff2:	f003 0303 	and.w	r3, r3, #3
 800aff6:	4a84      	ldr	r2, [pc, #528]	@ (800b208 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800aff8:	fa22 f303 	lsr.w	r3, r2, r3
 800affc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	ee07 3a90 	vmov	s15, r3
 800b004:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b016:	4b7b      	ldr	r3, [pc, #492]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b01a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b01e:	ee07 3a90 	vmov	s15, r3
 800b022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b026:	ed97 6a03 	vldr	s12, [r7, #12]
 800b02a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b20c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b02e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b03a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b03e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b042:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b046:	e087      	b.n	800b158 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	ee07 3a90 	vmov	s15, r3
 800b04e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b052:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b210 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b05a:	4b6a      	ldr	r3, [pc, #424]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b05c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b062:	ee07 3a90 	vmov	s15, r3
 800b066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b06a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b06e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b20c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b072:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b076:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b07a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b07e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b082:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b086:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b08a:	e065      	b.n	800b158 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	ee07 3a90 	vmov	s15, r3
 800b092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b096:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b214 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b09a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b09e:	4b59      	ldr	r3, [pc, #356]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0a6:	ee07 3a90 	vmov	s15, r3
 800b0aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b20c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0ce:	e043      	b.n	800b158 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	ee07 3a90 	vmov	s15, r3
 800b0d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b218 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b0de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0e2:	4b48      	ldr	r3, [pc, #288]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0ea:	ee07 3a90 	vmov	s15, r3
 800b0ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b20c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b10a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b10e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b112:	e021      	b.n	800b158 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	ee07 3a90 	vmov	s15, r3
 800b11a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b11e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b214 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b122:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b126:	4b37      	ldr	r3, [pc, #220]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b12a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b12e:	ee07 3a90 	vmov	s15, r3
 800b132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b136:	ed97 6a03 	vldr	s12, [r7, #12]
 800b13a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b20c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b13e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b142:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b14a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b14e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b152:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b156:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b158:	4b2a      	ldr	r3, [pc, #168]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b15a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b15c:	0a5b      	lsrs	r3, r3, #9
 800b15e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b162:	ee07 3a90 	vmov	s15, r3
 800b166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b16a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b16e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b172:	edd7 6a07 	vldr	s13, [r7, #28]
 800b176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b17a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b17e:	ee17 2a90 	vmov	r2, s15
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b186:	4b1f      	ldr	r3, [pc, #124]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b18a:	0c1b      	lsrs	r3, r3, #16
 800b18c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b190:	ee07 3a90 	vmov	s15, r3
 800b194:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b198:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b19c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1ac:	ee17 2a90 	vmov	r2, s15
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b1b4:	4b13      	ldr	r3, [pc, #76]	@ (800b204 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b8:	0e1b      	lsrs	r3, r3, #24
 800b1ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1be:	ee07 3a90 	vmov	s15, r3
 800b1c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1da:	ee17 2a90 	vmov	r2, s15
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b1e2:	e008      	b.n	800b1f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	609a      	str	r2, [r3, #8]
}
 800b1f6:	bf00      	nop
 800b1f8:	3724      	adds	r7, #36	@ 0x24
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b200:	4770      	bx	lr
 800b202:	bf00      	nop
 800b204:	58024400 	.word	0x58024400
 800b208:	03d09000 	.word	0x03d09000
 800b20c:	46000000 	.word	0x46000000
 800b210:	4c742400 	.word	0x4c742400
 800b214:	4a742400 	.word	0x4a742400
 800b218:	4bbebc20 	.word	0x4bbebc20

0800b21c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b089      	sub	sp, #36	@ 0x24
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b224:	4ba1      	ldr	r3, [pc, #644]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b228:	f003 0303 	and.w	r3, r3, #3
 800b22c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b22e:	4b9f      	ldr	r3, [pc, #636]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b232:	0d1b      	lsrs	r3, r3, #20
 800b234:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b238:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b23a:	4b9c      	ldr	r3, [pc, #624]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23e:	0a1b      	lsrs	r3, r3, #8
 800b240:	f003 0301 	and.w	r3, r3, #1
 800b244:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b246:	4b99      	ldr	r3, [pc, #612]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b24a:	08db      	lsrs	r3, r3, #3
 800b24c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b250:	693a      	ldr	r2, [r7, #16]
 800b252:	fb02 f303 	mul.w	r3, r2, r3
 800b256:	ee07 3a90 	vmov	s15, r3
 800b25a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	2b00      	cmp	r3, #0
 800b266:	f000 8111 	beq.w	800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	f000 8083 	beq.w	800b378 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b272:	69bb      	ldr	r3, [r7, #24]
 800b274:	2b02      	cmp	r3, #2
 800b276:	f200 80a1 	bhi.w	800b3bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b27a:	69bb      	ldr	r3, [r7, #24]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d003      	beq.n	800b288 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	2b01      	cmp	r3, #1
 800b284:	d056      	beq.n	800b334 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b286:	e099      	b.n	800b3bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b288:	4b88      	ldr	r3, [pc, #544]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f003 0320 	and.w	r3, r3, #32
 800b290:	2b00      	cmp	r3, #0
 800b292:	d02d      	beq.n	800b2f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b294:	4b85      	ldr	r3, [pc, #532]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	08db      	lsrs	r3, r3, #3
 800b29a:	f003 0303 	and.w	r3, r3, #3
 800b29e:	4a84      	ldr	r2, [pc, #528]	@ (800b4b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b2a0:	fa22 f303 	lsr.w	r3, r2, r3
 800b2a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	ee07 3a90 	vmov	s15, r3
 800b2ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	ee07 3a90 	vmov	s15, r3
 800b2b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2be:	4b7b      	ldr	r3, [pc, #492]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2c6:	ee07 3a90 	vmov	s15, r3
 800b2ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b2ee:	e087      	b.n	800b400 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	ee07 3a90 	vmov	s15, r3
 800b2f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b2fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b302:	4b6a      	ldr	r3, [pc, #424]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b30a:	ee07 3a90 	vmov	s15, r3
 800b30e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b312:	ed97 6a03 	vldr	s12, [r7, #12]
 800b316:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b31a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b31e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b322:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b32a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b32e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b332:	e065      	b.n	800b400 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	ee07 3a90 	vmov	s15, r3
 800b33a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b33e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b4bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b346:	4b59      	ldr	r3, [pc, #356]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b34a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b34e:	ee07 3a90 	vmov	s15, r3
 800b352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b356:	ed97 6a03 	vldr	s12, [r7, #12]
 800b35a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b35e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b36a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b36e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b372:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b376:	e043      	b.n	800b400 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	ee07 3a90 	vmov	s15, r3
 800b37e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b382:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b4c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b38a:	4b48      	ldr	r3, [pc, #288]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b38c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b38e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b392:	ee07 3a90 	vmov	s15, r3
 800b396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b39a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b39e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b3a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3ba:	e021      	b.n	800b400 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	ee07 3a90 	vmov	s15, r3
 800b3c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b4bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b3ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ce:	4b37      	ldr	r3, [pc, #220]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3d6:	ee07 3a90 	vmov	s15, r3
 800b3da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3de:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b3e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b400:	4b2a      	ldr	r3, [pc, #168]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b404:	0a5b      	lsrs	r3, r3, #9
 800b406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b40a:	ee07 3a90 	vmov	s15, r3
 800b40e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b412:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b416:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b41a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b41e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b426:	ee17 2a90 	vmov	r2, s15
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b42e:	4b1f      	ldr	r3, [pc, #124]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b432:	0c1b      	lsrs	r3, r3, #16
 800b434:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b438:	ee07 3a90 	vmov	s15, r3
 800b43c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b440:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b444:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b448:	edd7 6a07 	vldr	s13, [r7, #28]
 800b44c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b454:	ee17 2a90 	vmov	r2, s15
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b45c:	4b13      	ldr	r3, [pc, #76]	@ (800b4ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b45e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b460:	0e1b      	lsrs	r3, r3, #24
 800b462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b466:	ee07 3a90 	vmov	s15, r3
 800b46a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b46e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b472:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b476:	edd7 6a07 	vldr	s13, [r7, #28]
 800b47a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b47e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b482:	ee17 2a90 	vmov	r2, s15
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b48a:	e008      	b.n	800b49e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2200      	movs	r2, #0
 800b496:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	609a      	str	r2, [r3, #8]
}
 800b49e:	bf00      	nop
 800b4a0:	3724      	adds	r7, #36	@ 0x24
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	58024400 	.word	0x58024400
 800b4b0:	03d09000 	.word	0x03d09000
 800b4b4:	46000000 	.word	0x46000000
 800b4b8:	4c742400 	.word	0x4c742400
 800b4bc:	4a742400 	.word	0x4a742400
 800b4c0:	4bbebc20 	.word	0x4bbebc20

0800b4c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b089      	sub	sp, #36	@ 0x24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b4cc:	4ba0      	ldr	r3, [pc, #640]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d0:	f003 0303 	and.w	r3, r3, #3
 800b4d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b4d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4da:	091b      	lsrs	r3, r3, #4
 800b4dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b4e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b4e2:	4b9b      	ldr	r3, [pc, #620]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4e6:	f003 0301 	and.w	r3, r3, #1
 800b4ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b4ec:	4b98      	ldr	r3, [pc, #608]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4f0:	08db      	lsrs	r3, r3, #3
 800b4f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b4f6:	693a      	ldr	r2, [r7, #16]
 800b4f8:	fb02 f303 	mul.w	r3, r2, r3
 800b4fc:	ee07 3a90 	vmov	s15, r3
 800b500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b504:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	f000 8111 	beq.w	800b732 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b510:	69bb      	ldr	r3, [r7, #24]
 800b512:	2b02      	cmp	r3, #2
 800b514:	f000 8083 	beq.w	800b61e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	f200 80a1 	bhi.w	800b662 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d003      	beq.n	800b52e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b526:	69bb      	ldr	r3, [r7, #24]
 800b528:	2b01      	cmp	r3, #1
 800b52a:	d056      	beq.n	800b5da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b52c:	e099      	b.n	800b662 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b52e:	4b88      	ldr	r3, [pc, #544]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f003 0320 	and.w	r3, r3, #32
 800b536:	2b00      	cmp	r3, #0
 800b538:	d02d      	beq.n	800b596 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b53a:	4b85      	ldr	r3, [pc, #532]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	08db      	lsrs	r3, r3, #3
 800b540:	f003 0303 	and.w	r3, r3, #3
 800b544:	4a83      	ldr	r2, [pc, #524]	@ (800b754 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b546:	fa22 f303 	lsr.w	r3, r2, r3
 800b54a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	ee07 3a90 	vmov	s15, r3
 800b552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	ee07 3a90 	vmov	s15, r3
 800b55c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b564:	4b7a      	ldr	r3, [pc, #488]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b56c:	ee07 3a90 	vmov	s15, r3
 800b570:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b574:	ed97 6a03 	vldr	s12, [r7, #12]
 800b578:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b758 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b57c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b580:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b584:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b588:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b58c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b590:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b594:	e087      	b.n	800b6a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	ee07 3a90 	vmov	s15, r3
 800b59c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b75c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b5a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5a8:	4b69      	ldr	r3, [pc, #420]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5b0:	ee07 3a90 	vmov	s15, r3
 800b5b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b758 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b5c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5d8:	e065      	b.n	800b6a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	ee07 3a90 	vmov	s15, r3
 800b5e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b760 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b5e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5ec:	4b58      	ldr	r3, [pc, #352]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5f4:	ee07 3a90 	vmov	s15, r3
 800b5f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b600:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b758 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b604:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b608:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b60c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b610:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b614:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b618:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b61c:	e043      	b.n	800b6a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	ee07 3a90 	vmov	s15, r3
 800b624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b628:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b764 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b62c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b630:	4b47      	ldr	r3, [pc, #284]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b638:	ee07 3a90 	vmov	s15, r3
 800b63c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b640:	ed97 6a03 	vldr	s12, [r7, #12]
 800b644:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b758 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b648:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b64c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b650:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b654:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b65c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b660:	e021      	b.n	800b6a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	ee07 3a90 	vmov	s15, r3
 800b668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b66c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b75c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b674:	4b36      	ldr	r3, [pc, #216]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b67c:	ee07 3a90 	vmov	s15, r3
 800b680:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b684:	ed97 6a03 	vldr	s12, [r7, #12]
 800b688:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b758 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b68c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b690:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b694:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b698:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b69c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6a4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b6a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6aa:	0a5b      	lsrs	r3, r3, #9
 800b6ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6b0:	ee07 3a90 	vmov	s15, r3
 800b6b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6cc:	ee17 2a90 	vmov	r2, s15
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b6d4:	4b1e      	ldr	r3, [pc, #120]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6d8:	0c1b      	lsrs	r3, r3, #16
 800b6da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6de:	ee07 3a90 	vmov	s15, r3
 800b6e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6fa:	ee17 2a90 	vmov	r2, s15
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b702:	4b13      	ldr	r3, [pc, #76]	@ (800b750 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b706:	0e1b      	lsrs	r3, r3, #24
 800b708:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b70c:	ee07 3a90 	vmov	s15, r3
 800b710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b714:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b718:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b71c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b728:	ee17 2a90 	vmov	r2, s15
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b730:	e008      	b.n	800b744 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	609a      	str	r2, [r3, #8]
}
 800b744:	bf00      	nop
 800b746:	3724      	adds	r7, #36	@ 0x24
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr
 800b750:	58024400 	.word	0x58024400
 800b754:	03d09000 	.word	0x03d09000
 800b758:	46000000 	.word	0x46000000
 800b75c:	4c742400 	.word	0x4c742400
 800b760:	4a742400 	.word	0x4a742400
 800b764:	4bbebc20 	.word	0x4bbebc20

0800b768 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b772:	2300      	movs	r3, #0
 800b774:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b776:	4b53      	ldr	r3, [pc, #332]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b77a:	f003 0303 	and.w	r3, r3, #3
 800b77e:	2b03      	cmp	r3, #3
 800b780:	d101      	bne.n	800b786 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b782:	2301      	movs	r3, #1
 800b784:	e099      	b.n	800b8ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b786:	4b4f      	ldr	r3, [pc, #316]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a4e      	ldr	r2, [pc, #312]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b78c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b790:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b792:	f7f8 ff23 	bl	80045dc <HAL_GetTick>
 800b796:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b798:	e008      	b.n	800b7ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b79a:	f7f8 ff1f 	bl	80045dc <HAL_GetTick>
 800b79e:	4602      	mov	r2, r0
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	1ad3      	subs	r3, r2, r3
 800b7a4:	2b02      	cmp	r3, #2
 800b7a6:	d901      	bls.n	800b7ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b7a8:	2303      	movs	r3, #3
 800b7aa:	e086      	b.n	800b8ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b7ac:	4b45      	ldr	r3, [pc, #276]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d1f0      	bne.n	800b79a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b7b8:	4b42      	ldr	r3, [pc, #264]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	031b      	lsls	r3, r3, #12
 800b7c6:	493f      	ldr	r1, [pc, #252]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	628b      	str	r3, [r1, #40]	@ 0x28
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	3b01      	subs	r3, #1
 800b7d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	3b01      	subs	r3, #1
 800b7dc:	025b      	lsls	r3, r3, #9
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	431a      	orrs	r2, r3
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	68db      	ldr	r3, [r3, #12]
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	041b      	lsls	r3, r3, #16
 800b7ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b7ee:	431a      	orrs	r2, r3
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	691b      	ldr	r3, [r3, #16]
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	061b      	lsls	r3, r3, #24
 800b7f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b7fc:	4931      	ldr	r1, [pc, #196]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b7fe:	4313      	orrs	r3, r2
 800b800:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b802:	4b30      	ldr	r3, [pc, #192]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b806:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	695b      	ldr	r3, [r3, #20]
 800b80e:	492d      	ldr	r1, [pc, #180]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b810:	4313      	orrs	r3, r2
 800b812:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b814:	4b2b      	ldr	r3, [pc, #172]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b818:	f023 0220 	bic.w	r2, r3, #32
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	699b      	ldr	r3, [r3, #24]
 800b820:	4928      	ldr	r1, [pc, #160]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b822:	4313      	orrs	r3, r2
 800b824:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b826:	4b27      	ldr	r3, [pc, #156]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b82a:	4a26      	ldr	r2, [pc, #152]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b82c:	f023 0310 	bic.w	r3, r3, #16
 800b830:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b832:	4b24      	ldr	r3, [pc, #144]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b836:	4b24      	ldr	r3, [pc, #144]	@ (800b8c8 <RCCEx_PLL2_Config+0x160>)
 800b838:	4013      	ands	r3, r2
 800b83a:	687a      	ldr	r2, [r7, #4]
 800b83c:	69d2      	ldr	r2, [r2, #28]
 800b83e:	00d2      	lsls	r2, r2, #3
 800b840:	4920      	ldr	r1, [pc, #128]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b842:	4313      	orrs	r3, r2
 800b844:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b846:	4b1f      	ldr	r3, [pc, #124]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b84a:	4a1e      	ldr	r2, [pc, #120]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b84c:	f043 0310 	orr.w	r3, r3, #16
 800b850:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d106      	bne.n	800b866 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b858:	4b1a      	ldr	r3, [pc, #104]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b85a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b85c:	4a19      	ldr	r2, [pc, #100]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b85e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b862:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b864:	e00f      	b.n	800b886 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d106      	bne.n	800b87a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b86c:	4b15      	ldr	r3, [pc, #84]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b870:	4a14      	ldr	r2, [pc, #80]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b872:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b876:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b878:	e005      	b.n	800b886 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b87a:	4b12      	ldr	r3, [pc, #72]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b87e:	4a11      	ldr	r2, [pc, #68]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b880:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b884:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b886:	4b0f      	ldr	r3, [pc, #60]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a0e      	ldr	r2, [pc, #56]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b88c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b890:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b892:	f7f8 fea3 	bl	80045dc <HAL_GetTick>
 800b896:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b898:	e008      	b.n	800b8ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b89a:	f7f8 fe9f 	bl	80045dc <HAL_GetTick>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	1ad3      	subs	r3, r2, r3
 800b8a4:	2b02      	cmp	r3, #2
 800b8a6:	d901      	bls.n	800b8ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b8a8:	2303      	movs	r3, #3
 800b8aa:	e006      	b.n	800b8ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b8ac:	4b05      	ldr	r3, [pc, #20]	@ (800b8c4 <RCCEx_PLL2_Config+0x15c>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d0f0      	beq.n	800b89a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b8b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	58024400 	.word	0x58024400
 800b8c8:	ffff0007 	.word	0xffff0007

0800b8cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b084      	sub	sp, #16
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b8da:	4b53      	ldr	r3, [pc, #332]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b8dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8de:	f003 0303 	and.w	r3, r3, #3
 800b8e2:	2b03      	cmp	r3, #3
 800b8e4:	d101      	bne.n	800b8ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	e099      	b.n	800ba1e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b8ea:	4b4f      	ldr	r3, [pc, #316]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4a4e      	ldr	r2, [pc, #312]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b8f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8f6:	f7f8 fe71 	bl	80045dc <HAL_GetTick>
 800b8fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b8fc:	e008      	b.n	800b910 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b8fe:	f7f8 fe6d 	bl	80045dc <HAL_GetTick>
 800b902:	4602      	mov	r2, r0
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	1ad3      	subs	r3, r2, r3
 800b908:	2b02      	cmp	r3, #2
 800b90a:	d901      	bls.n	800b910 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b90c:	2303      	movs	r3, #3
 800b90e:	e086      	b.n	800ba1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b910:	4b45      	ldr	r3, [pc, #276]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1f0      	bne.n	800b8fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b91c:	4b42      	ldr	r3, [pc, #264]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b91e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b920:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	051b      	lsls	r3, r3, #20
 800b92a:	493f      	ldr	r1, [pc, #252]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b92c:	4313      	orrs	r3, r2
 800b92e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	3b01      	subs	r3, #1
 800b936:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	3b01      	subs	r3, #1
 800b940:	025b      	lsls	r3, r3, #9
 800b942:	b29b      	uxth	r3, r3
 800b944:	431a      	orrs	r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	68db      	ldr	r3, [r3, #12]
 800b94a:	3b01      	subs	r3, #1
 800b94c:	041b      	lsls	r3, r3, #16
 800b94e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b952:	431a      	orrs	r2, r3
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	691b      	ldr	r3, [r3, #16]
 800b958:	3b01      	subs	r3, #1
 800b95a:	061b      	lsls	r3, r3, #24
 800b95c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b960:	4931      	ldr	r1, [pc, #196]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b962:	4313      	orrs	r3, r2
 800b964:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b966:	4b30      	ldr	r3, [pc, #192]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b96a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	695b      	ldr	r3, [r3, #20]
 800b972:	492d      	ldr	r1, [pc, #180]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b974:	4313      	orrs	r3, r2
 800b976:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b978:	4b2b      	ldr	r3, [pc, #172]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b97c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	699b      	ldr	r3, [r3, #24]
 800b984:	4928      	ldr	r1, [pc, #160]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b986:	4313      	orrs	r3, r2
 800b988:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b98a:	4b27      	ldr	r3, [pc, #156]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b98e:	4a26      	ldr	r2, [pc, #152]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b994:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b996:	4b24      	ldr	r3, [pc, #144]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b998:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b99a:	4b24      	ldr	r3, [pc, #144]	@ (800ba2c <RCCEx_PLL3_Config+0x160>)
 800b99c:	4013      	ands	r3, r2
 800b99e:	687a      	ldr	r2, [r7, #4]
 800b9a0:	69d2      	ldr	r2, [r2, #28]
 800b9a2:	00d2      	lsls	r2, r2, #3
 800b9a4:	4920      	ldr	r1, [pc, #128]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b9aa:	4b1f      	ldr	r3, [pc, #124]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ae:	4a1e      	ldr	r2, [pc, #120]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d106      	bne.n	800b9ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b9bc:	4b1a      	ldr	r3, [pc, #104]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9c0:	4a19      	ldr	r2, [pc, #100]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b9c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b9c8:	e00f      	b.n	800b9ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d106      	bne.n	800b9de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b9d0:	4b15      	ldr	r3, [pc, #84]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d4:	4a14      	ldr	r2, [pc, #80]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b9da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b9dc:	e005      	b.n	800b9ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b9de:	4b12      	ldr	r3, [pc, #72]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9e2:	4a11      	ldr	r2, [pc, #68]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b9e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b9ea:	4b0f      	ldr	r3, [pc, #60]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	4a0e      	ldr	r2, [pc, #56]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800b9f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9f6:	f7f8 fdf1 	bl	80045dc <HAL_GetTick>
 800b9fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b9fc:	e008      	b.n	800ba10 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b9fe:	f7f8 fded 	bl	80045dc <HAL_GetTick>
 800ba02:	4602      	mov	r2, r0
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	1ad3      	subs	r3, r2, r3
 800ba08:	2b02      	cmp	r3, #2
 800ba0a:	d901      	bls.n	800ba10 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ba0c:	2303      	movs	r3, #3
 800ba0e:	e006      	b.n	800ba1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ba10:	4b05      	ldr	r3, [pc, #20]	@ (800ba28 <RCCEx_PLL3_Config+0x15c>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d0f0      	beq.n	800b9fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ba1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3710      	adds	r7, #16
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	58024400 	.word	0x58024400
 800ba2c:	ffff0007 	.word	0xffff0007

0800ba30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b082      	sub	sp, #8
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d101      	bne.n	800ba42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	e049      	b.n	800bad6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba48:	b2db      	uxtb	r3, r3
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d106      	bne.n	800ba5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	2200      	movs	r2, #0
 800ba52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f7f8 f98a 	bl	8003d70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2202      	movs	r2, #2
 800ba60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681a      	ldr	r2, [r3, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	3304      	adds	r3, #4
 800ba6c:	4619      	mov	r1, r3
 800ba6e:	4610      	mov	r0, r2
 800ba70:	f001 f926 	bl	800ccc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2201      	movs	r2, #1
 800ba80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2201      	movs	r2, #1
 800ba88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2201      	movs	r2, #1
 800ba98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2201      	movs	r2, #1
 800baa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2201      	movs	r2, #1
 800baa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2201      	movs	r2, #1
 800bab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2201      	movs	r2, #1
 800bab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2201      	movs	r2, #1
 800bac0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2201      	movs	r2, #1
 800bac8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b082      	sub	sp, #8
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d101      	bne.n	800baf0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800baec:	2301      	movs	r3, #1
 800baee:	e049      	b.n	800bb84 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d106      	bne.n	800bb0a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 f841 	bl	800bb8c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2202      	movs	r2, #2
 800bb0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681a      	ldr	r2, [r3, #0]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	3304      	adds	r3, #4
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	4610      	mov	r0, r2
 800bb1e:	f001 f8cf 	bl	800ccc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2201      	movs	r2, #1
 800bb26:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2201      	movs	r2, #1
 800bb46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2201      	movs	r2, #1
 800bb56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2201      	movs	r2, #1
 800bb66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2201      	movs	r2, #1
 800bb76:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb82:	2300      	movs	r3, #0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800bb94:	bf00      	nop
 800bb96:	370c      	adds	r7, #12
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9e:	4770      	bx	lr

0800bba0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
 800bba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d109      	bne.n	800bbc8 <HAL_TIM_OC_Start_IT+0x28>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	bf14      	ite	ne
 800bbc0:	2301      	movne	r3, #1
 800bbc2:	2300      	moveq	r3, #0
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	e03c      	b.n	800bc42 <HAL_TIM_OC_Start_IT+0xa2>
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	2b04      	cmp	r3, #4
 800bbcc:	d109      	bne.n	800bbe2 <HAL_TIM_OC_Start_IT+0x42>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bbd4:	b2db      	uxtb	r3, r3
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	bf14      	ite	ne
 800bbda:	2301      	movne	r3, #1
 800bbdc:	2300      	moveq	r3, #0
 800bbde:	b2db      	uxtb	r3, r3
 800bbe0:	e02f      	b.n	800bc42 <HAL_TIM_OC_Start_IT+0xa2>
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	2b08      	cmp	r3, #8
 800bbe6:	d109      	bne.n	800bbfc <HAL_TIM_OC_Start_IT+0x5c>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	bf14      	ite	ne
 800bbf4:	2301      	movne	r3, #1
 800bbf6:	2300      	moveq	r3, #0
 800bbf8:	b2db      	uxtb	r3, r3
 800bbfa:	e022      	b.n	800bc42 <HAL_TIM_OC_Start_IT+0xa2>
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	2b0c      	cmp	r3, #12
 800bc00:	d109      	bne.n	800bc16 <HAL_TIM_OC_Start_IT+0x76>
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	bf14      	ite	ne
 800bc0e:	2301      	movne	r3, #1
 800bc10:	2300      	moveq	r3, #0
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	e015      	b.n	800bc42 <HAL_TIM_OC_Start_IT+0xa2>
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	2b10      	cmp	r3, #16
 800bc1a:	d109      	bne.n	800bc30 <HAL_TIM_OC_Start_IT+0x90>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	bf14      	ite	ne
 800bc28:	2301      	movne	r3, #1
 800bc2a:	2300      	moveq	r3, #0
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	e008      	b.n	800bc42 <HAL_TIM_OC_Start_IT+0xa2>
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	bf14      	ite	ne
 800bc3c:	2301      	movne	r3, #1
 800bc3e:	2300      	moveq	r3, #0
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d001      	beq.n	800bc4a <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800bc46:	2301      	movs	r3, #1
 800bc48:	e0ec      	b.n	800be24 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d104      	bne.n	800bc5a <HAL_TIM_OC_Start_IT+0xba>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2202      	movs	r2, #2
 800bc54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc58:	e023      	b.n	800bca2 <HAL_TIM_OC_Start_IT+0x102>
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	2b04      	cmp	r3, #4
 800bc5e:	d104      	bne.n	800bc6a <HAL_TIM_OC_Start_IT+0xca>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2202      	movs	r2, #2
 800bc64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc68:	e01b      	b.n	800bca2 <HAL_TIM_OC_Start_IT+0x102>
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	2b08      	cmp	r3, #8
 800bc6e:	d104      	bne.n	800bc7a <HAL_TIM_OC_Start_IT+0xda>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2202      	movs	r2, #2
 800bc74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc78:	e013      	b.n	800bca2 <HAL_TIM_OC_Start_IT+0x102>
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	2b0c      	cmp	r3, #12
 800bc7e:	d104      	bne.n	800bc8a <HAL_TIM_OC_Start_IT+0xea>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2202      	movs	r2, #2
 800bc84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bc88:	e00b      	b.n	800bca2 <HAL_TIM_OC_Start_IT+0x102>
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	2b10      	cmp	r3, #16
 800bc8e:	d104      	bne.n	800bc9a <HAL_TIM_OC_Start_IT+0xfa>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2202      	movs	r2, #2
 800bc94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc98:	e003      	b.n	800bca2 <HAL_TIM_OC_Start_IT+0x102>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2202      	movs	r2, #2
 800bc9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	2b0c      	cmp	r3, #12
 800bca6:	d841      	bhi.n	800bd2c <HAL_TIM_OC_Start_IT+0x18c>
 800bca8:	a201      	add	r2, pc, #4	@ (adr r2, 800bcb0 <HAL_TIM_OC_Start_IT+0x110>)
 800bcaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcae:	bf00      	nop
 800bcb0:	0800bce5 	.word	0x0800bce5
 800bcb4:	0800bd2d 	.word	0x0800bd2d
 800bcb8:	0800bd2d 	.word	0x0800bd2d
 800bcbc:	0800bd2d 	.word	0x0800bd2d
 800bcc0:	0800bcf7 	.word	0x0800bcf7
 800bcc4:	0800bd2d 	.word	0x0800bd2d
 800bcc8:	0800bd2d 	.word	0x0800bd2d
 800bccc:	0800bd2d 	.word	0x0800bd2d
 800bcd0:	0800bd09 	.word	0x0800bd09
 800bcd4:	0800bd2d 	.word	0x0800bd2d
 800bcd8:	0800bd2d 	.word	0x0800bd2d
 800bcdc:	0800bd2d 	.word	0x0800bd2d
 800bce0:	0800bd1b 	.word	0x0800bd1b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	68da      	ldr	r2, [r3, #12]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f042 0202 	orr.w	r2, r2, #2
 800bcf2:	60da      	str	r2, [r3, #12]
      break;
 800bcf4:	e01d      	b.n	800bd32 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	68da      	ldr	r2, [r3, #12]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f042 0204 	orr.w	r2, r2, #4
 800bd04:	60da      	str	r2, [r3, #12]
      break;
 800bd06:	e014      	b.n	800bd32 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	68da      	ldr	r2, [r3, #12]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f042 0208 	orr.w	r2, r2, #8
 800bd16:	60da      	str	r2, [r3, #12]
      break;
 800bd18:	e00b      	b.n	800bd32 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	68da      	ldr	r2, [r3, #12]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f042 0210 	orr.w	r2, r2, #16
 800bd28:	60da      	str	r2, [r3, #12]
      break;
 800bd2a:	e002      	b.n	800bd32 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	73fb      	strb	r3, [r7, #15]
      break;
 800bd30:	bf00      	nop
  }

  if (status == HAL_OK)
 800bd32:	7bfb      	ldrb	r3, [r7, #15]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d174      	bne.n	800be22 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	6839      	ldr	r1, [r7, #0]
 800bd40:	4618      	mov	r0, r3
 800bd42:	f001 fcfb 	bl	800d73c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4a38      	ldr	r2, [pc, #224]	@ (800be2c <HAL_TIM_OC_Start_IT+0x28c>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d013      	beq.n	800bd78 <HAL_TIM_OC_Start_IT+0x1d8>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a36      	ldr	r2, [pc, #216]	@ (800be30 <HAL_TIM_OC_Start_IT+0x290>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d00e      	beq.n	800bd78 <HAL_TIM_OC_Start_IT+0x1d8>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a35      	ldr	r2, [pc, #212]	@ (800be34 <HAL_TIM_OC_Start_IT+0x294>)
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d009      	beq.n	800bd78 <HAL_TIM_OC_Start_IT+0x1d8>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	4a33      	ldr	r2, [pc, #204]	@ (800be38 <HAL_TIM_OC_Start_IT+0x298>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d004      	beq.n	800bd78 <HAL_TIM_OC_Start_IT+0x1d8>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a32      	ldr	r2, [pc, #200]	@ (800be3c <HAL_TIM_OC_Start_IT+0x29c>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d101      	bne.n	800bd7c <HAL_TIM_OC_Start_IT+0x1dc>
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e000      	b.n	800bd7e <HAL_TIM_OC_Start_IT+0x1de>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d007      	beq.n	800bd92 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bd90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	4a25      	ldr	r2, [pc, #148]	@ (800be2c <HAL_TIM_OC_Start_IT+0x28c>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d022      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bda4:	d01d      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	4a25      	ldr	r2, [pc, #148]	@ (800be40 <HAL_TIM_OC_Start_IT+0x2a0>)
 800bdac:	4293      	cmp	r3, r2
 800bdae:	d018      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	4a23      	ldr	r2, [pc, #140]	@ (800be44 <HAL_TIM_OC_Start_IT+0x2a4>)
 800bdb6:	4293      	cmp	r3, r2
 800bdb8:	d013      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	4a22      	ldr	r2, [pc, #136]	@ (800be48 <HAL_TIM_OC_Start_IT+0x2a8>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d00e      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	4a19      	ldr	r2, [pc, #100]	@ (800be30 <HAL_TIM_OC_Start_IT+0x290>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d009      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	4a1e      	ldr	r2, [pc, #120]	@ (800be4c <HAL_TIM_OC_Start_IT+0x2ac>)
 800bdd4:	4293      	cmp	r3, r2
 800bdd6:	d004      	beq.n	800bde2 <HAL_TIM_OC_Start_IT+0x242>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	4a15      	ldr	r2, [pc, #84]	@ (800be34 <HAL_TIM_OC_Start_IT+0x294>)
 800bdde:	4293      	cmp	r3, r2
 800bde0:	d115      	bne.n	800be0e <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	689a      	ldr	r2, [r3, #8]
 800bde8:	4b19      	ldr	r3, [pc, #100]	@ (800be50 <HAL_TIM_OC_Start_IT+0x2b0>)
 800bdea:	4013      	ands	r3, r2
 800bdec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	2b06      	cmp	r3, #6
 800bdf2:	d015      	beq.n	800be20 <HAL_TIM_OC_Start_IT+0x280>
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdfa:	d011      	beq.n	800be20 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f042 0201 	orr.w	r2, r2, #1
 800be0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be0c:	e008      	b.n	800be20 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f042 0201 	orr.w	r2, r2, #1
 800be1c:	601a      	str	r2, [r3, #0]
 800be1e:	e000      	b.n	800be22 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be20:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800be22:	7bfb      	ldrb	r3, [r7, #15]
}
 800be24:	4618      	mov	r0, r3
 800be26:	3710      	adds	r7, #16
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}
 800be2c:	40010000 	.word	0x40010000
 800be30:	40010400 	.word	0x40010400
 800be34:	40014000 	.word	0x40014000
 800be38:	40014400 	.word	0x40014400
 800be3c:	40014800 	.word	0x40014800
 800be40:	40000400 	.word	0x40000400
 800be44:	40000800 	.word	0x40000800
 800be48:	40000c00 	.word	0x40000c00
 800be4c:	40001800 	.word	0x40001800
 800be50:	00010007 	.word	0x00010007

0800be54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b082      	sub	sp, #8
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d101      	bne.n	800be66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800be62:	2301      	movs	r3, #1
 800be64:	e049      	b.n	800befa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d106      	bne.n	800be80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2200      	movs	r2, #0
 800be76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f000 f841 	bl	800bf02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2202      	movs	r2, #2
 800be84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	3304      	adds	r3, #4
 800be90:	4619      	mov	r1, r3
 800be92:	4610      	mov	r0, r2
 800be94:	f000 ff14 	bl	800ccc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2201      	movs	r2, #1
 800be9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2201      	movs	r2, #1
 800bea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2201      	movs	r2, #1
 800bedc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2201      	movs	r2, #1
 800bee4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2201      	movs	r2, #1
 800beec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3708      	adds	r7, #8
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}

0800bf02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf02:	b480      	push	{r7}
 800bf04:	b083      	sub	sp, #12
 800bf06:	af00      	add	r7, sp, #0
 800bf08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf0a:	bf00      	nop
 800bf0c:	370c      	adds	r7, #12
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr
	...

0800bf18 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2200      	movs	r2, #0
 800bf28:	6839      	ldr	r1, [r7, #0]
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f001 fc06 	bl	800d73c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a3e      	ldr	r2, [pc, #248]	@ (800c030 <HAL_TIM_PWM_Stop+0x118>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d013      	beq.n	800bf62 <HAL_TIM_PWM_Stop+0x4a>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a3d      	ldr	r2, [pc, #244]	@ (800c034 <HAL_TIM_PWM_Stop+0x11c>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d00e      	beq.n	800bf62 <HAL_TIM_PWM_Stop+0x4a>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	4a3b      	ldr	r2, [pc, #236]	@ (800c038 <HAL_TIM_PWM_Stop+0x120>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d009      	beq.n	800bf62 <HAL_TIM_PWM_Stop+0x4a>
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a3a      	ldr	r2, [pc, #232]	@ (800c03c <HAL_TIM_PWM_Stop+0x124>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d004      	beq.n	800bf62 <HAL_TIM_PWM_Stop+0x4a>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4a38      	ldr	r2, [pc, #224]	@ (800c040 <HAL_TIM_PWM_Stop+0x128>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d101      	bne.n	800bf66 <HAL_TIM_PWM_Stop+0x4e>
 800bf62:	2301      	movs	r3, #1
 800bf64:	e000      	b.n	800bf68 <HAL_TIM_PWM_Stop+0x50>
 800bf66:	2300      	movs	r3, #0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d017      	beq.n	800bf9c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	6a1a      	ldr	r2, [r3, #32]
 800bf72:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bf76:	4013      	ands	r3, r2
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d10f      	bne.n	800bf9c <HAL_TIM_PWM_Stop+0x84>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	6a1a      	ldr	r2, [r3, #32]
 800bf82:	f240 4344 	movw	r3, #1092	@ 0x444
 800bf86:	4013      	ands	r3, r2
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d107      	bne.n	800bf9c <HAL_TIM_PWM_Stop+0x84>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bf9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	6a1a      	ldr	r2, [r3, #32]
 800bfa2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bfa6:	4013      	ands	r3, r2
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d10f      	bne.n	800bfcc <HAL_TIM_PWM_Stop+0xb4>
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	6a1a      	ldr	r2, [r3, #32]
 800bfb2:	f240 4344 	movw	r3, #1092	@ 0x444
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d107      	bne.n	800bfcc <HAL_TIM_PWM_Stop+0xb4>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f022 0201 	bic.w	r2, r2, #1
 800bfca:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d104      	bne.n	800bfdc <HAL_TIM_PWM_Stop+0xc4>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bfda:	e023      	b.n	800c024 <HAL_TIM_PWM_Stop+0x10c>
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	2b04      	cmp	r3, #4
 800bfe0:	d104      	bne.n	800bfec <HAL_TIM_PWM_Stop+0xd4>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bfea:	e01b      	b.n	800c024 <HAL_TIM_PWM_Stop+0x10c>
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	2b08      	cmp	r3, #8
 800bff0:	d104      	bne.n	800bffc <HAL_TIM_PWM_Stop+0xe4>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2201      	movs	r2, #1
 800bff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bffa:	e013      	b.n	800c024 <HAL_TIM_PWM_Stop+0x10c>
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	2b0c      	cmp	r3, #12
 800c000:	d104      	bne.n	800c00c <HAL_TIM_PWM_Stop+0xf4>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2201      	movs	r2, #1
 800c006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c00a:	e00b      	b.n	800c024 <HAL_TIM_PWM_Stop+0x10c>
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	2b10      	cmp	r3, #16
 800c010:	d104      	bne.n	800c01c <HAL_TIM_PWM_Stop+0x104>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2201      	movs	r2, #1
 800c016:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c01a:	e003      	b.n	800c024 <HAL_TIM_PWM_Stop+0x10c>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800c024:	2300      	movs	r3, #0
}
 800c026:	4618      	mov	r0, r3
 800c028:	3708      	adds	r7, #8
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	40010000 	.word	0x40010000
 800c034:	40010400 	.word	0x40010400
 800c038:	40014000 	.word	0x40014000
 800c03c:	40014400 	.word	0x40014400
 800c040:	40014800 	.word	0x40014800

0800c044 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b082      	sub	sp, #8
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d101      	bne.n	800c056 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c052:	2301      	movs	r3, #1
 800c054:	e049      	b.n	800c0ea <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d106      	bne.n	800c070 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	f000 f841 	bl	800c0f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2202      	movs	r2, #2
 800c074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	3304      	adds	r3, #4
 800c080:	4619      	mov	r1, r3
 800c082:	4610      	mov	r0, r2
 800c084:	f000 fe1c 	bl	800ccc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2201      	movs	r2, #1
 800c09c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2201      	movs	r2, #1
 800c0b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2201      	movs	r2, #1
 800c0d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c0e8:	2300      	movs	r3, #0
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3708      	adds	r7, #8
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}

0800c0f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c0f2:	b480      	push	{r7}
 800c0f4:	b083      	sub	sp, #12
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c0fa:	bf00      	nop
 800c0fc:	370c      	adds	r7, #12
 800c0fe:	46bd      	mov	sp, r7
 800c100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c104:	4770      	bx	lr
	...

0800c108 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c112:	2300      	movs	r3, #0
 800c114:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d104      	bne.n	800c126 <HAL_TIM_IC_Start_IT+0x1e>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c122:	b2db      	uxtb	r3, r3
 800c124:	e023      	b.n	800c16e <HAL_TIM_IC_Start_IT+0x66>
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	2b04      	cmp	r3, #4
 800c12a:	d104      	bne.n	800c136 <HAL_TIM_IC_Start_IT+0x2e>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c132:	b2db      	uxtb	r3, r3
 800c134:	e01b      	b.n	800c16e <HAL_TIM_IC_Start_IT+0x66>
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	2b08      	cmp	r3, #8
 800c13a:	d104      	bne.n	800c146 <HAL_TIM_IC_Start_IT+0x3e>
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c142:	b2db      	uxtb	r3, r3
 800c144:	e013      	b.n	800c16e <HAL_TIM_IC_Start_IT+0x66>
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	2b0c      	cmp	r3, #12
 800c14a:	d104      	bne.n	800c156 <HAL_TIM_IC_Start_IT+0x4e>
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c152:	b2db      	uxtb	r3, r3
 800c154:	e00b      	b.n	800c16e <HAL_TIM_IC_Start_IT+0x66>
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	2b10      	cmp	r3, #16
 800c15a:	d104      	bne.n	800c166 <HAL_TIM_IC_Start_IT+0x5e>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c162:	b2db      	uxtb	r3, r3
 800c164:	e003      	b.n	800c16e <HAL_TIM_IC_Start_IT+0x66>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d104      	bne.n	800c180 <HAL_TIM_IC_Start_IT+0x78>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	e013      	b.n	800c1a8 <HAL_TIM_IC_Start_IT+0xa0>
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	2b04      	cmp	r3, #4
 800c184:	d104      	bne.n	800c190 <HAL_TIM_IC_Start_IT+0x88>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	e00b      	b.n	800c1a8 <HAL_TIM_IC_Start_IT+0xa0>
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	2b08      	cmp	r3, #8
 800c194:	d104      	bne.n	800c1a0 <HAL_TIM_IC_Start_IT+0x98>
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	e003      	b.n	800c1a8 <HAL_TIM_IC_Start_IT+0xa0>
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c1aa:	7bbb      	ldrb	r3, [r7, #14]
 800c1ac:	2b01      	cmp	r3, #1
 800c1ae:	d102      	bne.n	800c1b6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c1b0:	7b7b      	ldrb	r3, [r7, #13]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d001      	beq.n	800c1ba <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	e0e2      	b.n	800c380 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d104      	bne.n	800c1ca <HAL_TIM_IC_Start_IT+0xc2>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2202      	movs	r2, #2
 800c1c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c1c8:	e023      	b.n	800c212 <HAL_TIM_IC_Start_IT+0x10a>
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	2b04      	cmp	r3, #4
 800c1ce:	d104      	bne.n	800c1da <HAL_TIM_IC_Start_IT+0xd2>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2202      	movs	r2, #2
 800c1d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c1d8:	e01b      	b.n	800c212 <HAL_TIM_IC_Start_IT+0x10a>
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	2b08      	cmp	r3, #8
 800c1de:	d104      	bne.n	800c1ea <HAL_TIM_IC_Start_IT+0xe2>
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2202      	movs	r2, #2
 800c1e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1e8:	e013      	b.n	800c212 <HAL_TIM_IC_Start_IT+0x10a>
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	2b0c      	cmp	r3, #12
 800c1ee:	d104      	bne.n	800c1fa <HAL_TIM_IC_Start_IT+0xf2>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2202      	movs	r2, #2
 800c1f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c1f8:	e00b      	b.n	800c212 <HAL_TIM_IC_Start_IT+0x10a>
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	2b10      	cmp	r3, #16
 800c1fe:	d104      	bne.n	800c20a <HAL_TIM_IC_Start_IT+0x102>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2202      	movs	r2, #2
 800c204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c208:	e003      	b.n	800c212 <HAL_TIM_IC_Start_IT+0x10a>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2202      	movs	r2, #2
 800c20e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d104      	bne.n	800c222 <HAL_TIM_IC_Start_IT+0x11a>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2202      	movs	r2, #2
 800c21c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c220:	e013      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x142>
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	2b04      	cmp	r3, #4
 800c226:	d104      	bne.n	800c232 <HAL_TIM_IC_Start_IT+0x12a>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2202      	movs	r2, #2
 800c22c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c230:	e00b      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x142>
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	2b08      	cmp	r3, #8
 800c236:	d104      	bne.n	800c242 <HAL_TIM_IC_Start_IT+0x13a>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2202      	movs	r2, #2
 800c23c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c240:	e003      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x142>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2202      	movs	r2, #2
 800c246:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	2b0c      	cmp	r3, #12
 800c24e:	d841      	bhi.n	800c2d4 <HAL_TIM_IC_Start_IT+0x1cc>
 800c250:	a201      	add	r2, pc, #4	@ (adr r2, 800c258 <HAL_TIM_IC_Start_IT+0x150>)
 800c252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c256:	bf00      	nop
 800c258:	0800c28d 	.word	0x0800c28d
 800c25c:	0800c2d5 	.word	0x0800c2d5
 800c260:	0800c2d5 	.word	0x0800c2d5
 800c264:	0800c2d5 	.word	0x0800c2d5
 800c268:	0800c29f 	.word	0x0800c29f
 800c26c:	0800c2d5 	.word	0x0800c2d5
 800c270:	0800c2d5 	.word	0x0800c2d5
 800c274:	0800c2d5 	.word	0x0800c2d5
 800c278:	0800c2b1 	.word	0x0800c2b1
 800c27c:	0800c2d5 	.word	0x0800c2d5
 800c280:	0800c2d5 	.word	0x0800c2d5
 800c284:	0800c2d5 	.word	0x0800c2d5
 800c288:	0800c2c3 	.word	0x0800c2c3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68da      	ldr	r2, [r3, #12]
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f042 0202 	orr.w	r2, r2, #2
 800c29a:	60da      	str	r2, [r3, #12]
      break;
 800c29c:	e01d      	b.n	800c2da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	68da      	ldr	r2, [r3, #12]
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f042 0204 	orr.w	r2, r2, #4
 800c2ac:	60da      	str	r2, [r3, #12]
      break;
 800c2ae:	e014      	b.n	800c2da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	68da      	ldr	r2, [r3, #12]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f042 0208 	orr.w	r2, r2, #8
 800c2be:	60da      	str	r2, [r3, #12]
      break;
 800c2c0:	e00b      	b.n	800c2da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	68da      	ldr	r2, [r3, #12]
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f042 0210 	orr.w	r2, r2, #16
 800c2d0:	60da      	str	r2, [r3, #12]
      break;
 800c2d2:	e002      	b.n	800c2da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2d8:	bf00      	nop
  }

  if (status == HAL_OK)
 800c2da:	7bfb      	ldrb	r3, [r7, #15]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d14e      	bne.n	800c37e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	6839      	ldr	r1, [r7, #0]
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f001 fa27 	bl	800d73c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4a25      	ldr	r2, [pc, #148]	@ (800c388 <HAL_TIM_IC_Start_IT+0x280>)
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d022      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c300:	d01d      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4a21      	ldr	r2, [pc, #132]	@ (800c38c <HAL_TIM_IC_Start_IT+0x284>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d018      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a1f      	ldr	r2, [pc, #124]	@ (800c390 <HAL_TIM_IC_Start_IT+0x288>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d013      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4a1e      	ldr	r2, [pc, #120]	@ (800c394 <HAL_TIM_IC_Start_IT+0x28c>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d00e      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a1c      	ldr	r2, [pc, #112]	@ (800c398 <HAL_TIM_IC_Start_IT+0x290>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d009      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a1b      	ldr	r2, [pc, #108]	@ (800c39c <HAL_TIM_IC_Start_IT+0x294>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d004      	beq.n	800c33e <HAL_TIM_IC_Start_IT+0x236>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	4a19      	ldr	r2, [pc, #100]	@ (800c3a0 <HAL_TIM_IC_Start_IT+0x298>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d115      	bne.n	800c36a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	689a      	ldr	r2, [r3, #8]
 800c344:	4b17      	ldr	r3, [pc, #92]	@ (800c3a4 <HAL_TIM_IC_Start_IT+0x29c>)
 800c346:	4013      	ands	r3, r2
 800c348:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	2b06      	cmp	r3, #6
 800c34e:	d015      	beq.n	800c37c <HAL_TIM_IC_Start_IT+0x274>
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c356:	d011      	beq.n	800c37c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	681a      	ldr	r2, [r3, #0]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f042 0201 	orr.w	r2, r2, #1
 800c366:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c368:	e008      	b.n	800c37c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f042 0201 	orr.w	r2, r2, #1
 800c378:	601a      	str	r2, [r3, #0]
 800c37a:	e000      	b.n	800c37e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c37c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c37e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c380:	4618      	mov	r0, r3
 800c382:	3710      	adds	r7, #16
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	40010000 	.word	0x40010000
 800c38c:	40000400 	.word	0x40000400
 800c390:	40000800 	.word	0x40000800
 800c394:	40000c00 	.word	0x40000c00
 800c398:	40010400 	.word	0x40010400
 800c39c:	40001800 	.word	0x40001800
 800c3a0:	40014000 	.word	0x40014000
 800c3a4:	00010007 	.word	0x00010007

0800c3a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	68db      	ldr	r3, [r3, #12]
 800c3b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	f003 0302 	and.w	r3, r3, #2
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d020      	beq.n	800c40c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f003 0302 	and.w	r3, r3, #2
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d01b      	beq.n	800c40c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f06f 0202 	mvn.w	r2, #2
 800c3dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2201      	movs	r2, #1
 800c3e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	699b      	ldr	r3, [r3, #24]
 800c3ea:	f003 0303 	and.w	r3, r3, #3
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d003      	beq.n	800c3fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c3f2:	6878      	ldr	r0, [r7, #4]
 800c3f4:	f7f6 f94c 	bl	8002690 <HAL_TIM_IC_CaptureCallback>
 800c3f8:	e005      	b.n	800c406 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f7f6 f964 	bl	80026c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 fc49 	bl	800cc98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	f003 0304 	and.w	r3, r3, #4
 800c412:	2b00      	cmp	r3, #0
 800c414:	d020      	beq.n	800c458 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	f003 0304 	and.w	r3, r3, #4
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d01b      	beq.n	800c458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f06f 0204 	mvn.w	r2, #4
 800c428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2202      	movs	r2, #2
 800c42e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	699b      	ldr	r3, [r3, #24]
 800c436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d003      	beq.n	800c446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7f6 f926 	bl	8002690 <HAL_TIM_IC_CaptureCallback>
 800c444:	e005      	b.n	800c452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f7f6 f93e 	bl	80026c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 fc23 	bl	800cc98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2200      	movs	r2, #0
 800c456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	f003 0308 	and.w	r3, r3, #8
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d020      	beq.n	800c4a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	f003 0308 	and.w	r3, r3, #8
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d01b      	beq.n	800c4a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f06f 0208 	mvn.w	r2, #8
 800c474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2204      	movs	r2, #4
 800c47a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	69db      	ldr	r3, [r3, #28]
 800c482:	f003 0303 	and.w	r3, r3, #3
 800c486:	2b00      	cmp	r3, #0
 800c488:	d003      	beq.n	800c492 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f7f6 f900 	bl	8002690 <HAL_TIM_IC_CaptureCallback>
 800c490:	e005      	b.n	800c49e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f7f6 f918 	bl	80026c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f000 fbfd 	bl	800cc98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	f003 0310 	and.w	r3, r3, #16
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d020      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f003 0310 	and.w	r3, r3, #16
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d01b      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f06f 0210 	mvn.w	r2, #16
 800c4c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2208      	movs	r2, #8
 800c4c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	69db      	ldr	r3, [r3, #28]
 800c4ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d003      	beq.n	800c4de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f7f6 f8da 	bl	8002690 <HAL_TIM_IC_CaptureCallback>
 800c4dc:	e005      	b.n	800c4ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f7f6 f8f2 	bl	80026c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fbd7 	bl	800cc98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	f003 0301 	and.w	r3, r3, #1
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d00c      	beq.n	800c514 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	f003 0301 	and.w	r3, r3, #1
 800c500:	2b00      	cmp	r3, #0
 800c502:	d007      	beq.n	800c514 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f06f 0201 	mvn.w	r2, #1
 800c50c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 fbb8 	bl	800cc84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d104      	bne.n	800c528 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c524:	2b00      	cmp	r3, #0
 800c526:	d00c      	beq.n	800c542 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d007      	beq.n	800c542 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c53a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f001 fa39 	bl	800d9b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d00c      	beq.n	800c566 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c552:	2b00      	cmp	r3, #0
 800c554:	d007      	beq.n	800c566 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c55e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f001 fa31 	bl	800d9c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d00c      	beq.n	800c58a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c576:	2b00      	cmp	r3, #0
 800c578:	d007      	beq.n	800c58a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c582:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 fb91 	bl	800ccac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	f003 0320 	and.w	r3, r3, #32
 800c590:	2b00      	cmp	r3, #0
 800c592:	d00c      	beq.n	800c5ae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f003 0320 	and.w	r3, r3, #32
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d007      	beq.n	800c5ae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f06f 0220 	mvn.w	r2, #32
 800c5a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c5a8:	6878      	ldr	r0, [r7, #4]
 800c5aa:	f001 f9f9 	bl	800d9a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c5ae:	bf00      	nop
 800c5b0:	3710      	adds	r7, #16
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
	...

0800c5b8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b086      	sub	sp, #24
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	60f8      	str	r0, [r7, #12]
 800c5c0:	60b9      	str	r1, [r7, #8]
 800c5c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c5ce:	2b01      	cmp	r3, #1
 800c5d0:	d101      	bne.n	800c5d6 <HAL_TIM_OC_ConfigChannel+0x1e>
 800c5d2:	2302      	movs	r3, #2
 800c5d4:	e066      	b.n	800c6a4 <HAL_TIM_OC_ConfigChannel+0xec>
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	2201      	movs	r2, #1
 800c5da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2b14      	cmp	r3, #20
 800c5e2:	d857      	bhi.n	800c694 <HAL_TIM_OC_ConfigChannel+0xdc>
 800c5e4:	a201      	add	r2, pc, #4	@ (adr r2, 800c5ec <HAL_TIM_OC_ConfigChannel+0x34>)
 800c5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ea:	bf00      	nop
 800c5ec:	0800c641 	.word	0x0800c641
 800c5f0:	0800c695 	.word	0x0800c695
 800c5f4:	0800c695 	.word	0x0800c695
 800c5f8:	0800c695 	.word	0x0800c695
 800c5fc:	0800c64f 	.word	0x0800c64f
 800c600:	0800c695 	.word	0x0800c695
 800c604:	0800c695 	.word	0x0800c695
 800c608:	0800c695 	.word	0x0800c695
 800c60c:	0800c65d 	.word	0x0800c65d
 800c610:	0800c695 	.word	0x0800c695
 800c614:	0800c695 	.word	0x0800c695
 800c618:	0800c695 	.word	0x0800c695
 800c61c:	0800c66b 	.word	0x0800c66b
 800c620:	0800c695 	.word	0x0800c695
 800c624:	0800c695 	.word	0x0800c695
 800c628:	0800c695 	.word	0x0800c695
 800c62c:	0800c679 	.word	0x0800c679
 800c630:	0800c695 	.word	0x0800c695
 800c634:	0800c695 	.word	0x0800c695
 800c638:	0800c695 	.word	0x0800c695
 800c63c:	0800c687 	.word	0x0800c687
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	68b9      	ldr	r1, [r7, #8]
 800c646:	4618      	mov	r0, r3
 800c648:	f000 fbda 	bl	800ce00 <TIM_OC1_SetConfig>
      break;
 800c64c:	e025      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	68b9      	ldr	r1, [r7, #8]
 800c654:	4618      	mov	r0, r3
 800c656:	f000 fc63 	bl	800cf20 <TIM_OC2_SetConfig>
      break;
 800c65a:	e01e      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	68b9      	ldr	r1, [r7, #8]
 800c662:	4618      	mov	r0, r3
 800c664:	f000 fce6 	bl	800d034 <TIM_OC3_SetConfig>
      break;
 800c668:	e017      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	68b9      	ldr	r1, [r7, #8]
 800c670:	4618      	mov	r0, r3
 800c672:	f000 fd67 	bl	800d144 <TIM_OC4_SetConfig>
      break;
 800c676:	e010      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	68b9      	ldr	r1, [r7, #8]
 800c67e:	4618      	mov	r0, r3
 800c680:	f000 fdca 	bl	800d218 <TIM_OC5_SetConfig>
      break;
 800c684:	e009      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	68b9      	ldr	r1, [r7, #8]
 800c68c:	4618      	mov	r0, r3
 800c68e:	f000 fe27 	bl	800d2e0 <TIM_OC6_SetConfig>
      break;
 800c692:	e002      	b.n	800c69a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800c694:	2301      	movs	r3, #1
 800c696:	75fb      	strb	r3, [r7, #23]
      break;
 800c698:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3718      	adds	r7, #24
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b086      	sub	sp, #24
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d101      	bne.n	800c6ca <HAL_TIM_IC_ConfigChannel+0x1e>
 800c6c6:	2302      	movs	r3, #2
 800c6c8:	e088      	b.n	800c7dc <HAL_TIM_IC_ConfigChannel+0x130>
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	2201      	movs	r2, #1
 800c6ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d11b      	bne.n	800c710 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c6e8:	f000 fe60 	bl	800d3ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	699a      	ldr	r2, [r3, #24]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f022 020c 	bic.w	r2, r2, #12
 800c6fa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	6999      	ldr	r1, [r3, #24]
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	689a      	ldr	r2, [r3, #8]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	430a      	orrs	r2, r1
 800c70c:	619a      	str	r2, [r3, #24]
 800c70e:	e060      	b.n	800c7d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2b04      	cmp	r3, #4
 800c714:	d11c      	bne.n	800c750 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c722:	68bb      	ldr	r3, [r7, #8]
 800c724:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c726:	f000 fee4 	bl	800d4f2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	699a      	ldr	r2, [r3, #24]
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c738:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	6999      	ldr	r1, [r3, #24]
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	021a      	lsls	r2, r3, #8
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	430a      	orrs	r2, r1
 800c74c:	619a      	str	r2, [r3, #24]
 800c74e:	e040      	b.n	800c7d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2b08      	cmp	r3, #8
 800c754:	d11b      	bne.n	800c78e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c766:	f000 ff31 	bl	800d5cc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	69da      	ldr	r2, [r3, #28]
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f022 020c 	bic.w	r2, r2, #12
 800c778:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	69d9      	ldr	r1, [r3, #28]
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	689a      	ldr	r2, [r3, #8]
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	430a      	orrs	r2, r1
 800c78a:	61da      	str	r2, [r3, #28]
 800c78c:	e021      	b.n	800c7d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2b0c      	cmp	r3, #12
 800c792:	d11c      	bne.n	800c7ce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c7a4:	f000 ff4e 	bl	800d644 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	69da      	ldr	r2, [r3, #28]
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c7b6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	69d9      	ldr	r1, [r3, #28]
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	689b      	ldr	r3, [r3, #8]
 800c7c2:	021a      	lsls	r2, r3, #8
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	430a      	orrs	r2, r1
 800c7ca:	61da      	str	r2, [r3, #28]
 800c7cc:	e001      	b.n	800c7d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c7da:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3718      	adds	r7, #24
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c7fa:	2b01      	cmp	r3, #1
 800c7fc:	d101      	bne.n	800c802 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c7fe:	2302      	movs	r3, #2
 800c800:	e0ff      	b.n	800ca02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	2201      	movs	r2, #1
 800c806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2b14      	cmp	r3, #20
 800c80e:	f200 80f0 	bhi.w	800c9f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c812:	a201      	add	r2, pc, #4	@ (adr r2, 800c818 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c818:	0800c86d 	.word	0x0800c86d
 800c81c:	0800c9f3 	.word	0x0800c9f3
 800c820:	0800c9f3 	.word	0x0800c9f3
 800c824:	0800c9f3 	.word	0x0800c9f3
 800c828:	0800c8ad 	.word	0x0800c8ad
 800c82c:	0800c9f3 	.word	0x0800c9f3
 800c830:	0800c9f3 	.word	0x0800c9f3
 800c834:	0800c9f3 	.word	0x0800c9f3
 800c838:	0800c8ef 	.word	0x0800c8ef
 800c83c:	0800c9f3 	.word	0x0800c9f3
 800c840:	0800c9f3 	.word	0x0800c9f3
 800c844:	0800c9f3 	.word	0x0800c9f3
 800c848:	0800c92f 	.word	0x0800c92f
 800c84c:	0800c9f3 	.word	0x0800c9f3
 800c850:	0800c9f3 	.word	0x0800c9f3
 800c854:	0800c9f3 	.word	0x0800c9f3
 800c858:	0800c971 	.word	0x0800c971
 800c85c:	0800c9f3 	.word	0x0800c9f3
 800c860:	0800c9f3 	.word	0x0800c9f3
 800c864:	0800c9f3 	.word	0x0800c9f3
 800c868:	0800c9b1 	.word	0x0800c9b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	68b9      	ldr	r1, [r7, #8]
 800c872:	4618      	mov	r0, r3
 800c874:	f000 fac4 	bl	800ce00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	699a      	ldr	r2, [r3, #24]
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f042 0208 	orr.w	r2, r2, #8
 800c886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	699a      	ldr	r2, [r3, #24]
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f022 0204 	bic.w	r2, r2, #4
 800c896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	6999      	ldr	r1, [r3, #24]
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	691a      	ldr	r2, [r3, #16]
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	430a      	orrs	r2, r1
 800c8a8:	619a      	str	r2, [r3, #24]
      break;
 800c8aa:	e0a5      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68b9      	ldr	r1, [r7, #8]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 fb34 	bl	800cf20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	699a      	ldr	r2, [r3, #24]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c8c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	699a      	ldr	r2, [r3, #24]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c8d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6999      	ldr	r1, [r3, #24]
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	691b      	ldr	r3, [r3, #16]
 800c8e2:	021a      	lsls	r2, r3, #8
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	430a      	orrs	r2, r1
 800c8ea:	619a      	str	r2, [r3, #24]
      break;
 800c8ec:	e084      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	68b9      	ldr	r1, [r7, #8]
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f000 fb9d 	bl	800d034 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	69da      	ldr	r2, [r3, #28]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f042 0208 	orr.w	r2, r2, #8
 800c908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	69da      	ldr	r2, [r3, #28]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f022 0204 	bic.w	r2, r2, #4
 800c918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	69d9      	ldr	r1, [r3, #28]
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	691a      	ldr	r2, [r3, #16]
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	430a      	orrs	r2, r1
 800c92a:	61da      	str	r2, [r3, #28]
      break;
 800c92c:	e064      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	68b9      	ldr	r1, [r7, #8]
 800c934:	4618      	mov	r0, r3
 800c936:	f000 fc05 	bl	800d144 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	69da      	ldr	r2, [r3, #28]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	69da      	ldr	r2, [r3, #28]
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	69d9      	ldr	r1, [r3, #28]
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	691b      	ldr	r3, [r3, #16]
 800c964:	021a      	lsls	r2, r3, #8
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	430a      	orrs	r2, r1
 800c96c:	61da      	str	r2, [r3, #28]
      break;
 800c96e:	e043      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	68b9      	ldr	r1, [r7, #8]
 800c976:	4618      	mov	r0, r3
 800c978:	f000 fc4e 	bl	800d218 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f042 0208 	orr.w	r2, r2, #8
 800c98a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f022 0204 	bic.w	r2, r2, #4
 800c99a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	691a      	ldr	r2, [r3, #16]
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	430a      	orrs	r2, r1
 800c9ac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c9ae:	e023      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	68b9      	ldr	r1, [r7, #8]
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f000 fc92 	bl	800d2e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c9ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c9da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	691b      	ldr	r3, [r3, #16]
 800c9e6:	021a      	lsls	r2, r3, #8
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	430a      	orrs	r2, r1
 800c9ee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c9f0:	e002      	b.n	800c9f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	75fb      	strb	r3, [r7, #23]
      break;
 800c9f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ca00:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3718      	adds	r7, #24
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop

0800ca0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b084      	sub	sp, #16
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
 800ca14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ca16:	2300      	movs	r3, #0
 800ca18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ca20:	2b01      	cmp	r3, #1
 800ca22:	d101      	bne.n	800ca28 <HAL_TIM_ConfigClockSource+0x1c>
 800ca24:	2302      	movs	r3, #2
 800ca26:	e0dc      	b.n	800cbe2 <HAL_TIM_ConfigClockSource+0x1d6>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2202      	movs	r2, #2
 800ca34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	689b      	ldr	r3, [r3, #8]
 800ca3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	4b6a      	ldr	r3, [pc, #424]	@ (800cbec <HAL_TIM_ConfigClockSource+0x1e0>)
 800ca44:	4013      	ands	r3, r2
 800ca46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ca4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	68ba      	ldr	r2, [r7, #8]
 800ca56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	4a64      	ldr	r2, [pc, #400]	@ (800cbf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	f000 80a9 	beq.w	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ca64:	4a62      	ldr	r2, [pc, #392]	@ (800cbf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ca66:	4293      	cmp	r3, r2
 800ca68:	f200 80ae 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ca6c:	4a61      	ldr	r2, [pc, #388]	@ (800cbf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	f000 80a1 	beq.w	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ca74:	4a5f      	ldr	r2, [pc, #380]	@ (800cbf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ca76:	4293      	cmp	r3, r2
 800ca78:	f200 80a6 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ca7c:	4a5e      	ldr	r2, [pc, #376]	@ (800cbf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	f000 8099 	beq.w	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ca84:	4a5c      	ldr	r2, [pc, #368]	@ (800cbf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ca86:	4293      	cmp	r3, r2
 800ca88:	f200 809e 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ca8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ca90:	f000 8091 	beq.w	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ca94:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ca98:	f200 8096 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ca9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800caa0:	f000 8089 	beq.w	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800caa4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800caa8:	f200 808e 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800caac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cab0:	d03e      	beq.n	800cb30 <HAL_TIM_ConfigClockSource+0x124>
 800cab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cab6:	f200 8087 	bhi.w	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800caba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cabe:	f000 8086 	beq.w	800cbce <HAL_TIM_ConfigClockSource+0x1c2>
 800cac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cac6:	d87f      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800cac8:	2b70      	cmp	r3, #112	@ 0x70
 800caca:	d01a      	beq.n	800cb02 <HAL_TIM_ConfigClockSource+0xf6>
 800cacc:	2b70      	cmp	r3, #112	@ 0x70
 800cace:	d87b      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800cad0:	2b60      	cmp	r3, #96	@ 0x60
 800cad2:	d050      	beq.n	800cb76 <HAL_TIM_ConfigClockSource+0x16a>
 800cad4:	2b60      	cmp	r3, #96	@ 0x60
 800cad6:	d877      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800cad8:	2b50      	cmp	r3, #80	@ 0x50
 800cada:	d03c      	beq.n	800cb56 <HAL_TIM_ConfigClockSource+0x14a>
 800cadc:	2b50      	cmp	r3, #80	@ 0x50
 800cade:	d873      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800cae0:	2b40      	cmp	r3, #64	@ 0x40
 800cae2:	d058      	beq.n	800cb96 <HAL_TIM_ConfigClockSource+0x18a>
 800cae4:	2b40      	cmp	r3, #64	@ 0x40
 800cae6:	d86f      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800cae8:	2b30      	cmp	r3, #48	@ 0x30
 800caea:	d064      	beq.n	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800caec:	2b30      	cmp	r3, #48	@ 0x30
 800caee:	d86b      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800caf0:	2b20      	cmp	r3, #32
 800caf2:	d060      	beq.n	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800caf4:	2b20      	cmp	r3, #32
 800caf6:	d867      	bhi.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d05c      	beq.n	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800cafc:	2b10      	cmp	r3, #16
 800cafe:	d05a      	beq.n	800cbb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800cb00:	e062      	b.n	800cbc8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cb12:	f000 fdf3 	bl	800d6fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	689b      	ldr	r3, [r3, #8]
 800cb1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cb24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	609a      	str	r2, [r3, #8]
      break;
 800cb2e:	e04f      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cb40:	f000 fddc 	bl	800d6fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	689a      	ldr	r2, [r3, #8]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb52:	609a      	str	r2, [r3, #8]
      break;
 800cb54:	e03c      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb62:	461a      	mov	r2, r3
 800cb64:	f000 fc96 	bl	800d494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	2150      	movs	r1, #80	@ 0x50
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f000 fda6 	bl	800d6c0 <TIM_ITRx_SetConfig>
      break;
 800cb74:	e02c      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb82:	461a      	mov	r2, r3
 800cb84:	f000 fcf2 	bl	800d56c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	2160      	movs	r1, #96	@ 0x60
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f000 fd96 	bl	800d6c0 <TIM_ITRx_SetConfig>
      break;
 800cb94:	e01c      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cba2:	461a      	mov	r2, r3
 800cba4:	f000 fc76 	bl	800d494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	2140      	movs	r1, #64	@ 0x40
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f000 fd86 	bl	800d6c0 <TIM_ITRx_SetConfig>
      break;
 800cbb4:	e00c      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4619      	mov	r1, r3
 800cbc0:	4610      	mov	r0, r2
 800cbc2:	f000 fd7d 	bl	800d6c0 <TIM_ITRx_SetConfig>
      break;
 800cbc6:	e003      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800cbc8:	2301      	movs	r3, #1
 800cbca:	73fb      	strb	r3, [r7, #15]
      break;
 800cbcc:	e000      	b.n	800cbd0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800cbce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cbe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3710      	adds	r7, #16
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
 800cbea:	bf00      	nop
 800cbec:	ffceff88 	.word	0xffceff88
 800cbf0:	00100040 	.word	0x00100040
 800cbf4:	00100030 	.word	0x00100030
 800cbf8:	00100020 	.word	0x00100020

0800cbfc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b085      	sub	sp, #20
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800cc06:	2300      	movs	r3, #0
 800cc08:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	2b0c      	cmp	r3, #12
 800cc0e:	d831      	bhi.n	800cc74 <HAL_TIM_ReadCapturedValue+0x78>
 800cc10:	a201      	add	r2, pc, #4	@ (adr r2, 800cc18 <HAL_TIM_ReadCapturedValue+0x1c>)
 800cc12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc16:	bf00      	nop
 800cc18:	0800cc4d 	.word	0x0800cc4d
 800cc1c:	0800cc75 	.word	0x0800cc75
 800cc20:	0800cc75 	.word	0x0800cc75
 800cc24:	0800cc75 	.word	0x0800cc75
 800cc28:	0800cc57 	.word	0x0800cc57
 800cc2c:	0800cc75 	.word	0x0800cc75
 800cc30:	0800cc75 	.word	0x0800cc75
 800cc34:	0800cc75 	.word	0x0800cc75
 800cc38:	0800cc61 	.word	0x0800cc61
 800cc3c:	0800cc75 	.word	0x0800cc75
 800cc40:	0800cc75 	.word	0x0800cc75
 800cc44:	0800cc75 	.word	0x0800cc75
 800cc48:	0800cc6b 	.word	0x0800cc6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc52:	60fb      	str	r3, [r7, #12]

      break;
 800cc54:	e00f      	b.n	800cc76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc5c:	60fb      	str	r3, [r7, #12]

      break;
 800cc5e:	e00a      	b.n	800cc76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc66:	60fb      	str	r3, [r7, #12]

      break;
 800cc68:	e005      	b.n	800cc76 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc70:	60fb      	str	r3, [r7, #12]

      break;
 800cc72:	e000      	b.n	800cc76 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800cc74:	bf00      	nop
  }

  return tmpreg;
 800cc76:	68fb      	ldr	r3, [r7, #12]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cc8c:	bf00      	nop
 800cc8e:	370c      	adds	r7, #12
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr

0800cc98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr

0800ccac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b083      	sub	sp, #12
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ccb4:	bf00      	nop
 800ccb6:	370c      	adds	r7, #12
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr

0800ccc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	b085      	sub	sp, #20
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	4a43      	ldr	r2, [pc, #268]	@ (800cde0 <TIM_Base_SetConfig+0x120>)
 800ccd4:	4293      	cmp	r3, r2
 800ccd6:	d013      	beq.n	800cd00 <TIM_Base_SetConfig+0x40>
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccde:	d00f      	beq.n	800cd00 <TIM_Base_SetConfig+0x40>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	4a40      	ldr	r2, [pc, #256]	@ (800cde4 <TIM_Base_SetConfig+0x124>)
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d00b      	beq.n	800cd00 <TIM_Base_SetConfig+0x40>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	4a3f      	ldr	r2, [pc, #252]	@ (800cde8 <TIM_Base_SetConfig+0x128>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d007      	beq.n	800cd00 <TIM_Base_SetConfig+0x40>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	4a3e      	ldr	r2, [pc, #248]	@ (800cdec <TIM_Base_SetConfig+0x12c>)
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d003      	beq.n	800cd00 <TIM_Base_SetConfig+0x40>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	4a3d      	ldr	r2, [pc, #244]	@ (800cdf0 <TIM_Base_SetConfig+0x130>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d108      	bne.n	800cd12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	68fa      	ldr	r2, [r7, #12]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	4a32      	ldr	r2, [pc, #200]	@ (800cde0 <TIM_Base_SetConfig+0x120>)
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d01f      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd20:	d01b      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	4a2f      	ldr	r2, [pc, #188]	@ (800cde4 <TIM_Base_SetConfig+0x124>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d017      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	4a2e      	ldr	r2, [pc, #184]	@ (800cde8 <TIM_Base_SetConfig+0x128>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d013      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	4a2d      	ldr	r2, [pc, #180]	@ (800cdec <TIM_Base_SetConfig+0x12c>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d00f      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	4a2c      	ldr	r2, [pc, #176]	@ (800cdf0 <TIM_Base_SetConfig+0x130>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d00b      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	4a2b      	ldr	r2, [pc, #172]	@ (800cdf4 <TIM_Base_SetConfig+0x134>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d007      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a2a      	ldr	r2, [pc, #168]	@ (800cdf8 <TIM_Base_SetConfig+0x138>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d003      	beq.n	800cd5a <TIM_Base_SetConfig+0x9a>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a29      	ldr	r2, [pc, #164]	@ (800cdfc <TIM_Base_SetConfig+0x13c>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d108      	bne.n	800cd6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cd60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	695b      	ldr	r3, [r3, #20]
 800cd76:	4313      	orrs	r3, r2
 800cd78:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	689a      	ldr	r2, [r3, #8]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	4a14      	ldr	r2, [pc, #80]	@ (800cde0 <TIM_Base_SetConfig+0x120>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d00f      	beq.n	800cdb2 <TIM_Base_SetConfig+0xf2>
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	4a16      	ldr	r2, [pc, #88]	@ (800cdf0 <TIM_Base_SetConfig+0x130>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d00b      	beq.n	800cdb2 <TIM_Base_SetConfig+0xf2>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	4a15      	ldr	r2, [pc, #84]	@ (800cdf4 <TIM_Base_SetConfig+0x134>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d007      	beq.n	800cdb2 <TIM_Base_SetConfig+0xf2>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	4a14      	ldr	r2, [pc, #80]	@ (800cdf8 <TIM_Base_SetConfig+0x138>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d003      	beq.n	800cdb2 <TIM_Base_SetConfig+0xf2>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	4a13      	ldr	r2, [pc, #76]	@ (800cdfc <TIM_Base_SetConfig+0x13c>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d103      	bne.n	800cdba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	691a      	ldr	r2, [r3, #16]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f043 0204 	orr.w	r2, r3, #4
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2201      	movs	r2, #1
 800cdca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	68fa      	ldr	r2, [r7, #12]
 800cdd0:	601a      	str	r2, [r3, #0]
}
 800cdd2:	bf00      	nop
 800cdd4:	3714      	adds	r7, #20
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr
 800cdde:	bf00      	nop
 800cde0:	40010000 	.word	0x40010000
 800cde4:	40000400 	.word	0x40000400
 800cde8:	40000800 	.word	0x40000800
 800cdec:	40000c00 	.word	0x40000c00
 800cdf0:	40010400 	.word	0x40010400
 800cdf4:	40014000 	.word	0x40014000
 800cdf8:	40014400 	.word	0x40014400
 800cdfc:	40014800 	.word	0x40014800

0800ce00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b087      	sub	sp, #28
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6a1b      	ldr	r3, [r3, #32]
 800ce0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	f023 0201 	bic.w	r2, r3, #1
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	685b      	ldr	r3, [r3, #4]
 800ce20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	699b      	ldr	r3, [r3, #24]
 800ce26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ce28:	68fa      	ldr	r2, [r7, #12]
 800ce2a:	4b37      	ldr	r3, [pc, #220]	@ (800cf08 <TIM_OC1_SetConfig+0x108>)
 800ce2c:	4013      	ands	r3, r2
 800ce2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f023 0303 	bic.w	r3, r3, #3
 800ce36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	68fa      	ldr	r2, [r7, #12]
 800ce3e:	4313      	orrs	r3, r2
 800ce40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	f023 0302 	bic.w	r3, r3, #2
 800ce48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	697a      	ldr	r2, [r7, #20]
 800ce50:	4313      	orrs	r3, r2
 800ce52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	4a2d      	ldr	r2, [pc, #180]	@ (800cf0c <TIM_OC1_SetConfig+0x10c>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d00f      	beq.n	800ce7c <TIM_OC1_SetConfig+0x7c>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	4a2c      	ldr	r2, [pc, #176]	@ (800cf10 <TIM_OC1_SetConfig+0x110>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d00b      	beq.n	800ce7c <TIM_OC1_SetConfig+0x7c>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	4a2b      	ldr	r2, [pc, #172]	@ (800cf14 <TIM_OC1_SetConfig+0x114>)
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	d007      	beq.n	800ce7c <TIM_OC1_SetConfig+0x7c>
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	4a2a      	ldr	r2, [pc, #168]	@ (800cf18 <TIM_OC1_SetConfig+0x118>)
 800ce70:	4293      	cmp	r3, r2
 800ce72:	d003      	beq.n	800ce7c <TIM_OC1_SetConfig+0x7c>
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	4a29      	ldr	r2, [pc, #164]	@ (800cf1c <TIM_OC1_SetConfig+0x11c>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d10c      	bne.n	800ce96 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	f023 0308 	bic.w	r3, r3, #8
 800ce82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	68db      	ldr	r3, [r3, #12]
 800ce88:	697a      	ldr	r2, [r7, #20]
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ce8e:	697b      	ldr	r3, [r7, #20]
 800ce90:	f023 0304 	bic.w	r3, r3, #4
 800ce94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	4a1c      	ldr	r2, [pc, #112]	@ (800cf0c <TIM_OC1_SetConfig+0x10c>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d00f      	beq.n	800cebe <TIM_OC1_SetConfig+0xbe>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4a1b      	ldr	r2, [pc, #108]	@ (800cf10 <TIM_OC1_SetConfig+0x110>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d00b      	beq.n	800cebe <TIM_OC1_SetConfig+0xbe>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4a1a      	ldr	r2, [pc, #104]	@ (800cf14 <TIM_OC1_SetConfig+0x114>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d007      	beq.n	800cebe <TIM_OC1_SetConfig+0xbe>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	4a19      	ldr	r2, [pc, #100]	@ (800cf18 <TIM_OC1_SetConfig+0x118>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d003      	beq.n	800cebe <TIM_OC1_SetConfig+0xbe>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4a18      	ldr	r2, [pc, #96]	@ (800cf1c <TIM_OC1_SetConfig+0x11c>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d111      	bne.n	800cee2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cec4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cecc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	695b      	ldr	r3, [r3, #20]
 800ced2:	693a      	ldr	r2, [r7, #16]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	699b      	ldr	r3, [r3, #24]
 800cedc:	693a      	ldr	r2, [r7, #16]
 800cede:	4313      	orrs	r3, r2
 800cee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	693a      	ldr	r2, [r7, #16]
 800cee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	68fa      	ldr	r2, [r7, #12]
 800ceec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	685a      	ldr	r2, [r3, #4]
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	697a      	ldr	r2, [r7, #20]
 800cefa:	621a      	str	r2, [r3, #32]
}
 800cefc:	bf00      	nop
 800cefe:	371c      	adds	r7, #28
 800cf00:	46bd      	mov	sp, r7
 800cf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf06:	4770      	bx	lr
 800cf08:	fffeff8f 	.word	0xfffeff8f
 800cf0c:	40010000 	.word	0x40010000
 800cf10:	40010400 	.word	0x40010400
 800cf14:	40014000 	.word	0x40014000
 800cf18:	40014400 	.word	0x40014400
 800cf1c:	40014800 	.word	0x40014800

0800cf20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf20:	b480      	push	{r7}
 800cf22:	b087      	sub	sp, #28
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	6a1b      	ldr	r3, [r3, #32]
 800cf2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	6a1b      	ldr	r3, [r3, #32]
 800cf34:	f023 0210 	bic.w	r2, r3, #16
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	699b      	ldr	r3, [r3, #24]
 800cf46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cf48:	68fa      	ldr	r2, [r7, #12]
 800cf4a:	4b34      	ldr	r3, [pc, #208]	@ (800d01c <TIM_OC2_SetConfig+0xfc>)
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	021b      	lsls	r3, r3, #8
 800cf5e:	68fa      	ldr	r2, [r7, #12]
 800cf60:	4313      	orrs	r3, r2
 800cf62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	f023 0320 	bic.w	r3, r3, #32
 800cf6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	011b      	lsls	r3, r3, #4
 800cf72:	697a      	ldr	r2, [r7, #20]
 800cf74:	4313      	orrs	r3, r2
 800cf76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	4a29      	ldr	r2, [pc, #164]	@ (800d020 <TIM_OC2_SetConfig+0x100>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d003      	beq.n	800cf88 <TIM_OC2_SetConfig+0x68>
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	4a28      	ldr	r2, [pc, #160]	@ (800d024 <TIM_OC2_SetConfig+0x104>)
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d10d      	bne.n	800cfa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cf8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	68db      	ldr	r3, [r3, #12]
 800cf94:	011b      	lsls	r3, r3, #4
 800cf96:	697a      	ldr	r2, [r7, #20]
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	4a1e      	ldr	r2, [pc, #120]	@ (800d020 <TIM_OC2_SetConfig+0x100>)
 800cfa8:	4293      	cmp	r3, r2
 800cfaa:	d00f      	beq.n	800cfcc <TIM_OC2_SetConfig+0xac>
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a1d      	ldr	r2, [pc, #116]	@ (800d024 <TIM_OC2_SetConfig+0x104>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d00b      	beq.n	800cfcc <TIM_OC2_SetConfig+0xac>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	4a1c      	ldr	r2, [pc, #112]	@ (800d028 <TIM_OC2_SetConfig+0x108>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d007      	beq.n	800cfcc <TIM_OC2_SetConfig+0xac>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	4a1b      	ldr	r2, [pc, #108]	@ (800d02c <TIM_OC2_SetConfig+0x10c>)
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d003      	beq.n	800cfcc <TIM_OC2_SetConfig+0xac>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	4a1a      	ldr	r2, [pc, #104]	@ (800d030 <TIM_OC2_SetConfig+0x110>)
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	d113      	bne.n	800cff4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cfd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cfda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	695b      	ldr	r3, [r3, #20]
 800cfe0:	009b      	lsls	r3, r3, #2
 800cfe2:	693a      	ldr	r2, [r7, #16]
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	699b      	ldr	r3, [r3, #24]
 800cfec:	009b      	lsls	r3, r3, #2
 800cfee:	693a      	ldr	r2, [r7, #16]
 800cff0:	4313      	orrs	r3, r2
 800cff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	693a      	ldr	r2, [r7, #16]
 800cff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	68fa      	ldr	r2, [r7, #12]
 800cffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	685a      	ldr	r2, [r3, #4]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	697a      	ldr	r2, [r7, #20]
 800d00c:	621a      	str	r2, [r3, #32]
}
 800d00e:	bf00      	nop
 800d010:	371c      	adds	r7, #28
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr
 800d01a:	bf00      	nop
 800d01c:	feff8fff 	.word	0xfeff8fff
 800d020:	40010000 	.word	0x40010000
 800d024:	40010400 	.word	0x40010400
 800d028:	40014000 	.word	0x40014000
 800d02c:	40014400 	.word	0x40014400
 800d030:	40014800 	.word	0x40014800

0800d034 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d034:	b480      	push	{r7}
 800d036:	b087      	sub	sp, #28
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6a1b      	ldr	r3, [r3, #32]
 800d042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6a1b      	ldr	r3, [r3, #32]
 800d048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	685b      	ldr	r3, [r3, #4]
 800d054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	69db      	ldr	r3, [r3, #28]
 800d05a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d05c:	68fa      	ldr	r2, [r7, #12]
 800d05e:	4b33      	ldr	r3, [pc, #204]	@ (800d12c <TIM_OC3_SetConfig+0xf8>)
 800d060:	4013      	ands	r3, r2
 800d062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f023 0303 	bic.w	r3, r3, #3
 800d06a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	68fa      	ldr	r2, [r7, #12]
 800d072:	4313      	orrs	r3, r2
 800d074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d07c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	689b      	ldr	r3, [r3, #8]
 800d082:	021b      	lsls	r3, r3, #8
 800d084:	697a      	ldr	r2, [r7, #20]
 800d086:	4313      	orrs	r3, r2
 800d088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	4a28      	ldr	r2, [pc, #160]	@ (800d130 <TIM_OC3_SetConfig+0xfc>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d003      	beq.n	800d09a <TIM_OC3_SetConfig+0x66>
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	4a27      	ldr	r2, [pc, #156]	@ (800d134 <TIM_OC3_SetConfig+0x100>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d10d      	bne.n	800d0b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d0a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	021b      	lsls	r3, r3, #8
 800d0a8:	697a      	ldr	r2, [r7, #20]
 800d0aa:	4313      	orrs	r3, r2
 800d0ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d0b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d130 <TIM_OC3_SetConfig+0xfc>)
 800d0ba:	4293      	cmp	r3, r2
 800d0bc:	d00f      	beq.n	800d0de <TIM_OC3_SetConfig+0xaa>
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	4a1c      	ldr	r2, [pc, #112]	@ (800d134 <TIM_OC3_SetConfig+0x100>)
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d00b      	beq.n	800d0de <TIM_OC3_SetConfig+0xaa>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	4a1b      	ldr	r2, [pc, #108]	@ (800d138 <TIM_OC3_SetConfig+0x104>)
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d007      	beq.n	800d0de <TIM_OC3_SetConfig+0xaa>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4a1a      	ldr	r2, [pc, #104]	@ (800d13c <TIM_OC3_SetConfig+0x108>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d003      	beq.n	800d0de <TIM_OC3_SetConfig+0xaa>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	4a19      	ldr	r2, [pc, #100]	@ (800d140 <TIM_OC3_SetConfig+0x10c>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d113      	bne.n	800d106 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d0ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	695b      	ldr	r3, [r3, #20]
 800d0f2:	011b      	lsls	r3, r3, #4
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	4313      	orrs	r3, r2
 800d0f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	699b      	ldr	r3, [r3, #24]
 800d0fe:	011b      	lsls	r3, r3, #4
 800d100:	693a      	ldr	r2, [r7, #16]
 800d102:	4313      	orrs	r3, r2
 800d104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	693a      	ldr	r2, [r7, #16]
 800d10a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	68fa      	ldr	r2, [r7, #12]
 800d110:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	685a      	ldr	r2, [r3, #4]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	697a      	ldr	r2, [r7, #20]
 800d11e:	621a      	str	r2, [r3, #32]
}
 800d120:	bf00      	nop
 800d122:	371c      	adds	r7, #28
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr
 800d12c:	fffeff8f 	.word	0xfffeff8f
 800d130:	40010000 	.word	0x40010000
 800d134:	40010400 	.word	0x40010400
 800d138:	40014000 	.word	0x40014000
 800d13c:	40014400 	.word	0x40014400
 800d140:	40014800 	.word	0x40014800

0800d144 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d144:	b480      	push	{r7}
 800d146:	b087      	sub	sp, #28
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6a1b      	ldr	r3, [r3, #32]
 800d152:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6a1b      	ldr	r3, [r3, #32]
 800d158:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	685b      	ldr	r3, [r3, #4]
 800d164:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	69db      	ldr	r3, [r3, #28]
 800d16a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d16c:	68fa      	ldr	r2, [r7, #12]
 800d16e:	4b24      	ldr	r3, [pc, #144]	@ (800d200 <TIM_OC4_SetConfig+0xbc>)
 800d170:	4013      	ands	r3, r2
 800d172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d17a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	021b      	lsls	r3, r3, #8
 800d182:	68fa      	ldr	r2, [r7, #12]
 800d184:	4313      	orrs	r3, r2
 800d186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d18e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	689b      	ldr	r3, [r3, #8]
 800d194:	031b      	lsls	r3, r3, #12
 800d196:	693a      	ldr	r2, [r7, #16]
 800d198:	4313      	orrs	r3, r2
 800d19a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	4a19      	ldr	r2, [pc, #100]	@ (800d204 <TIM_OC4_SetConfig+0xc0>)
 800d1a0:	4293      	cmp	r3, r2
 800d1a2:	d00f      	beq.n	800d1c4 <TIM_OC4_SetConfig+0x80>
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	4a18      	ldr	r2, [pc, #96]	@ (800d208 <TIM_OC4_SetConfig+0xc4>)
 800d1a8:	4293      	cmp	r3, r2
 800d1aa:	d00b      	beq.n	800d1c4 <TIM_OC4_SetConfig+0x80>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	4a17      	ldr	r2, [pc, #92]	@ (800d20c <TIM_OC4_SetConfig+0xc8>)
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	d007      	beq.n	800d1c4 <TIM_OC4_SetConfig+0x80>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	4a16      	ldr	r2, [pc, #88]	@ (800d210 <TIM_OC4_SetConfig+0xcc>)
 800d1b8:	4293      	cmp	r3, r2
 800d1ba:	d003      	beq.n	800d1c4 <TIM_OC4_SetConfig+0x80>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	4a15      	ldr	r2, [pc, #84]	@ (800d214 <TIM_OC4_SetConfig+0xd0>)
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d109      	bne.n	800d1d8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	695b      	ldr	r3, [r3, #20]
 800d1d0:	019b      	lsls	r3, r3, #6
 800d1d2:	697a      	ldr	r2, [r7, #20]
 800d1d4:	4313      	orrs	r3, r2
 800d1d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	697a      	ldr	r2, [r7, #20]
 800d1dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	68fa      	ldr	r2, [r7, #12]
 800d1e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	685a      	ldr	r2, [r3, #4]
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	693a      	ldr	r2, [r7, #16]
 800d1f0:	621a      	str	r2, [r3, #32]
}
 800d1f2:	bf00      	nop
 800d1f4:	371c      	adds	r7, #28
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr
 800d1fe:	bf00      	nop
 800d200:	feff8fff 	.word	0xfeff8fff
 800d204:	40010000 	.word	0x40010000
 800d208:	40010400 	.word	0x40010400
 800d20c:	40014000 	.word	0x40014000
 800d210:	40014400 	.word	0x40014400
 800d214:	40014800 	.word	0x40014800

0800d218 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d218:	b480      	push	{r7}
 800d21a:	b087      	sub	sp, #28
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6a1b      	ldr	r3, [r3, #32]
 800d226:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	6a1b      	ldr	r3, [r3, #32]
 800d22c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d23e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d240:	68fa      	ldr	r2, [r7, #12]
 800d242:	4b21      	ldr	r3, [pc, #132]	@ (800d2c8 <TIM_OC5_SetConfig+0xb0>)
 800d244:	4013      	ands	r3, r2
 800d246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	68fa      	ldr	r2, [r7, #12]
 800d24e:	4313      	orrs	r3, r2
 800d250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d258:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	689b      	ldr	r3, [r3, #8]
 800d25e:	041b      	lsls	r3, r3, #16
 800d260:	693a      	ldr	r2, [r7, #16]
 800d262:	4313      	orrs	r3, r2
 800d264:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	4a18      	ldr	r2, [pc, #96]	@ (800d2cc <TIM_OC5_SetConfig+0xb4>)
 800d26a:	4293      	cmp	r3, r2
 800d26c:	d00f      	beq.n	800d28e <TIM_OC5_SetConfig+0x76>
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	4a17      	ldr	r2, [pc, #92]	@ (800d2d0 <TIM_OC5_SetConfig+0xb8>)
 800d272:	4293      	cmp	r3, r2
 800d274:	d00b      	beq.n	800d28e <TIM_OC5_SetConfig+0x76>
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	4a16      	ldr	r2, [pc, #88]	@ (800d2d4 <TIM_OC5_SetConfig+0xbc>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d007      	beq.n	800d28e <TIM_OC5_SetConfig+0x76>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	4a15      	ldr	r2, [pc, #84]	@ (800d2d8 <TIM_OC5_SetConfig+0xc0>)
 800d282:	4293      	cmp	r3, r2
 800d284:	d003      	beq.n	800d28e <TIM_OC5_SetConfig+0x76>
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	4a14      	ldr	r2, [pc, #80]	@ (800d2dc <TIM_OC5_SetConfig+0xc4>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d109      	bne.n	800d2a2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d294:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	695b      	ldr	r3, [r3, #20]
 800d29a:	021b      	lsls	r3, r3, #8
 800d29c:	697a      	ldr	r2, [r7, #20]
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	697a      	ldr	r2, [r7, #20]
 800d2a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	68fa      	ldr	r2, [r7, #12]
 800d2ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	685a      	ldr	r2, [r3, #4]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	693a      	ldr	r2, [r7, #16]
 800d2ba:	621a      	str	r2, [r3, #32]
}
 800d2bc:	bf00      	nop
 800d2be:	371c      	adds	r7, #28
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr
 800d2c8:	fffeff8f 	.word	0xfffeff8f
 800d2cc:	40010000 	.word	0x40010000
 800d2d0:	40010400 	.word	0x40010400
 800d2d4:	40014000 	.word	0x40014000
 800d2d8:	40014400 	.word	0x40014400
 800d2dc:	40014800 	.word	0x40014800

0800d2e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b087      	sub	sp, #28
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6a1b      	ldr	r3, [r3, #32]
 800d2ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6a1b      	ldr	r3, [r3, #32]
 800d2f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	4b22      	ldr	r3, [pc, #136]	@ (800d394 <TIM_OC6_SetConfig+0xb4>)
 800d30c:	4013      	ands	r3, r2
 800d30e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	021b      	lsls	r3, r3, #8
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	4313      	orrs	r3, r2
 800d31a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	689b      	ldr	r3, [r3, #8]
 800d328:	051b      	lsls	r3, r3, #20
 800d32a:	693a      	ldr	r2, [r7, #16]
 800d32c:	4313      	orrs	r3, r2
 800d32e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	4a19      	ldr	r2, [pc, #100]	@ (800d398 <TIM_OC6_SetConfig+0xb8>)
 800d334:	4293      	cmp	r3, r2
 800d336:	d00f      	beq.n	800d358 <TIM_OC6_SetConfig+0x78>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	4a18      	ldr	r2, [pc, #96]	@ (800d39c <TIM_OC6_SetConfig+0xbc>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d00b      	beq.n	800d358 <TIM_OC6_SetConfig+0x78>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	4a17      	ldr	r2, [pc, #92]	@ (800d3a0 <TIM_OC6_SetConfig+0xc0>)
 800d344:	4293      	cmp	r3, r2
 800d346:	d007      	beq.n	800d358 <TIM_OC6_SetConfig+0x78>
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	4a16      	ldr	r2, [pc, #88]	@ (800d3a4 <TIM_OC6_SetConfig+0xc4>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d003      	beq.n	800d358 <TIM_OC6_SetConfig+0x78>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	4a15      	ldr	r2, [pc, #84]	@ (800d3a8 <TIM_OC6_SetConfig+0xc8>)
 800d354:	4293      	cmp	r3, r2
 800d356:	d109      	bne.n	800d36c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d35e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	695b      	ldr	r3, [r3, #20]
 800d364:	029b      	lsls	r3, r3, #10
 800d366:	697a      	ldr	r2, [r7, #20]
 800d368:	4313      	orrs	r3, r2
 800d36a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	697a      	ldr	r2, [r7, #20]
 800d370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	68fa      	ldr	r2, [r7, #12]
 800d376:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	685a      	ldr	r2, [r3, #4]
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	693a      	ldr	r2, [r7, #16]
 800d384:	621a      	str	r2, [r3, #32]
}
 800d386:	bf00      	nop
 800d388:	371c      	adds	r7, #28
 800d38a:	46bd      	mov	sp, r7
 800d38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d390:	4770      	bx	lr
 800d392:	bf00      	nop
 800d394:	feff8fff 	.word	0xfeff8fff
 800d398:	40010000 	.word	0x40010000
 800d39c:	40010400 	.word	0x40010400
 800d3a0:	40014000 	.word	0x40014000
 800d3a4:	40014400 	.word	0x40014400
 800d3a8:	40014800 	.word	0x40014800

0800d3ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b087      	sub	sp, #28
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	607a      	str	r2, [r7, #4]
 800d3b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6a1b      	ldr	r3, [r3, #32]
 800d3be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6a1b      	ldr	r3, [r3, #32]
 800d3c4:	f023 0201 	bic.w	r2, r3, #1
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	699b      	ldr	r3, [r3, #24]
 800d3d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	4a28      	ldr	r2, [pc, #160]	@ (800d478 <TIM_TI1_SetConfig+0xcc>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d01b      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3e0:	d017      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	4a25      	ldr	r2, [pc, #148]	@ (800d47c <TIM_TI1_SetConfig+0xd0>)
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	d013      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	4a24      	ldr	r2, [pc, #144]	@ (800d480 <TIM_TI1_SetConfig+0xd4>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d00f      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	4a23      	ldr	r2, [pc, #140]	@ (800d484 <TIM_TI1_SetConfig+0xd8>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d00b      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	4a22      	ldr	r2, [pc, #136]	@ (800d488 <TIM_TI1_SetConfig+0xdc>)
 800d3fe:	4293      	cmp	r3, r2
 800d400:	d007      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	4a21      	ldr	r2, [pc, #132]	@ (800d48c <TIM_TI1_SetConfig+0xe0>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d003      	beq.n	800d412 <TIM_TI1_SetConfig+0x66>
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	4a20      	ldr	r2, [pc, #128]	@ (800d490 <TIM_TI1_SetConfig+0xe4>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d101      	bne.n	800d416 <TIM_TI1_SetConfig+0x6a>
 800d412:	2301      	movs	r3, #1
 800d414:	e000      	b.n	800d418 <TIM_TI1_SetConfig+0x6c>
 800d416:	2300      	movs	r3, #0
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d008      	beq.n	800d42e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	f023 0303 	bic.w	r3, r3, #3
 800d422:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	4313      	orrs	r3, r2
 800d42a:	617b      	str	r3, [r7, #20]
 800d42c:	e003      	b.n	800d436 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	f043 0301 	orr.w	r3, r3, #1
 800d434:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d43c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	011b      	lsls	r3, r3, #4
 800d442:	b2db      	uxtb	r3, r3
 800d444:	697a      	ldr	r2, [r7, #20]
 800d446:	4313      	orrs	r3, r2
 800d448:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	f023 030a 	bic.w	r3, r3, #10
 800d450:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	f003 030a 	and.w	r3, r3, #10
 800d458:	693a      	ldr	r2, [r7, #16]
 800d45a:	4313      	orrs	r3, r2
 800d45c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	697a      	ldr	r2, [r7, #20]
 800d462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	693a      	ldr	r2, [r7, #16]
 800d468:	621a      	str	r2, [r3, #32]
}
 800d46a:	bf00      	nop
 800d46c:	371c      	adds	r7, #28
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr
 800d476:	bf00      	nop
 800d478:	40010000 	.word	0x40010000
 800d47c:	40000400 	.word	0x40000400
 800d480:	40000800 	.word	0x40000800
 800d484:	40000c00 	.word	0x40000c00
 800d488:	40010400 	.word	0x40010400
 800d48c:	40001800 	.word	0x40001800
 800d490:	40014000 	.word	0x40014000

0800d494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d494:	b480      	push	{r7}
 800d496:	b087      	sub	sp, #28
 800d498:	af00      	add	r7, sp, #0
 800d49a:	60f8      	str	r0, [r7, #12]
 800d49c:	60b9      	str	r1, [r7, #8]
 800d49e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	6a1b      	ldr	r3, [r3, #32]
 800d4a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	6a1b      	ldr	r3, [r3, #32]
 800d4aa:	f023 0201 	bic.w	r2, r3, #1
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	699b      	ldr	r3, [r3, #24]
 800d4b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d4be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	011b      	lsls	r3, r3, #4
 800d4c4:	693a      	ldr	r2, [r7, #16]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	f023 030a 	bic.w	r3, r3, #10
 800d4d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d4d2:	697a      	ldr	r2, [r7, #20]
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	4313      	orrs	r3, r2
 800d4d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	693a      	ldr	r2, [r7, #16]
 800d4de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	697a      	ldr	r2, [r7, #20]
 800d4e4:	621a      	str	r2, [r3, #32]
}
 800d4e6:	bf00      	nop
 800d4e8:	371c      	adds	r7, #28
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f0:	4770      	bx	lr

0800d4f2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d4f2:	b480      	push	{r7}
 800d4f4:	b087      	sub	sp, #28
 800d4f6:	af00      	add	r7, sp, #0
 800d4f8:	60f8      	str	r0, [r7, #12]
 800d4fa:	60b9      	str	r1, [r7, #8]
 800d4fc:	607a      	str	r2, [r7, #4]
 800d4fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	6a1b      	ldr	r3, [r3, #32]
 800d504:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	6a1b      	ldr	r3, [r3, #32]
 800d50a:	f023 0210 	bic.w	r2, r3, #16
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	699b      	ldr	r3, [r3, #24]
 800d516:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d51e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	021b      	lsls	r3, r3, #8
 800d524:	693a      	ldr	r2, [r7, #16]
 800d526:	4313      	orrs	r3, r2
 800d528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d530:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	031b      	lsls	r3, r3, #12
 800d536:	b29b      	uxth	r3, r3
 800d538:	693a      	ldr	r2, [r7, #16]
 800d53a:	4313      	orrs	r3, r2
 800d53c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d53e:	697b      	ldr	r3, [r7, #20]
 800d540:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d544:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	011b      	lsls	r3, r3, #4
 800d54a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d54e:	697a      	ldr	r2, [r7, #20]
 800d550:	4313      	orrs	r3, r2
 800d552:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	693a      	ldr	r2, [r7, #16]
 800d558:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	697a      	ldr	r2, [r7, #20]
 800d55e:	621a      	str	r2, [r3, #32]
}
 800d560:	bf00      	nop
 800d562:	371c      	adds	r7, #28
 800d564:	46bd      	mov	sp, r7
 800d566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56a:	4770      	bx	lr

0800d56c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d56c:	b480      	push	{r7}
 800d56e:	b087      	sub	sp, #28
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	6a1b      	ldr	r3, [r3, #32]
 800d57c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	6a1b      	ldr	r3, [r3, #32]
 800d582:	f023 0210 	bic.w	r2, r3, #16
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	699b      	ldr	r3, [r3, #24]
 800d58e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	031b      	lsls	r3, r3, #12
 800d59c:	693a      	ldr	r2, [r7, #16]
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d5a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	011b      	lsls	r3, r3, #4
 800d5ae:	697a      	ldr	r2, [r7, #20]
 800d5b0:	4313      	orrs	r3, r2
 800d5b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	693a      	ldr	r2, [r7, #16]
 800d5b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	697a      	ldr	r2, [r7, #20]
 800d5be:	621a      	str	r2, [r3, #32]
}
 800d5c0:	bf00      	nop
 800d5c2:	371c      	adds	r7, #28
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr

0800d5cc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b087      	sub	sp, #28
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	60f8      	str	r0, [r7, #12]
 800d5d4:	60b9      	str	r1, [r7, #8]
 800d5d6:	607a      	str	r2, [r7, #4]
 800d5d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	6a1b      	ldr	r3, [r3, #32]
 800d5de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	6a1b      	ldr	r3, [r3, #32]
 800d5e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	69db      	ldr	r3, [r3, #28]
 800d5f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	f023 0303 	bic.w	r3, r3, #3
 800d5f8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d5fa:	693a      	ldr	r2, [r7, #16]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	4313      	orrs	r3, r2
 800d600:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d608:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	011b      	lsls	r3, r3, #4
 800d60e:	b2db      	uxtb	r3, r3
 800d610:	693a      	ldr	r2, [r7, #16]
 800d612:	4313      	orrs	r3, r2
 800d614:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d61c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	021b      	lsls	r3, r3, #8
 800d622:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d626:	697a      	ldr	r2, [r7, #20]
 800d628:	4313      	orrs	r3, r2
 800d62a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	621a      	str	r2, [r3, #32]
}
 800d638:	bf00      	nop
 800d63a:	371c      	adds	r7, #28
 800d63c:	46bd      	mov	sp, r7
 800d63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d642:	4770      	bx	lr

0800d644 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d644:	b480      	push	{r7}
 800d646:	b087      	sub	sp, #28
 800d648:	af00      	add	r7, sp, #0
 800d64a:	60f8      	str	r0, [r7, #12]
 800d64c:	60b9      	str	r1, [r7, #8]
 800d64e:	607a      	str	r2, [r7, #4]
 800d650:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	6a1b      	ldr	r3, [r3, #32]
 800d656:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	6a1b      	ldr	r3, [r3, #32]
 800d65c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	69db      	ldr	r3, [r3, #28]
 800d668:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d66a:	693b      	ldr	r3, [r7, #16]
 800d66c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d670:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	021b      	lsls	r3, r3, #8
 800d676:	693a      	ldr	r2, [r7, #16]
 800d678:	4313      	orrs	r3, r2
 800d67a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d67c:	693b      	ldr	r3, [r7, #16]
 800d67e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d682:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	031b      	lsls	r3, r3, #12
 800d688:	b29b      	uxth	r3, r3
 800d68a:	693a      	ldr	r2, [r7, #16]
 800d68c:	4313      	orrs	r3, r2
 800d68e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d696:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	031b      	lsls	r3, r3, #12
 800d69c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d6a0:	697a      	ldr	r2, [r7, #20]
 800d6a2:	4313      	orrs	r3, r2
 800d6a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	693a      	ldr	r2, [r7, #16]
 800d6aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	697a      	ldr	r2, [r7, #20]
 800d6b0:	621a      	str	r2, [r3, #32]
}
 800d6b2:	bf00      	nop
 800d6b4:	371c      	adds	r7, #28
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6bc:	4770      	bx	lr
	...

0800d6c0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b085      	sub	sp, #20
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	689b      	ldr	r3, [r3, #8]
 800d6ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d6d0:	68fa      	ldr	r2, [r7, #12]
 800d6d2:	4b09      	ldr	r3, [pc, #36]	@ (800d6f8 <TIM_ITRx_SetConfig+0x38>)
 800d6d4:	4013      	ands	r3, r2
 800d6d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	f043 0307 	orr.w	r3, r3, #7
 800d6e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	68fa      	ldr	r2, [r7, #12]
 800d6e8:	609a      	str	r2, [r3, #8]
}
 800d6ea:	bf00      	nop
 800d6ec:	3714      	adds	r7, #20
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr
 800d6f6:	bf00      	nop
 800d6f8:	ffcfff8f 	.word	0xffcfff8f

0800d6fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b087      	sub	sp, #28
 800d700:	af00      	add	r7, sp, #0
 800d702:	60f8      	str	r0, [r7, #12]
 800d704:	60b9      	str	r1, [r7, #8]
 800d706:	607a      	str	r2, [r7, #4]
 800d708:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	689b      	ldr	r3, [r3, #8]
 800d70e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d710:	697b      	ldr	r3, [r7, #20]
 800d712:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d716:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	021a      	lsls	r2, r3, #8
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	431a      	orrs	r2, r3
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	4313      	orrs	r3, r2
 800d724:	697a      	ldr	r2, [r7, #20]
 800d726:	4313      	orrs	r3, r2
 800d728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	697a      	ldr	r2, [r7, #20]
 800d72e:	609a      	str	r2, [r3, #8]
}
 800d730:	bf00      	nop
 800d732:	371c      	adds	r7, #28
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr

0800d73c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d73c:	b480      	push	{r7}
 800d73e:	b087      	sub	sp, #28
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d748:	68bb      	ldr	r3, [r7, #8]
 800d74a:	f003 031f 	and.w	r3, r3, #31
 800d74e:	2201      	movs	r2, #1
 800d750:	fa02 f303 	lsl.w	r3, r2, r3
 800d754:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	6a1a      	ldr	r2, [r3, #32]
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	43db      	mvns	r3, r3
 800d75e:	401a      	ands	r2, r3
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	6a1a      	ldr	r2, [r3, #32]
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	f003 031f 	and.w	r3, r3, #31
 800d76e:	6879      	ldr	r1, [r7, #4]
 800d770:	fa01 f303 	lsl.w	r3, r1, r3
 800d774:	431a      	orrs	r2, r3
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	621a      	str	r2, [r3, #32]
}
 800d77a:	bf00      	nop
 800d77c:	371c      	adds	r7, #28
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr
	...

0800d788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d788:	b480      	push	{r7}
 800d78a:	b085      	sub	sp, #20
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d798:	2b01      	cmp	r3, #1
 800d79a:	d101      	bne.n	800d7a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d79c:	2302      	movs	r3, #2
 800d79e:	e06d      	b.n	800d87c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2202      	movs	r2, #2
 800d7ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	689b      	ldr	r3, [r3, #8]
 800d7be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a30      	ldr	r2, [pc, #192]	@ (800d888 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d004      	beq.n	800d7d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4a2f      	ldr	r2, [pc, #188]	@ (800d88c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d7d0:	4293      	cmp	r3, r2
 800d7d2:	d108      	bne.n	800d7e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d7da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	685b      	ldr	r3, [r3, #4]
 800d7e0:	68fa      	ldr	r2, [r7, #12]
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	68fa      	ldr	r2, [r7, #12]
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	68fa      	ldr	r2, [r7, #12]
 800d7fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a20      	ldr	r2, [pc, #128]	@ (800d888 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d022      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d812:	d01d      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	4a1d      	ldr	r2, [pc, #116]	@ (800d890 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d018      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4a1c      	ldr	r2, [pc, #112]	@ (800d894 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d824:	4293      	cmp	r3, r2
 800d826:	d013      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a1a      	ldr	r2, [pc, #104]	@ (800d898 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d00e      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	4a15      	ldr	r2, [pc, #84]	@ (800d88c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d838:	4293      	cmp	r3, r2
 800d83a:	d009      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	4a16      	ldr	r2, [pc, #88]	@ (800d89c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d842:	4293      	cmp	r3, r2
 800d844:	d004      	beq.n	800d850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	4a15      	ldr	r2, [pc, #84]	@ (800d8a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d84c:	4293      	cmp	r3, r2
 800d84e:	d10c      	bne.n	800d86a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d856:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	689b      	ldr	r3, [r3, #8]
 800d85c:	68ba      	ldr	r2, [r7, #8]
 800d85e:	4313      	orrs	r3, r2
 800d860:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	68ba      	ldr	r2, [r7, #8]
 800d868:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2201      	movs	r2, #1
 800d86e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	2200      	movs	r2, #0
 800d876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d87a:	2300      	movs	r3, #0
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3714      	adds	r7, #20
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr
 800d888:	40010000 	.word	0x40010000
 800d88c:	40010400 	.word	0x40010400
 800d890:	40000400 	.word	0x40000400
 800d894:	40000800 	.word	0x40000800
 800d898:	40000c00 	.word	0x40000c00
 800d89c:	40001800 	.word	0x40001800
 800d8a0:	40014000 	.word	0x40014000

0800d8a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b085      	sub	sp, #20
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d101      	bne.n	800d8c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d8bc:	2302      	movs	r3, #2
 800d8be:	e065      	b.n	800d98c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	68db      	ldr	r3, [r3, #12]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	689b      	ldr	r3, [r3, #8]
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	4313      	orrs	r3, r2
 800d90c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	695b      	ldr	r3, [r3, #20]
 800d918:	4313      	orrs	r3, r2
 800d91a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d926:	4313      	orrs	r3, r2
 800d928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	699b      	ldr	r3, [r3, #24]
 800d934:	041b      	lsls	r3, r3, #16
 800d936:	4313      	orrs	r3, r2
 800d938:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	4a16      	ldr	r2, [pc, #88]	@ (800d998 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d940:	4293      	cmp	r3, r2
 800d942:	d004      	beq.n	800d94e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	4a14      	ldr	r2, [pc, #80]	@ (800d99c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d94a:	4293      	cmp	r3, r2
 800d94c:	d115      	bne.n	800d97a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d958:	051b      	lsls	r3, r3, #20
 800d95a:	4313      	orrs	r3, r2
 800d95c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	69db      	ldr	r3, [r3, #28]
 800d968:	4313      	orrs	r3, r2
 800d96a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	6a1b      	ldr	r3, [r3, #32]
 800d976:	4313      	orrs	r3, r2
 800d978:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	68fa      	ldr	r2, [r7, #12]
 800d980:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2200      	movs	r2, #0
 800d986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3714      	adds	r7, #20
 800d990:	46bd      	mov	sp, r7
 800d992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d996:	4770      	bx	lr
 800d998:	40010000 	.word	0x40010000
 800d99c:	40010400 	.word	0x40010400

0800d9a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	b083      	sub	sp, #12
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d9a8:	bf00      	nop
 800d9aa:	370c      	adds	r7, #12
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b2:	4770      	bx	lr

0800d9b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	b083      	sub	sp, #12
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d9bc:	bf00      	nop
 800d9be:	370c      	adds	r7, #12
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c6:	4770      	bx	lr

0800d9c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b083      	sub	sp, #12
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d9d0:	bf00      	nop
 800d9d2:	370c      	adds	r7, #12
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9da:	4770      	bx	lr

0800d9dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b082      	sub	sp, #8
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d101      	bne.n	800d9ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d9ea:	2301      	movs	r3, #1
 800d9ec:	e042      	b.n	800da74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d106      	bne.n	800da06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	f7f6 fab3 	bl	8003f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2224      	movs	r2, #36	@ 0x24
 800da0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	681a      	ldr	r2, [r3, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f022 0201 	bic.w	r2, r2, #1
 800da1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da22:	2b00      	cmp	r3, #0
 800da24:	d002      	beq.n	800da2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f001 faea 	bl	800f000 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f000 fd7f 	bl	800e530 <UART_SetConfig>
 800da32:	4603      	mov	r3, r0
 800da34:	2b01      	cmp	r3, #1
 800da36:	d101      	bne.n	800da3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800da38:	2301      	movs	r3, #1
 800da3a:	e01b      	b.n	800da74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	685a      	ldr	r2, [r3, #4]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800da4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	689a      	ldr	r2, [r3, #8]
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800da5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	681a      	ldr	r2, [r3, #0]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f042 0201 	orr.w	r2, r2, #1
 800da6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f001 fb69 	bl	800f144 <UART_CheckIdleState>
 800da72:	4603      	mov	r3, r0
}
 800da74:	4618      	mov	r0, r3
 800da76:	3708      	adds	r7, #8
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b08a      	sub	sp, #40	@ 0x28
 800da80:	af02      	add	r7, sp, #8
 800da82:	60f8      	str	r0, [r7, #12]
 800da84:	60b9      	str	r1, [r7, #8]
 800da86:	603b      	str	r3, [r7, #0]
 800da88:	4613      	mov	r3, r2
 800da8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da92:	2b20      	cmp	r3, #32
 800da94:	d17b      	bne.n	800db8e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d002      	beq.n	800daa2 <HAL_UART_Transmit+0x26>
 800da9c:	88fb      	ldrh	r3, [r7, #6]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d101      	bne.n	800daa6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800daa2:	2301      	movs	r3, #1
 800daa4:	e074      	b.n	800db90 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2200      	movs	r2, #0
 800daaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2221      	movs	r2, #33	@ 0x21
 800dab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dab6:	f7f6 fd91 	bl	80045dc <HAL_GetTick>
 800daba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	88fa      	ldrh	r2, [r7, #6]
 800dac0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	88fa      	ldrh	r2, [r7, #6]
 800dac8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	689b      	ldr	r3, [r3, #8]
 800dad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dad4:	d108      	bne.n	800dae8 <HAL_UART_Transmit+0x6c>
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	691b      	ldr	r3, [r3, #16]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d104      	bne.n	800dae8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800dade:	2300      	movs	r3, #0
 800dae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	61bb      	str	r3, [r7, #24]
 800dae6:	e003      	b.n	800daf0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800dae8:	68bb      	ldr	r3, [r7, #8]
 800daea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800daec:	2300      	movs	r3, #0
 800daee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800daf0:	e030      	b.n	800db54 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	9300      	str	r3, [sp, #0]
 800daf6:	697b      	ldr	r3, [r7, #20]
 800daf8:	2200      	movs	r2, #0
 800dafa:	2180      	movs	r1, #128	@ 0x80
 800dafc:	68f8      	ldr	r0, [r7, #12]
 800dafe:	f001 fbcb 	bl	800f298 <UART_WaitOnFlagUntilTimeout>
 800db02:	4603      	mov	r3, r0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d005      	beq.n	800db14 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	2220      	movs	r2, #32
 800db0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800db10:	2303      	movs	r3, #3
 800db12:	e03d      	b.n	800db90 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800db14:	69fb      	ldr	r3, [r7, #28]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d10b      	bne.n	800db32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800db1a:	69bb      	ldr	r3, [r7, #24]
 800db1c:	881b      	ldrh	r3, [r3, #0]
 800db1e:	461a      	mov	r2, r3
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800db28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800db2a:	69bb      	ldr	r3, [r7, #24]
 800db2c:	3302      	adds	r3, #2
 800db2e:	61bb      	str	r3, [r7, #24]
 800db30:	e007      	b.n	800db42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800db32:	69fb      	ldr	r3, [r7, #28]
 800db34:	781a      	ldrb	r2, [r3, #0]
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800db3c:	69fb      	ldr	r3, [r7, #28]
 800db3e:	3301      	adds	r3, #1
 800db40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800db48:	b29b      	uxth	r3, r3
 800db4a:	3b01      	subs	r3, #1
 800db4c:	b29a      	uxth	r2, r3
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800db5a:	b29b      	uxth	r3, r3
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d1c8      	bne.n	800daf2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	9300      	str	r3, [sp, #0]
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	2200      	movs	r2, #0
 800db68:	2140      	movs	r1, #64	@ 0x40
 800db6a:	68f8      	ldr	r0, [r7, #12]
 800db6c:	f001 fb94 	bl	800f298 <UART_WaitOnFlagUntilTimeout>
 800db70:	4603      	mov	r3, r0
 800db72:	2b00      	cmp	r3, #0
 800db74:	d005      	beq.n	800db82 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	2220      	movs	r2, #32
 800db7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800db7e:	2303      	movs	r3, #3
 800db80:	e006      	b.n	800db90 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2220      	movs	r2, #32
 800db86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800db8a:	2300      	movs	r3, #0
 800db8c:	e000      	b.n	800db90 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800db8e:	2302      	movs	r3, #2
  }
}
 800db90:	4618      	mov	r0, r3
 800db92:	3720      	adds	r7, #32
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}

0800db98 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800db98:	b480      	push	{r7}
 800db9a:	b091      	sub	sp, #68	@ 0x44
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	60f8      	str	r0, [r7, #12]
 800dba0:	60b9      	str	r1, [r7, #8]
 800dba2:	4613      	mov	r3, r2
 800dba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbac:	2b20      	cmp	r3, #32
 800dbae:	d178      	bne.n	800dca2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800dbb0:	68bb      	ldr	r3, [r7, #8]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d002      	beq.n	800dbbc <HAL_UART_Transmit_IT+0x24>
 800dbb6:	88fb      	ldrh	r3, [r7, #6]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d101      	bne.n	800dbc0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	e071      	b.n	800dca4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	68ba      	ldr	r2, [r7, #8]
 800dbc4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	88fa      	ldrh	r2, [r7, #6]
 800dbca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	88fa      	ldrh	r2, [r7, #6]
 800dbd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	2221      	movs	r2, #33	@ 0x21
 800dbe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dbf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dbf4:	d12a      	bne.n	800dc4c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	689b      	ldr	r3, [r3, #8]
 800dbfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbfe:	d107      	bne.n	800dc10 <HAL_UART_Transmit_IT+0x78>
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	691b      	ldr	r3, [r3, #16]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d103      	bne.n	800dc10 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	4a29      	ldr	r2, [pc, #164]	@ (800dcb0 <HAL_UART_Transmit_IT+0x118>)
 800dc0c:	679a      	str	r2, [r3, #120]	@ 0x78
 800dc0e:	e002      	b.n	800dc16 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	4a28      	ldr	r2, [pc, #160]	@ (800dcb4 <HAL_UART_Transmit_IT+0x11c>)
 800dc14:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3308      	adds	r3, #8
 800dc1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc20:	e853 3f00 	ldrex	r3, [r3]
 800dc24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dc2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	3308      	adds	r3, #8
 800dc34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc36:	637a      	str	r2, [r7, #52]	@ 0x34
 800dc38:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dc3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc3e:	e841 2300 	strex	r3, r2, [r1]
 800dc42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800dc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d1e5      	bne.n	800dc16 <HAL_UART_Transmit_IT+0x7e>
 800dc4a:	e028      	b.n	800dc9e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc54:	d107      	bne.n	800dc66 <HAL_UART_Transmit_IT+0xce>
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	691b      	ldr	r3, [r3, #16]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d103      	bne.n	800dc66 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	4a15      	ldr	r2, [pc, #84]	@ (800dcb8 <HAL_UART_Transmit_IT+0x120>)
 800dc62:	679a      	str	r2, [r3, #120]	@ 0x78
 800dc64:	e002      	b.n	800dc6c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	4a14      	ldr	r2, [pc, #80]	@ (800dcbc <HAL_UART_Transmit_IT+0x124>)
 800dc6a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	e853 3f00 	ldrex	r3, [r3]
 800dc78:	613b      	str	r3, [r7, #16]
   return(result);
 800dc7a:	693b      	ldr	r3, [r7, #16]
 800dc7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	461a      	mov	r2, r3
 800dc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc8a:	623b      	str	r3, [r7, #32]
 800dc8c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc8e:	69f9      	ldr	r1, [r7, #28]
 800dc90:	6a3a      	ldr	r2, [r7, #32]
 800dc92:	e841 2300 	strex	r3, r2, [r1]
 800dc96:	61bb      	str	r3, [r7, #24]
   return(result);
 800dc98:	69bb      	ldr	r3, [r7, #24]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1e6      	bne.n	800dc6c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800dc9e:	2300      	movs	r3, #0
 800dca0:	e000      	b.n	800dca4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800dca2:	2302      	movs	r3, #2
  }
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3744      	adds	r7, #68	@ 0x44
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcae:	4770      	bx	lr
 800dcb0:	0800f903 	.word	0x0800f903
 800dcb4:	0800f823 	.word	0x0800f823
 800dcb8:	0800f761 	.word	0x0800f761
 800dcbc:	0800f6a9 	.word	0x0800f6a9

0800dcc0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b08a      	sub	sp, #40	@ 0x28
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	60f8      	str	r0, [r7, #12]
 800dcc8:	60b9      	str	r1, [r7, #8]
 800dcca:	4613      	mov	r3, r2
 800dccc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dcd4:	2b20      	cmp	r3, #32
 800dcd6:	d137      	bne.n	800dd48 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d002      	beq.n	800dce4 <HAL_UART_Receive_IT+0x24>
 800dcde:	88fb      	ldrh	r3, [r7, #6]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d101      	bne.n	800dce8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dce4:	2301      	movs	r3, #1
 800dce6:	e030      	b.n	800dd4a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2200      	movs	r2, #0
 800dcec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	4a18      	ldr	r2, [pc, #96]	@ (800dd54 <HAL_UART_Receive_IT+0x94>)
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d01f      	beq.n	800dd38 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	685b      	ldr	r3, [r3, #4]
 800dcfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d018      	beq.n	800dd38 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	e853 3f00 	ldrex	r3, [r3]
 800dd12:	613b      	str	r3, [r7, #16]
   return(result);
 800dd14:	693b      	ldr	r3, [r7, #16]
 800dd16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dd1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	461a      	mov	r2, r3
 800dd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd24:	623b      	str	r3, [r7, #32]
 800dd26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd28:	69f9      	ldr	r1, [r7, #28]
 800dd2a:	6a3a      	ldr	r2, [r7, #32]
 800dd2c:	e841 2300 	strex	r3, r2, [r1]
 800dd30:	61bb      	str	r3, [r7, #24]
   return(result);
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d1e6      	bne.n	800dd06 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dd38:	88fb      	ldrh	r3, [r7, #6]
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	68b9      	ldr	r1, [r7, #8]
 800dd3e:	68f8      	ldr	r0, [r7, #12]
 800dd40:	f001 fb18 	bl	800f374 <UART_Start_Receive_IT>
 800dd44:	4603      	mov	r3, r0
 800dd46:	e000      	b.n	800dd4a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dd48:	2302      	movs	r3, #2
  }
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3728      	adds	r7, #40	@ 0x28
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	58000c00 	.word	0x58000c00

0800dd58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b0ba      	sub	sp, #232	@ 0xe8
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	69db      	ldr	r3, [r3, #28]
 800dd66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	689b      	ldr	r3, [r3, #8]
 800dd7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dd7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800dd82:	f640 030f 	movw	r3, #2063	@ 0x80f
 800dd86:	4013      	ands	r3, r2
 800dd88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800dd8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d11b      	bne.n	800ddcc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd98:	f003 0320 	and.w	r3, r3, #32
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d015      	beq.n	800ddcc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dda4:	f003 0320 	and.w	r3, r3, #32
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d105      	bne.n	800ddb8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ddac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d009      	beq.n	800ddcc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	f000 8393 	beq.w	800e4e8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	4798      	blx	r3
      }
      return;
 800ddca:	e38d      	b.n	800e4e8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ddcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f000 8123 	beq.w	800e01c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ddd6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ddda:	4b8d      	ldr	r3, [pc, #564]	@ (800e010 <HAL_UART_IRQHandler+0x2b8>)
 800dddc:	4013      	ands	r3, r2
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d106      	bne.n	800ddf0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dde2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800dde6:	4b8b      	ldr	r3, [pc, #556]	@ (800e014 <HAL_UART_IRQHandler+0x2bc>)
 800dde8:	4013      	ands	r3, r2
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	f000 8116 	beq.w	800e01c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ddf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddf4:	f003 0301 	and.w	r3, r3, #1
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d011      	beq.n	800de20 <HAL_UART_IRQHandler+0xc8>
 800ddfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00b      	beq.n	800de20 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	2201      	movs	r2, #1
 800de0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de16:	f043 0201 	orr.w	r2, r3, #1
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de24:	f003 0302 	and.w	r3, r3, #2
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d011      	beq.n	800de50 <HAL_UART_IRQHandler+0xf8>
 800de2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de30:	f003 0301 	and.w	r3, r3, #1
 800de34:	2b00      	cmp	r3, #0
 800de36:	d00b      	beq.n	800de50 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	2202      	movs	r2, #2
 800de3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de46:	f043 0204 	orr.w	r2, r3, #4
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de54:	f003 0304 	and.w	r3, r3, #4
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d011      	beq.n	800de80 <HAL_UART_IRQHandler+0x128>
 800de5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de60:	f003 0301 	and.w	r3, r3, #1
 800de64:	2b00      	cmp	r3, #0
 800de66:	d00b      	beq.n	800de80 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	2204      	movs	r2, #4
 800de6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de76:	f043 0202 	orr.w	r2, r3, #2
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800de80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de84:	f003 0308 	and.w	r3, r3, #8
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d017      	beq.n	800debc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800de8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de90:	f003 0320 	and.w	r3, r3, #32
 800de94:	2b00      	cmp	r3, #0
 800de96:	d105      	bne.n	800dea4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800de98:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800de9c:	4b5c      	ldr	r3, [pc, #368]	@ (800e010 <HAL_UART_IRQHandler+0x2b8>)
 800de9e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d00b      	beq.n	800debc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	2208      	movs	r2, #8
 800deaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800deb2:	f043 0208 	orr.w	r2, r3, #8
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800debc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d012      	beq.n	800deee <HAL_UART_IRQHandler+0x196>
 800dec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800decc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d00c      	beq.n	800deee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dedc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dee4:	f043 0220 	orr.w	r2, r3, #32
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800def4:	2b00      	cmp	r3, #0
 800def6:	f000 82f9 	beq.w	800e4ec <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800defa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800defe:	f003 0320 	and.w	r3, r3, #32
 800df02:	2b00      	cmp	r3, #0
 800df04:	d013      	beq.n	800df2e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800df06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df0a:	f003 0320 	and.w	r3, r3, #32
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d105      	bne.n	800df1e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800df12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d007      	beq.n	800df2e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df22:	2b00      	cmp	r3, #0
 800df24:	d003      	beq.n	800df2e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	689b      	ldr	r3, [r3, #8]
 800df3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df42:	2b40      	cmp	r3, #64	@ 0x40
 800df44:	d005      	beq.n	800df52 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800df46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800df4a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d054      	beq.n	800dffc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f001 fb30 	bl	800f5b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	689b      	ldr	r3, [r3, #8]
 800df5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df62:	2b40      	cmp	r3, #64	@ 0x40
 800df64:	d146      	bne.n	800dff4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	3308      	adds	r3, #8
 800df6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800df74:	e853 3f00 	ldrex	r3, [r3]
 800df78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800df7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800df80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	3308      	adds	r3, #8
 800df8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800df92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800df96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800df9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dfa2:	e841 2300 	strex	r3, r2, [r1]
 800dfa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dfaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d1d9      	bne.n	800df66 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d017      	beq.n	800dfec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfc2:	4a15      	ldr	r2, [pc, #84]	@ (800e018 <HAL_UART_IRQHandler+0x2c0>)
 800dfc4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f7f8 fd2d 	bl	8006a2c <HAL_DMA_Abort_IT>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d019      	beq.n	800e00c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfe0:	687a      	ldr	r2, [r7, #4]
 800dfe2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800dfe6:	4610      	mov	r0, r2
 800dfe8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfea:	e00f      	b.n	800e00c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f000 fa89 	bl	800e504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dff2:	e00b      	b.n	800e00c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f000 fa85 	bl	800e504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dffa:	e007      	b.n	800e00c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f000 fa81 	bl	800e504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2200      	movs	r2, #0
 800e006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e00a:	e26f      	b.n	800e4ec <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e00c:	bf00      	nop
    return;
 800e00e:	e26d      	b.n	800e4ec <HAL_UART_IRQHandler+0x794>
 800e010:	10000001 	.word	0x10000001
 800e014:	04000120 	.word	0x04000120
 800e018:	0800f685 	.word	0x0800f685

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e020:	2b01      	cmp	r3, #1
 800e022:	f040 8203 	bne.w	800e42c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e02a:	f003 0310 	and.w	r3, r3, #16
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f000 81fc 	beq.w	800e42c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e038:	f003 0310 	and.w	r3, r3, #16
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	f000 81f5 	beq.w	800e42c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	2210      	movs	r2, #16
 800e048:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	689b      	ldr	r3, [r3, #8]
 800e050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e054:	2b40      	cmp	r3, #64	@ 0x40
 800e056:	f040 816d 	bne.w	800e334 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	4aa4      	ldr	r2, [pc, #656]	@ (800e2f4 <HAL_UART_IRQHandler+0x59c>)
 800e064:	4293      	cmp	r3, r2
 800e066:	d068      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4aa1      	ldr	r2, [pc, #644]	@ (800e2f8 <HAL_UART_IRQHandler+0x5a0>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d061      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	4a9f      	ldr	r2, [pc, #636]	@ (800e2fc <HAL_UART_IRQHandler+0x5a4>)
 800e080:	4293      	cmp	r3, r2
 800e082:	d05a      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	4a9c      	ldr	r2, [pc, #624]	@ (800e300 <HAL_UART_IRQHandler+0x5a8>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d053      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	4a9a      	ldr	r2, [pc, #616]	@ (800e304 <HAL_UART_IRQHandler+0x5ac>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d04c      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	4a97      	ldr	r2, [pc, #604]	@ (800e308 <HAL_UART_IRQHandler+0x5b0>)
 800e0aa:	4293      	cmp	r3, r2
 800e0ac:	d045      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4a95      	ldr	r2, [pc, #596]	@ (800e30c <HAL_UART_IRQHandler+0x5b4>)
 800e0b8:	4293      	cmp	r3, r2
 800e0ba:	d03e      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4a92      	ldr	r2, [pc, #584]	@ (800e310 <HAL_UART_IRQHandler+0x5b8>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d037      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	4a90      	ldr	r2, [pc, #576]	@ (800e314 <HAL_UART_IRQHandler+0x5bc>)
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	d030      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	4a8d      	ldr	r2, [pc, #564]	@ (800e318 <HAL_UART_IRQHandler+0x5c0>)
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	d029      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4a8b      	ldr	r2, [pc, #556]	@ (800e31c <HAL_UART_IRQHandler+0x5c4>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d022      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4a88      	ldr	r2, [pc, #544]	@ (800e320 <HAL_UART_IRQHandler+0x5c8>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d01b      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	4a86      	ldr	r2, [pc, #536]	@ (800e324 <HAL_UART_IRQHandler+0x5cc>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d014      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	4a83      	ldr	r2, [pc, #524]	@ (800e328 <HAL_UART_IRQHandler+0x5d0>)
 800e11a:	4293      	cmp	r3, r2
 800e11c:	d00d      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	4a81      	ldr	r2, [pc, #516]	@ (800e32c <HAL_UART_IRQHandler+0x5d4>)
 800e128:	4293      	cmp	r3, r2
 800e12a:	d006      	beq.n	800e13a <HAL_UART_IRQHandler+0x3e2>
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4a7e      	ldr	r2, [pc, #504]	@ (800e330 <HAL_UART_IRQHandler+0x5d8>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d106      	bne.n	800e148 <HAL_UART_IRQHandler+0x3f0>
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	685b      	ldr	r3, [r3, #4]
 800e144:	b29b      	uxth	r3, r3
 800e146:	e005      	b.n	800e154 <HAL_UART_IRQHandler+0x3fc>
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	b29b      	uxth	r3, r3
 800e154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	f000 80ad 	beq.w	800e2bc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e168:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e16c:	429a      	cmp	r2, r3
 800e16e:	f080 80a5 	bcs.w	800e2bc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e178:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e182:	69db      	ldr	r3, [r3, #28]
 800e184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e188:	f000 8087 	beq.w	800e29a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e194:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e198:	e853 3f00 	ldrex	r3, [r3]
 800e19c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e1a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e1a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e1b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e1ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e1c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e1c6:	e841 2300 	strex	r3, r2, [r1]
 800e1ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e1ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d1da      	bne.n	800e18c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	3308      	adds	r3, #8
 800e1dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e1e0:	e853 3f00 	ldrex	r3, [r3]
 800e1e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e1e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e1e8:	f023 0301 	bic.w	r3, r3, #1
 800e1ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	3308      	adds	r3, #8
 800e1f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e1fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e1fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e200:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e202:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e206:	e841 2300 	strex	r3, r2, [r1]
 800e20a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e20c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d1e1      	bne.n	800e1d6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	3308      	adds	r3, #8
 800e218:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e21a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e21c:	e853 3f00 	ldrex	r3, [r3]
 800e220:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e222:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e224:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	3308      	adds	r3, #8
 800e232:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e236:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e238:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e23a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e23c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e23e:	e841 2300 	strex	r3, r2, [r1]
 800e242:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e246:	2b00      	cmp	r3, #0
 800e248:	d1e3      	bne.n	800e212 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2220      	movs	r2, #32
 800e24e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	2200      	movs	r2, #0
 800e256:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e25e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e260:	e853 3f00 	ldrex	r3, [r3]
 800e264:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e268:	f023 0310 	bic.w	r3, r3, #16
 800e26c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	461a      	mov	r2, r3
 800e276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e27a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e27c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e27e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e280:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e282:	e841 2300 	strex	r3, r2, [r1]
 800e286:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e288:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d1e4      	bne.n	800e258 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e294:	4618      	mov	r0, r3
 800e296:	f7f8 f8ab 	bl	80063f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2202      	movs	r2, #2
 800e29e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2ac:	b29b      	uxth	r3, r3
 800e2ae:	1ad3      	subs	r3, r2, r3
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	4619      	mov	r1, r3
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 f92f 	bl	800e518 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e2ba:	e119      	b.n	800e4f0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e2c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e2c6:	429a      	cmp	r2, r3
 800e2c8:	f040 8112 	bne.w	800e4f0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2d2:	69db      	ldr	r3, [r3, #28]
 800e2d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e2d8:	f040 810a 	bne.w	800e4f0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2202      	movs	r2, #2
 800e2e0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	6878      	ldr	r0, [r7, #4]
 800e2ec:	f000 f914 	bl	800e518 <HAL_UARTEx_RxEventCallback>
      return;
 800e2f0:	e0fe      	b.n	800e4f0 <HAL_UART_IRQHandler+0x798>
 800e2f2:	bf00      	nop
 800e2f4:	40020010 	.word	0x40020010
 800e2f8:	40020028 	.word	0x40020028
 800e2fc:	40020040 	.word	0x40020040
 800e300:	40020058 	.word	0x40020058
 800e304:	40020070 	.word	0x40020070
 800e308:	40020088 	.word	0x40020088
 800e30c:	400200a0 	.word	0x400200a0
 800e310:	400200b8 	.word	0x400200b8
 800e314:	40020410 	.word	0x40020410
 800e318:	40020428 	.word	0x40020428
 800e31c:	40020440 	.word	0x40020440
 800e320:	40020458 	.word	0x40020458
 800e324:	40020470 	.word	0x40020470
 800e328:	40020488 	.word	0x40020488
 800e32c:	400204a0 	.word	0x400204a0
 800e330:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e340:	b29b      	uxth	r3, r3
 800e342:	1ad3      	subs	r3, r2, r3
 800e344:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e34e:	b29b      	uxth	r3, r3
 800e350:	2b00      	cmp	r3, #0
 800e352:	f000 80cf 	beq.w	800e4f4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800e356:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f000 80ca 	beq.w	800e4f4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e368:	e853 3f00 	ldrex	r3, [r3]
 800e36c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e36e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e370:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e374:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	461a      	mov	r2, r3
 800e37e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e382:	647b      	str	r3, [r7, #68]	@ 0x44
 800e384:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e386:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e388:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e38a:	e841 2300 	strex	r3, r2, [r1]
 800e38e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e392:	2b00      	cmp	r3, #0
 800e394:	d1e4      	bne.n	800e360 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	3308      	adds	r3, #8
 800e39c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3a0:	e853 3f00 	ldrex	r3, [r3]
 800e3a4:	623b      	str	r3, [r7, #32]
   return(result);
 800e3a6:	6a3a      	ldr	r2, [r7, #32]
 800e3a8:	4b55      	ldr	r3, [pc, #340]	@ (800e500 <HAL_UART_IRQHandler+0x7a8>)
 800e3aa:	4013      	ands	r3, r2
 800e3ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	3308      	adds	r3, #8
 800e3b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e3ba:	633a      	str	r2, [r7, #48]	@ 0x30
 800e3bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e3c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3c2:	e841 2300 	strex	r3, r2, [r1]
 800e3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d1e3      	bne.n	800e396 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2220      	movs	r2, #32
 800e3d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2200      	movs	r2, #0
 800e3da:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e8:	693b      	ldr	r3, [r7, #16]
 800e3ea:	e853 3f00 	ldrex	r3, [r3]
 800e3ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	f023 0310 	bic.w	r3, r3, #16
 800e3f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	461a      	mov	r2, r3
 800e400:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e404:	61fb      	str	r3, [r7, #28]
 800e406:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e408:	69b9      	ldr	r1, [r7, #24]
 800e40a:	69fa      	ldr	r2, [r7, #28]
 800e40c:	e841 2300 	strex	r3, r2, [r1]
 800e410:	617b      	str	r3, [r7, #20]
   return(result);
 800e412:	697b      	ldr	r3, [r7, #20]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d1e4      	bne.n	800e3e2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	2202      	movs	r2, #2
 800e41c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e41e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e422:	4619      	mov	r1, r3
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f000 f877 	bl	800e518 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e42a:	e063      	b.n	800e4f4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e42c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e430:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e434:	2b00      	cmp	r3, #0
 800e436:	d00e      	beq.n	800e456 <HAL_UART_IRQHandler+0x6fe>
 800e438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e43c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e440:	2b00      	cmp	r3, #0
 800e442:	d008      	beq.n	800e456 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e44c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f002 f818 	bl	8010484 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e454:	e051      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e45a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d014      	beq.n	800e48c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d105      	bne.n	800e47a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e46e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e472:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e476:	2b00      	cmp	r3, #0
 800e478:	d008      	beq.n	800e48c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d03a      	beq.n	800e4f8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	4798      	blx	r3
    }
    return;
 800e48a:	e035      	b.n	800e4f8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e48c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e494:	2b00      	cmp	r3, #0
 800e496:	d009      	beq.n	800e4ac <HAL_UART_IRQHandler+0x754>
 800e498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e49c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d003      	beq.n	800e4ac <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f001 faa1 	bl	800f9ec <UART_EndTransmit_IT>
    return;
 800e4aa:	e026      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e4ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d009      	beq.n	800e4cc <HAL_UART_IRQHandler+0x774>
 800e4b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d003      	beq.n	800e4cc <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	f001 fff1 	bl	80104ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e4ca:	e016      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e4cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d010      	beq.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
 800e4d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	da0c      	bge.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e4e0:	6878      	ldr	r0, [r7, #4]
 800e4e2:	f001 ffd9 	bl	8010498 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e4e6:	e008      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
      return;
 800e4e8:	bf00      	nop
 800e4ea:	e006      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
    return;
 800e4ec:	bf00      	nop
 800e4ee:	e004      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
      return;
 800e4f0:	bf00      	nop
 800e4f2:	e002      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
      return;
 800e4f4:	bf00      	nop
 800e4f6:	e000      	b.n	800e4fa <HAL_UART_IRQHandler+0x7a2>
    return;
 800e4f8:	bf00      	nop
  }
}
 800e4fa:	37e8      	adds	r7, #232	@ 0xe8
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}
 800e500:	effffffe 	.word	0xeffffffe

0800e504 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e504:	b480      	push	{r7}
 800e506:	b083      	sub	sp, #12
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e50c:	bf00      	nop
 800e50e:	370c      	adds	r7, #12
 800e510:	46bd      	mov	sp, r7
 800e512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e516:	4770      	bx	lr

0800e518 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e518:	b480      	push	{r7}
 800e51a:	b083      	sub	sp, #12
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
 800e520:	460b      	mov	r3, r1
 800e522:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e524:	bf00      	nop
 800e526:	370c      	adds	r7, #12
 800e528:	46bd      	mov	sp, r7
 800e52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52e:	4770      	bx	lr

0800e530 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e534:	b092      	sub	sp, #72	@ 0x48
 800e536:	af00      	add	r7, sp, #0
 800e538:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e53a:	2300      	movs	r3, #0
 800e53c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	689a      	ldr	r2, [r3, #8]
 800e544:	697b      	ldr	r3, [r7, #20]
 800e546:	691b      	ldr	r3, [r3, #16]
 800e548:	431a      	orrs	r2, r3
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	695b      	ldr	r3, [r3, #20]
 800e54e:	431a      	orrs	r2, r3
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	69db      	ldr	r3, [r3, #28]
 800e554:	4313      	orrs	r3, r2
 800e556:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e558:	697b      	ldr	r3, [r7, #20]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	681a      	ldr	r2, [r3, #0]
 800e55e:	4bbe      	ldr	r3, [pc, #760]	@ (800e858 <UART_SetConfig+0x328>)
 800e560:	4013      	ands	r3, r2
 800e562:	697a      	ldr	r2, [r7, #20]
 800e564:	6812      	ldr	r2, [r2, #0]
 800e566:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e568:	430b      	orrs	r3, r1
 800e56a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e56c:	697b      	ldr	r3, [r7, #20]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	685b      	ldr	r3, [r3, #4]
 800e572:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	68da      	ldr	r2, [r3, #12]
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	430a      	orrs	r2, r1
 800e580:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	699b      	ldr	r3, [r3, #24]
 800e586:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4ab3      	ldr	r2, [pc, #716]	@ (800e85c <UART_SetConfig+0x32c>)
 800e58e:	4293      	cmp	r3, r2
 800e590:	d004      	beq.n	800e59c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e592:	697b      	ldr	r3, [r7, #20]
 800e594:	6a1b      	ldr	r3, [r3, #32]
 800e596:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e598:	4313      	orrs	r3, r2
 800e59a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	689a      	ldr	r2, [r3, #8]
 800e5a2:	4baf      	ldr	r3, [pc, #700]	@ (800e860 <UART_SetConfig+0x330>)
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	697a      	ldr	r2, [r7, #20]
 800e5a8:	6812      	ldr	r2, [r2, #0]
 800e5aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5ac:	430b      	orrs	r3, r1
 800e5ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e5b0:	697b      	ldr	r3, [r7, #20]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5b6:	f023 010f 	bic.w	r1, r3, #15
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	430a      	orrs	r2, r1
 800e5c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	4aa6      	ldr	r2, [pc, #664]	@ (800e864 <UART_SetConfig+0x334>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d177      	bne.n	800e6c0 <UART_SetConfig+0x190>
 800e5d0:	4ba5      	ldr	r3, [pc, #660]	@ (800e868 <UART_SetConfig+0x338>)
 800e5d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e5d8:	2b28      	cmp	r3, #40	@ 0x28
 800e5da:	d86d      	bhi.n	800e6b8 <UART_SetConfig+0x188>
 800e5dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e5e4 <UART_SetConfig+0xb4>)
 800e5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5e2:	bf00      	nop
 800e5e4:	0800e689 	.word	0x0800e689
 800e5e8:	0800e6b9 	.word	0x0800e6b9
 800e5ec:	0800e6b9 	.word	0x0800e6b9
 800e5f0:	0800e6b9 	.word	0x0800e6b9
 800e5f4:	0800e6b9 	.word	0x0800e6b9
 800e5f8:	0800e6b9 	.word	0x0800e6b9
 800e5fc:	0800e6b9 	.word	0x0800e6b9
 800e600:	0800e6b9 	.word	0x0800e6b9
 800e604:	0800e691 	.word	0x0800e691
 800e608:	0800e6b9 	.word	0x0800e6b9
 800e60c:	0800e6b9 	.word	0x0800e6b9
 800e610:	0800e6b9 	.word	0x0800e6b9
 800e614:	0800e6b9 	.word	0x0800e6b9
 800e618:	0800e6b9 	.word	0x0800e6b9
 800e61c:	0800e6b9 	.word	0x0800e6b9
 800e620:	0800e6b9 	.word	0x0800e6b9
 800e624:	0800e699 	.word	0x0800e699
 800e628:	0800e6b9 	.word	0x0800e6b9
 800e62c:	0800e6b9 	.word	0x0800e6b9
 800e630:	0800e6b9 	.word	0x0800e6b9
 800e634:	0800e6b9 	.word	0x0800e6b9
 800e638:	0800e6b9 	.word	0x0800e6b9
 800e63c:	0800e6b9 	.word	0x0800e6b9
 800e640:	0800e6b9 	.word	0x0800e6b9
 800e644:	0800e6a1 	.word	0x0800e6a1
 800e648:	0800e6b9 	.word	0x0800e6b9
 800e64c:	0800e6b9 	.word	0x0800e6b9
 800e650:	0800e6b9 	.word	0x0800e6b9
 800e654:	0800e6b9 	.word	0x0800e6b9
 800e658:	0800e6b9 	.word	0x0800e6b9
 800e65c:	0800e6b9 	.word	0x0800e6b9
 800e660:	0800e6b9 	.word	0x0800e6b9
 800e664:	0800e6a9 	.word	0x0800e6a9
 800e668:	0800e6b9 	.word	0x0800e6b9
 800e66c:	0800e6b9 	.word	0x0800e6b9
 800e670:	0800e6b9 	.word	0x0800e6b9
 800e674:	0800e6b9 	.word	0x0800e6b9
 800e678:	0800e6b9 	.word	0x0800e6b9
 800e67c:	0800e6b9 	.word	0x0800e6b9
 800e680:	0800e6b9 	.word	0x0800e6b9
 800e684:	0800e6b1 	.word	0x0800e6b1
 800e688:	2301      	movs	r3, #1
 800e68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e68e:	e222      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e690:	2304      	movs	r3, #4
 800e692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e696:	e21e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e698:	2308      	movs	r3, #8
 800e69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e69e:	e21a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6a0:	2310      	movs	r3, #16
 800e6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6a6:	e216      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6a8:	2320      	movs	r3, #32
 800e6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ae:	e212      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6b0:	2340      	movs	r3, #64	@ 0x40
 800e6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6b6:	e20e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6b8:	2380      	movs	r3, #128	@ 0x80
 800e6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6be:	e20a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	4a69      	ldr	r2, [pc, #420]	@ (800e86c <UART_SetConfig+0x33c>)
 800e6c6:	4293      	cmp	r3, r2
 800e6c8:	d130      	bne.n	800e72c <UART_SetConfig+0x1fc>
 800e6ca:	4b67      	ldr	r3, [pc, #412]	@ (800e868 <UART_SetConfig+0x338>)
 800e6cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6ce:	f003 0307 	and.w	r3, r3, #7
 800e6d2:	2b05      	cmp	r3, #5
 800e6d4:	d826      	bhi.n	800e724 <UART_SetConfig+0x1f4>
 800e6d6:	a201      	add	r2, pc, #4	@ (adr r2, 800e6dc <UART_SetConfig+0x1ac>)
 800e6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6dc:	0800e6f5 	.word	0x0800e6f5
 800e6e0:	0800e6fd 	.word	0x0800e6fd
 800e6e4:	0800e705 	.word	0x0800e705
 800e6e8:	0800e70d 	.word	0x0800e70d
 800e6ec:	0800e715 	.word	0x0800e715
 800e6f0:	0800e71d 	.word	0x0800e71d
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6fa:	e1ec      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e6fc:	2304      	movs	r3, #4
 800e6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e702:	e1e8      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e704:	2308      	movs	r3, #8
 800e706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e70a:	e1e4      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e70c:	2310      	movs	r3, #16
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e712:	e1e0      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e714:	2320      	movs	r3, #32
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e71a:	e1dc      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e71c:	2340      	movs	r3, #64	@ 0x40
 800e71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e722:	e1d8      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e724:	2380      	movs	r3, #128	@ 0x80
 800e726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e72a:	e1d4      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e72c:	697b      	ldr	r3, [r7, #20]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	4a4f      	ldr	r2, [pc, #316]	@ (800e870 <UART_SetConfig+0x340>)
 800e732:	4293      	cmp	r3, r2
 800e734:	d130      	bne.n	800e798 <UART_SetConfig+0x268>
 800e736:	4b4c      	ldr	r3, [pc, #304]	@ (800e868 <UART_SetConfig+0x338>)
 800e738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e73a:	f003 0307 	and.w	r3, r3, #7
 800e73e:	2b05      	cmp	r3, #5
 800e740:	d826      	bhi.n	800e790 <UART_SetConfig+0x260>
 800e742:	a201      	add	r2, pc, #4	@ (adr r2, 800e748 <UART_SetConfig+0x218>)
 800e744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e748:	0800e761 	.word	0x0800e761
 800e74c:	0800e769 	.word	0x0800e769
 800e750:	0800e771 	.word	0x0800e771
 800e754:	0800e779 	.word	0x0800e779
 800e758:	0800e781 	.word	0x0800e781
 800e75c:	0800e789 	.word	0x0800e789
 800e760:	2300      	movs	r3, #0
 800e762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e766:	e1b6      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e768:	2304      	movs	r3, #4
 800e76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e76e:	e1b2      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e770:	2308      	movs	r3, #8
 800e772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e776:	e1ae      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e778:	2310      	movs	r3, #16
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e77e:	e1aa      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e780:	2320      	movs	r3, #32
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e786:	e1a6      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e788:	2340      	movs	r3, #64	@ 0x40
 800e78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e78e:	e1a2      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e790:	2380      	movs	r3, #128	@ 0x80
 800e792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e796:	e19e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e798:	697b      	ldr	r3, [r7, #20]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	4a35      	ldr	r2, [pc, #212]	@ (800e874 <UART_SetConfig+0x344>)
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	d130      	bne.n	800e804 <UART_SetConfig+0x2d4>
 800e7a2:	4b31      	ldr	r3, [pc, #196]	@ (800e868 <UART_SetConfig+0x338>)
 800e7a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7a6:	f003 0307 	and.w	r3, r3, #7
 800e7aa:	2b05      	cmp	r3, #5
 800e7ac:	d826      	bhi.n	800e7fc <UART_SetConfig+0x2cc>
 800e7ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e7b4 <UART_SetConfig+0x284>)
 800e7b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7b4:	0800e7cd 	.word	0x0800e7cd
 800e7b8:	0800e7d5 	.word	0x0800e7d5
 800e7bc:	0800e7dd 	.word	0x0800e7dd
 800e7c0:	0800e7e5 	.word	0x0800e7e5
 800e7c4:	0800e7ed 	.word	0x0800e7ed
 800e7c8:	0800e7f5 	.word	0x0800e7f5
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7d2:	e180      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7d4:	2304      	movs	r3, #4
 800e7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7da:	e17c      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7dc:	2308      	movs	r3, #8
 800e7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7e2:	e178      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7e4:	2310      	movs	r3, #16
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ea:	e174      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7ec:	2320      	movs	r3, #32
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7f2:	e170      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7f4:	2340      	movs	r3, #64	@ 0x40
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7fa:	e16c      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e7fc:	2380      	movs	r3, #128	@ 0x80
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e802:	e168      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	4a1b      	ldr	r2, [pc, #108]	@ (800e878 <UART_SetConfig+0x348>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d142      	bne.n	800e894 <UART_SetConfig+0x364>
 800e80e:	4b16      	ldr	r3, [pc, #88]	@ (800e868 <UART_SetConfig+0x338>)
 800e810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e812:	f003 0307 	and.w	r3, r3, #7
 800e816:	2b05      	cmp	r3, #5
 800e818:	d838      	bhi.n	800e88c <UART_SetConfig+0x35c>
 800e81a:	a201      	add	r2, pc, #4	@ (adr r2, 800e820 <UART_SetConfig+0x2f0>)
 800e81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e820:	0800e839 	.word	0x0800e839
 800e824:	0800e841 	.word	0x0800e841
 800e828:	0800e849 	.word	0x0800e849
 800e82c:	0800e851 	.word	0x0800e851
 800e830:	0800e87d 	.word	0x0800e87d
 800e834:	0800e885 	.word	0x0800e885
 800e838:	2300      	movs	r3, #0
 800e83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e83e:	e14a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e840:	2304      	movs	r3, #4
 800e842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e846:	e146      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e848:	2308      	movs	r3, #8
 800e84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e84e:	e142      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e850:	2310      	movs	r3, #16
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e856:	e13e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e858:	cfff69f3 	.word	0xcfff69f3
 800e85c:	58000c00 	.word	0x58000c00
 800e860:	11fff4ff 	.word	0x11fff4ff
 800e864:	40011000 	.word	0x40011000
 800e868:	58024400 	.word	0x58024400
 800e86c:	40004400 	.word	0x40004400
 800e870:	40004800 	.word	0x40004800
 800e874:	40004c00 	.word	0x40004c00
 800e878:	40005000 	.word	0x40005000
 800e87c:	2320      	movs	r3, #32
 800e87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e882:	e128      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e884:	2340      	movs	r3, #64	@ 0x40
 800e886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e88a:	e124      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e88c:	2380      	movs	r3, #128	@ 0x80
 800e88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e892:	e120      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e894:	697b      	ldr	r3, [r7, #20]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	4acb      	ldr	r2, [pc, #812]	@ (800ebc8 <UART_SetConfig+0x698>)
 800e89a:	4293      	cmp	r3, r2
 800e89c:	d176      	bne.n	800e98c <UART_SetConfig+0x45c>
 800e89e:	4bcb      	ldr	r3, [pc, #812]	@ (800ebcc <UART_SetConfig+0x69c>)
 800e8a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e8a6:	2b28      	cmp	r3, #40	@ 0x28
 800e8a8:	d86c      	bhi.n	800e984 <UART_SetConfig+0x454>
 800e8aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e8b0 <UART_SetConfig+0x380>)
 800e8ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8b0:	0800e955 	.word	0x0800e955
 800e8b4:	0800e985 	.word	0x0800e985
 800e8b8:	0800e985 	.word	0x0800e985
 800e8bc:	0800e985 	.word	0x0800e985
 800e8c0:	0800e985 	.word	0x0800e985
 800e8c4:	0800e985 	.word	0x0800e985
 800e8c8:	0800e985 	.word	0x0800e985
 800e8cc:	0800e985 	.word	0x0800e985
 800e8d0:	0800e95d 	.word	0x0800e95d
 800e8d4:	0800e985 	.word	0x0800e985
 800e8d8:	0800e985 	.word	0x0800e985
 800e8dc:	0800e985 	.word	0x0800e985
 800e8e0:	0800e985 	.word	0x0800e985
 800e8e4:	0800e985 	.word	0x0800e985
 800e8e8:	0800e985 	.word	0x0800e985
 800e8ec:	0800e985 	.word	0x0800e985
 800e8f0:	0800e965 	.word	0x0800e965
 800e8f4:	0800e985 	.word	0x0800e985
 800e8f8:	0800e985 	.word	0x0800e985
 800e8fc:	0800e985 	.word	0x0800e985
 800e900:	0800e985 	.word	0x0800e985
 800e904:	0800e985 	.word	0x0800e985
 800e908:	0800e985 	.word	0x0800e985
 800e90c:	0800e985 	.word	0x0800e985
 800e910:	0800e96d 	.word	0x0800e96d
 800e914:	0800e985 	.word	0x0800e985
 800e918:	0800e985 	.word	0x0800e985
 800e91c:	0800e985 	.word	0x0800e985
 800e920:	0800e985 	.word	0x0800e985
 800e924:	0800e985 	.word	0x0800e985
 800e928:	0800e985 	.word	0x0800e985
 800e92c:	0800e985 	.word	0x0800e985
 800e930:	0800e975 	.word	0x0800e975
 800e934:	0800e985 	.word	0x0800e985
 800e938:	0800e985 	.word	0x0800e985
 800e93c:	0800e985 	.word	0x0800e985
 800e940:	0800e985 	.word	0x0800e985
 800e944:	0800e985 	.word	0x0800e985
 800e948:	0800e985 	.word	0x0800e985
 800e94c:	0800e985 	.word	0x0800e985
 800e950:	0800e97d 	.word	0x0800e97d
 800e954:	2301      	movs	r3, #1
 800e956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e95a:	e0bc      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e95c:	2304      	movs	r3, #4
 800e95e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e962:	e0b8      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e964:	2308      	movs	r3, #8
 800e966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e96a:	e0b4      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e96c:	2310      	movs	r3, #16
 800e96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e972:	e0b0      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e974:	2320      	movs	r3, #32
 800e976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e97a:	e0ac      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e97c:	2340      	movs	r3, #64	@ 0x40
 800e97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e982:	e0a8      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e984:	2380      	movs	r3, #128	@ 0x80
 800e986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e98a:	e0a4      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	4a8f      	ldr	r2, [pc, #572]	@ (800ebd0 <UART_SetConfig+0x6a0>)
 800e992:	4293      	cmp	r3, r2
 800e994:	d130      	bne.n	800e9f8 <UART_SetConfig+0x4c8>
 800e996:	4b8d      	ldr	r3, [pc, #564]	@ (800ebcc <UART_SetConfig+0x69c>)
 800e998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e99a:	f003 0307 	and.w	r3, r3, #7
 800e99e:	2b05      	cmp	r3, #5
 800e9a0:	d826      	bhi.n	800e9f0 <UART_SetConfig+0x4c0>
 800e9a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e9a8 <UART_SetConfig+0x478>)
 800e9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a8:	0800e9c1 	.word	0x0800e9c1
 800e9ac:	0800e9c9 	.word	0x0800e9c9
 800e9b0:	0800e9d1 	.word	0x0800e9d1
 800e9b4:	0800e9d9 	.word	0x0800e9d9
 800e9b8:	0800e9e1 	.word	0x0800e9e1
 800e9bc:	0800e9e9 	.word	0x0800e9e9
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c6:	e086      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9c8:	2304      	movs	r3, #4
 800e9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ce:	e082      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9d0:	2308      	movs	r3, #8
 800e9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9d6:	e07e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9d8:	2310      	movs	r3, #16
 800e9da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9de:	e07a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9e0:	2320      	movs	r3, #32
 800e9e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9e6:	e076      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9e8:	2340      	movs	r3, #64	@ 0x40
 800e9ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ee:	e072      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9f0:	2380      	movs	r3, #128	@ 0x80
 800e9f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9f6:	e06e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4a75      	ldr	r2, [pc, #468]	@ (800ebd4 <UART_SetConfig+0x6a4>)
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d130      	bne.n	800ea64 <UART_SetConfig+0x534>
 800ea02:	4b72      	ldr	r3, [pc, #456]	@ (800ebcc <UART_SetConfig+0x69c>)
 800ea04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea06:	f003 0307 	and.w	r3, r3, #7
 800ea0a:	2b05      	cmp	r3, #5
 800ea0c:	d826      	bhi.n	800ea5c <UART_SetConfig+0x52c>
 800ea0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ea14 <UART_SetConfig+0x4e4>)
 800ea10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea14:	0800ea2d 	.word	0x0800ea2d
 800ea18:	0800ea35 	.word	0x0800ea35
 800ea1c:	0800ea3d 	.word	0x0800ea3d
 800ea20:	0800ea45 	.word	0x0800ea45
 800ea24:	0800ea4d 	.word	0x0800ea4d
 800ea28:	0800ea55 	.word	0x0800ea55
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea32:	e050      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea34:	2304      	movs	r3, #4
 800ea36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea3a:	e04c      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea3c:	2308      	movs	r3, #8
 800ea3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea42:	e048      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea44:	2310      	movs	r3, #16
 800ea46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea4a:	e044      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea4c:	2320      	movs	r3, #32
 800ea4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea52:	e040      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea54:	2340      	movs	r3, #64	@ 0x40
 800ea56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea5a:	e03c      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea5c:	2380      	movs	r3, #128	@ 0x80
 800ea5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea62:	e038      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ea64:	697b      	ldr	r3, [r7, #20]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4a5b      	ldr	r2, [pc, #364]	@ (800ebd8 <UART_SetConfig+0x6a8>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d130      	bne.n	800ead0 <UART_SetConfig+0x5a0>
 800ea6e:	4b57      	ldr	r3, [pc, #348]	@ (800ebcc <UART_SetConfig+0x69c>)
 800ea70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea72:	f003 0307 	and.w	r3, r3, #7
 800ea76:	2b05      	cmp	r3, #5
 800ea78:	d826      	bhi.n	800eac8 <UART_SetConfig+0x598>
 800ea7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea80 <UART_SetConfig+0x550>)
 800ea7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea80:	0800ea99 	.word	0x0800ea99
 800ea84:	0800eaa1 	.word	0x0800eaa1
 800ea88:	0800eaa9 	.word	0x0800eaa9
 800ea8c:	0800eab1 	.word	0x0800eab1
 800ea90:	0800eab9 	.word	0x0800eab9
 800ea94:	0800eac1 	.word	0x0800eac1
 800ea98:	2302      	movs	r3, #2
 800ea9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea9e:	e01a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eaa0:	2304      	movs	r3, #4
 800eaa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaa6:	e016      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eaa8:	2308      	movs	r3, #8
 800eaaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaae:	e012      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eab0:	2310      	movs	r3, #16
 800eab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eab6:	e00e      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eab8:	2320      	movs	r3, #32
 800eaba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eabe:	e00a      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eac0:	2340      	movs	r3, #64	@ 0x40
 800eac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eac6:	e006      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800eac8:	2380      	movs	r3, #128	@ 0x80
 800eaca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eace:	e002      	b.n	800ead6 <UART_SetConfig+0x5a6>
 800ead0:	2380      	movs	r3, #128	@ 0x80
 800ead2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ead6:	697b      	ldr	r3, [r7, #20]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	4a3f      	ldr	r2, [pc, #252]	@ (800ebd8 <UART_SetConfig+0x6a8>)
 800eadc:	4293      	cmp	r3, r2
 800eade:	f040 80f8 	bne.w	800ecd2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eae2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eae6:	2b20      	cmp	r3, #32
 800eae8:	dc46      	bgt.n	800eb78 <UART_SetConfig+0x648>
 800eaea:	2b02      	cmp	r3, #2
 800eaec:	f2c0 8082 	blt.w	800ebf4 <UART_SetConfig+0x6c4>
 800eaf0:	3b02      	subs	r3, #2
 800eaf2:	2b1e      	cmp	r3, #30
 800eaf4:	d87e      	bhi.n	800ebf4 <UART_SetConfig+0x6c4>
 800eaf6:	a201      	add	r2, pc, #4	@ (adr r2, 800eafc <UART_SetConfig+0x5cc>)
 800eaf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eafc:	0800eb7f 	.word	0x0800eb7f
 800eb00:	0800ebf5 	.word	0x0800ebf5
 800eb04:	0800eb87 	.word	0x0800eb87
 800eb08:	0800ebf5 	.word	0x0800ebf5
 800eb0c:	0800ebf5 	.word	0x0800ebf5
 800eb10:	0800ebf5 	.word	0x0800ebf5
 800eb14:	0800eb97 	.word	0x0800eb97
 800eb18:	0800ebf5 	.word	0x0800ebf5
 800eb1c:	0800ebf5 	.word	0x0800ebf5
 800eb20:	0800ebf5 	.word	0x0800ebf5
 800eb24:	0800ebf5 	.word	0x0800ebf5
 800eb28:	0800ebf5 	.word	0x0800ebf5
 800eb2c:	0800ebf5 	.word	0x0800ebf5
 800eb30:	0800ebf5 	.word	0x0800ebf5
 800eb34:	0800eba7 	.word	0x0800eba7
 800eb38:	0800ebf5 	.word	0x0800ebf5
 800eb3c:	0800ebf5 	.word	0x0800ebf5
 800eb40:	0800ebf5 	.word	0x0800ebf5
 800eb44:	0800ebf5 	.word	0x0800ebf5
 800eb48:	0800ebf5 	.word	0x0800ebf5
 800eb4c:	0800ebf5 	.word	0x0800ebf5
 800eb50:	0800ebf5 	.word	0x0800ebf5
 800eb54:	0800ebf5 	.word	0x0800ebf5
 800eb58:	0800ebf5 	.word	0x0800ebf5
 800eb5c:	0800ebf5 	.word	0x0800ebf5
 800eb60:	0800ebf5 	.word	0x0800ebf5
 800eb64:	0800ebf5 	.word	0x0800ebf5
 800eb68:	0800ebf5 	.word	0x0800ebf5
 800eb6c:	0800ebf5 	.word	0x0800ebf5
 800eb70:	0800ebf5 	.word	0x0800ebf5
 800eb74:	0800ebe7 	.word	0x0800ebe7
 800eb78:	2b40      	cmp	r3, #64	@ 0x40
 800eb7a:	d037      	beq.n	800ebec <UART_SetConfig+0x6bc>
 800eb7c:	e03a      	b.n	800ebf4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800eb7e:	f7fc f9e3 	bl	800af48 <HAL_RCCEx_GetD3PCLK1Freq>
 800eb82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb84:	e03c      	b.n	800ec00 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f7fc f9f2 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb94:	e034      	b.n	800ec00 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb96:	f107 0318 	add.w	r3, r7, #24
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	f7fc fb3e 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eba0:	69fb      	ldr	r3, [r7, #28]
 800eba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eba4:	e02c      	b.n	800ec00 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eba6:	4b09      	ldr	r3, [pc, #36]	@ (800ebcc <UART_SetConfig+0x69c>)
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f003 0320 	and.w	r3, r3, #32
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d016      	beq.n	800ebe0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ebb2:	4b06      	ldr	r3, [pc, #24]	@ (800ebcc <UART_SetConfig+0x69c>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	08db      	lsrs	r3, r3, #3
 800ebb8:	f003 0303 	and.w	r3, r3, #3
 800ebbc:	4a07      	ldr	r2, [pc, #28]	@ (800ebdc <UART_SetConfig+0x6ac>)
 800ebbe:	fa22 f303 	lsr.w	r3, r2, r3
 800ebc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ebc4:	e01c      	b.n	800ec00 <UART_SetConfig+0x6d0>
 800ebc6:	bf00      	nop
 800ebc8:	40011400 	.word	0x40011400
 800ebcc:	58024400 	.word	0x58024400
 800ebd0:	40007800 	.word	0x40007800
 800ebd4:	40007c00 	.word	0x40007c00
 800ebd8:	58000c00 	.word	0x58000c00
 800ebdc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ebe0:	4b9d      	ldr	r3, [pc, #628]	@ (800ee58 <UART_SetConfig+0x928>)
 800ebe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebe4:	e00c      	b.n	800ec00 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ebe6:	4b9d      	ldr	r3, [pc, #628]	@ (800ee5c <UART_SetConfig+0x92c>)
 800ebe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebea:	e009      	b.n	800ec00 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ebf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebf2:	e005      	b.n	800ec00 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ebfe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f000 81de 	beq.w	800efc4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec0c:	4a94      	ldr	r2, [pc, #592]	@ (800ee60 <UART_SetConfig+0x930>)
 800ec0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec12:	461a      	mov	r2, r3
 800ec14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec16:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec1a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	685a      	ldr	r2, [r3, #4]
 800ec20:	4613      	mov	r3, r2
 800ec22:	005b      	lsls	r3, r3, #1
 800ec24:	4413      	add	r3, r2
 800ec26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d305      	bcc.n	800ec38 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec34:	429a      	cmp	r2, r3
 800ec36:	d903      	bls.n	800ec40 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ec38:	2301      	movs	r3, #1
 800ec3a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ec3e:	e1c1      	b.n	800efc4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ec40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec42:	2200      	movs	r2, #0
 800ec44:	60bb      	str	r3, [r7, #8]
 800ec46:	60fa      	str	r2, [r7, #12]
 800ec48:	697b      	ldr	r3, [r7, #20]
 800ec4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec4c:	4a84      	ldr	r2, [pc, #528]	@ (800ee60 <UART_SetConfig+0x930>)
 800ec4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec52:	b29b      	uxth	r3, r3
 800ec54:	2200      	movs	r2, #0
 800ec56:	603b      	str	r3, [r7, #0]
 800ec58:	607a      	str	r2, [r7, #4]
 800ec5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ec62:	f7f1 fb95 	bl	8000390 <__aeabi_uldivmod>
 800ec66:	4602      	mov	r2, r0
 800ec68:	460b      	mov	r3, r1
 800ec6a:	4610      	mov	r0, r2
 800ec6c:	4619      	mov	r1, r3
 800ec6e:	f04f 0200 	mov.w	r2, #0
 800ec72:	f04f 0300 	mov.w	r3, #0
 800ec76:	020b      	lsls	r3, r1, #8
 800ec78:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ec7c:	0202      	lsls	r2, r0, #8
 800ec7e:	6979      	ldr	r1, [r7, #20]
 800ec80:	6849      	ldr	r1, [r1, #4]
 800ec82:	0849      	lsrs	r1, r1, #1
 800ec84:	2000      	movs	r0, #0
 800ec86:	460c      	mov	r4, r1
 800ec88:	4605      	mov	r5, r0
 800ec8a:	eb12 0804 	adds.w	r8, r2, r4
 800ec8e:	eb43 0905 	adc.w	r9, r3, r5
 800ec92:	697b      	ldr	r3, [r7, #20]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	2200      	movs	r2, #0
 800ec98:	469a      	mov	sl, r3
 800ec9a:	4693      	mov	fp, r2
 800ec9c:	4652      	mov	r2, sl
 800ec9e:	465b      	mov	r3, fp
 800eca0:	4640      	mov	r0, r8
 800eca2:	4649      	mov	r1, r9
 800eca4:	f7f1 fb74 	bl	8000390 <__aeabi_uldivmod>
 800eca8:	4602      	mov	r2, r0
 800ecaa:	460b      	mov	r3, r1
 800ecac:	4613      	mov	r3, r2
 800ecae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ecb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ecb6:	d308      	bcc.n	800ecca <UART_SetConfig+0x79a>
 800ecb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecbe:	d204      	bcs.n	800ecca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecc6:	60da      	str	r2, [r3, #12]
 800ecc8:	e17c      	b.n	800efc4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ecca:	2301      	movs	r3, #1
 800eccc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ecd0:	e178      	b.n	800efc4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ecd2:	697b      	ldr	r3, [r7, #20]
 800ecd4:	69db      	ldr	r3, [r3, #28]
 800ecd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecda:	f040 80c5 	bne.w	800ee68 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ecde:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ece2:	2b20      	cmp	r3, #32
 800ece4:	dc48      	bgt.n	800ed78 <UART_SetConfig+0x848>
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	db7b      	blt.n	800ede2 <UART_SetConfig+0x8b2>
 800ecea:	2b20      	cmp	r3, #32
 800ecec:	d879      	bhi.n	800ede2 <UART_SetConfig+0x8b2>
 800ecee:	a201      	add	r2, pc, #4	@ (adr r2, 800ecf4 <UART_SetConfig+0x7c4>)
 800ecf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecf4:	0800ed7f 	.word	0x0800ed7f
 800ecf8:	0800ed87 	.word	0x0800ed87
 800ecfc:	0800ede3 	.word	0x0800ede3
 800ed00:	0800ede3 	.word	0x0800ede3
 800ed04:	0800ed8f 	.word	0x0800ed8f
 800ed08:	0800ede3 	.word	0x0800ede3
 800ed0c:	0800ede3 	.word	0x0800ede3
 800ed10:	0800ede3 	.word	0x0800ede3
 800ed14:	0800ed9f 	.word	0x0800ed9f
 800ed18:	0800ede3 	.word	0x0800ede3
 800ed1c:	0800ede3 	.word	0x0800ede3
 800ed20:	0800ede3 	.word	0x0800ede3
 800ed24:	0800ede3 	.word	0x0800ede3
 800ed28:	0800ede3 	.word	0x0800ede3
 800ed2c:	0800ede3 	.word	0x0800ede3
 800ed30:	0800ede3 	.word	0x0800ede3
 800ed34:	0800edaf 	.word	0x0800edaf
 800ed38:	0800ede3 	.word	0x0800ede3
 800ed3c:	0800ede3 	.word	0x0800ede3
 800ed40:	0800ede3 	.word	0x0800ede3
 800ed44:	0800ede3 	.word	0x0800ede3
 800ed48:	0800ede3 	.word	0x0800ede3
 800ed4c:	0800ede3 	.word	0x0800ede3
 800ed50:	0800ede3 	.word	0x0800ede3
 800ed54:	0800ede3 	.word	0x0800ede3
 800ed58:	0800ede3 	.word	0x0800ede3
 800ed5c:	0800ede3 	.word	0x0800ede3
 800ed60:	0800ede3 	.word	0x0800ede3
 800ed64:	0800ede3 	.word	0x0800ede3
 800ed68:	0800ede3 	.word	0x0800ede3
 800ed6c:	0800ede3 	.word	0x0800ede3
 800ed70:	0800ede3 	.word	0x0800ede3
 800ed74:	0800edd5 	.word	0x0800edd5
 800ed78:	2b40      	cmp	r3, #64	@ 0x40
 800ed7a:	d02e      	beq.n	800edda <UART_SetConfig+0x8aa>
 800ed7c:	e031      	b.n	800ede2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ed7e:	f7fa f92d 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ed82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ed84:	e033      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ed86:	f7fa f93f 	bl	8009008 <HAL_RCC_GetPCLK2Freq>
 800ed8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ed8c:	e02f      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ed8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fc f8ee 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ed98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed9c:	e027      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ed9e:	f107 0318 	add.w	r3, r7, #24
 800eda2:	4618      	mov	r0, r3
 800eda4:	f7fc fa3a 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eda8:	69fb      	ldr	r3, [r7, #28]
 800edaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800edac:	e01f      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800edae:	4b2d      	ldr	r3, [pc, #180]	@ (800ee64 <UART_SetConfig+0x934>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	f003 0320 	and.w	r3, r3, #32
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d009      	beq.n	800edce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800edba:	4b2a      	ldr	r3, [pc, #168]	@ (800ee64 <UART_SetConfig+0x934>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	08db      	lsrs	r3, r3, #3
 800edc0:	f003 0303 	and.w	r3, r3, #3
 800edc4:	4a24      	ldr	r2, [pc, #144]	@ (800ee58 <UART_SetConfig+0x928>)
 800edc6:	fa22 f303 	lsr.w	r3, r2, r3
 800edca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800edcc:	e00f      	b.n	800edee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800edce:	4b22      	ldr	r3, [pc, #136]	@ (800ee58 <UART_SetConfig+0x928>)
 800edd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800edd2:	e00c      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800edd4:	4b21      	ldr	r3, [pc, #132]	@ (800ee5c <UART_SetConfig+0x92c>)
 800edd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800edd8:	e009      	b.n	800edee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800edda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800edde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ede0:	e005      	b.n	800edee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ede2:	2300      	movs	r3, #0
 800ede4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ede6:	2301      	movs	r3, #1
 800ede8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800edec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800edee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	f000 80e7 	beq.w	800efc4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edfa:	4a19      	ldr	r2, [pc, #100]	@ (800ee60 <UART_SetConfig+0x930>)
 800edfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee00:	461a      	mov	r2, r3
 800ee02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee04:	fbb3 f3f2 	udiv	r3, r3, r2
 800ee08:	005a      	lsls	r2, r3, #1
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	685b      	ldr	r3, [r3, #4]
 800ee0e:	085b      	lsrs	r3, r3, #1
 800ee10:	441a      	add	r2, r3
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee1e:	2b0f      	cmp	r3, #15
 800ee20:	d916      	bls.n	800ee50 <UART_SetConfig+0x920>
 800ee22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee28:	d212      	bcs.n	800ee50 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ee2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee2c:	b29b      	uxth	r3, r3
 800ee2e:	f023 030f 	bic.w	r3, r3, #15
 800ee32:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ee34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee36:	085b      	lsrs	r3, r3, #1
 800ee38:	b29b      	uxth	r3, r3
 800ee3a:	f003 0307 	and.w	r3, r3, #7
 800ee3e:	b29a      	uxth	r2, r3
 800ee40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ee42:	4313      	orrs	r3, r2
 800ee44:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ee4c:	60da      	str	r2, [r3, #12]
 800ee4e:	e0b9      	b.n	800efc4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ee50:	2301      	movs	r3, #1
 800ee52:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ee56:	e0b5      	b.n	800efc4 <UART_SetConfig+0xa94>
 800ee58:	03d09000 	.word	0x03d09000
 800ee5c:	003d0900 	.word	0x003d0900
 800ee60:	08014420 	.word	0x08014420
 800ee64:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ee68:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ee6c:	2b20      	cmp	r3, #32
 800ee6e:	dc49      	bgt.n	800ef04 <UART_SetConfig+0x9d4>
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	db7c      	blt.n	800ef6e <UART_SetConfig+0xa3e>
 800ee74:	2b20      	cmp	r3, #32
 800ee76:	d87a      	bhi.n	800ef6e <UART_SetConfig+0xa3e>
 800ee78:	a201      	add	r2, pc, #4	@ (adr r2, 800ee80 <UART_SetConfig+0x950>)
 800ee7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee7e:	bf00      	nop
 800ee80:	0800ef0b 	.word	0x0800ef0b
 800ee84:	0800ef13 	.word	0x0800ef13
 800ee88:	0800ef6f 	.word	0x0800ef6f
 800ee8c:	0800ef6f 	.word	0x0800ef6f
 800ee90:	0800ef1b 	.word	0x0800ef1b
 800ee94:	0800ef6f 	.word	0x0800ef6f
 800ee98:	0800ef6f 	.word	0x0800ef6f
 800ee9c:	0800ef6f 	.word	0x0800ef6f
 800eea0:	0800ef2b 	.word	0x0800ef2b
 800eea4:	0800ef6f 	.word	0x0800ef6f
 800eea8:	0800ef6f 	.word	0x0800ef6f
 800eeac:	0800ef6f 	.word	0x0800ef6f
 800eeb0:	0800ef6f 	.word	0x0800ef6f
 800eeb4:	0800ef6f 	.word	0x0800ef6f
 800eeb8:	0800ef6f 	.word	0x0800ef6f
 800eebc:	0800ef6f 	.word	0x0800ef6f
 800eec0:	0800ef3b 	.word	0x0800ef3b
 800eec4:	0800ef6f 	.word	0x0800ef6f
 800eec8:	0800ef6f 	.word	0x0800ef6f
 800eecc:	0800ef6f 	.word	0x0800ef6f
 800eed0:	0800ef6f 	.word	0x0800ef6f
 800eed4:	0800ef6f 	.word	0x0800ef6f
 800eed8:	0800ef6f 	.word	0x0800ef6f
 800eedc:	0800ef6f 	.word	0x0800ef6f
 800eee0:	0800ef6f 	.word	0x0800ef6f
 800eee4:	0800ef6f 	.word	0x0800ef6f
 800eee8:	0800ef6f 	.word	0x0800ef6f
 800eeec:	0800ef6f 	.word	0x0800ef6f
 800eef0:	0800ef6f 	.word	0x0800ef6f
 800eef4:	0800ef6f 	.word	0x0800ef6f
 800eef8:	0800ef6f 	.word	0x0800ef6f
 800eefc:	0800ef6f 	.word	0x0800ef6f
 800ef00:	0800ef61 	.word	0x0800ef61
 800ef04:	2b40      	cmp	r3, #64	@ 0x40
 800ef06:	d02e      	beq.n	800ef66 <UART_SetConfig+0xa36>
 800ef08:	e031      	b.n	800ef6e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ef0a:	f7fa f867 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ef0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ef10:	e033      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ef12:	f7fa f879 	bl	8009008 <HAL_RCC_GetPCLK2Freq>
 800ef16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ef18:	e02f      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ef1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7fc f828 	bl	800af74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ef24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef28:	e027      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ef2a:	f107 0318 	add.w	r3, r7, #24
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f7fc f974 	bl	800b21c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ef34:	69fb      	ldr	r3, [r7, #28]
 800ef36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef38:	e01f      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ef3a:	4b2d      	ldr	r3, [pc, #180]	@ (800eff0 <UART_SetConfig+0xac0>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	f003 0320 	and.w	r3, r3, #32
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d009      	beq.n	800ef5a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ef46:	4b2a      	ldr	r3, [pc, #168]	@ (800eff0 <UART_SetConfig+0xac0>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	08db      	lsrs	r3, r3, #3
 800ef4c:	f003 0303 	and.w	r3, r3, #3
 800ef50:	4a28      	ldr	r2, [pc, #160]	@ (800eff4 <UART_SetConfig+0xac4>)
 800ef52:	fa22 f303 	lsr.w	r3, r2, r3
 800ef56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ef58:	e00f      	b.n	800ef7a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ef5a:	4b26      	ldr	r3, [pc, #152]	@ (800eff4 <UART_SetConfig+0xac4>)
 800ef5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef5e:	e00c      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ef60:	4b25      	ldr	r3, [pc, #148]	@ (800eff8 <UART_SetConfig+0xac8>)
 800ef62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef64:	e009      	b.n	800ef7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ef66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef6c:	e005      	b.n	800ef7a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ef72:	2301      	movs	r3, #1
 800ef74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ef78:	bf00      	nop
    }

    if (pclk != 0U)
 800ef7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d021      	beq.n	800efc4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef80:	697b      	ldr	r3, [r7, #20]
 800ef82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef84:	4a1d      	ldr	r2, [pc, #116]	@ (800effc <UART_SetConfig+0xacc>)
 800ef86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef8a:	461a      	mov	r2, r3
 800ef8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef8e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ef92:	697b      	ldr	r3, [r7, #20]
 800ef94:	685b      	ldr	r3, [r3, #4]
 800ef96:	085b      	lsrs	r3, r3, #1
 800ef98:	441a      	add	r2, r3
 800ef9a:	697b      	ldr	r3, [r7, #20]
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800efa2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800efa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efa6:	2b0f      	cmp	r3, #15
 800efa8:	d909      	bls.n	800efbe <UART_SetConfig+0xa8e>
 800efaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efb0:	d205      	bcs.n	800efbe <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800efb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efb4:	b29a      	uxth	r2, r3
 800efb6:	697b      	ldr	r3, [r7, #20]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	60da      	str	r2, [r3, #12]
 800efbc:	e002      	b.n	800efc4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800efbe:	2301      	movs	r3, #1
 800efc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	2201      	movs	r2, #1
 800efc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	2201      	movs	r2, #1
 800efd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	2200      	movs	r2, #0
 800efd8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800efda:	697b      	ldr	r3, [r7, #20]
 800efdc:	2200      	movs	r2, #0
 800efde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800efe0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	3748      	adds	r7, #72	@ 0x48
 800efe8:	46bd      	mov	sp, r7
 800efea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800efee:	bf00      	nop
 800eff0:	58024400 	.word	0x58024400
 800eff4:	03d09000 	.word	0x03d09000
 800eff8:	003d0900 	.word	0x003d0900
 800effc:	08014420 	.word	0x08014420

0800f000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f000:	b480      	push	{r7}
 800f002:	b083      	sub	sp, #12
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f00c:	f003 0308 	and.w	r3, r3, #8
 800f010:	2b00      	cmp	r3, #0
 800f012:	d00a      	beq.n	800f02a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	685b      	ldr	r3, [r3, #4]
 800f01a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	430a      	orrs	r2, r1
 800f028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f02e:	f003 0301 	and.w	r3, r3, #1
 800f032:	2b00      	cmp	r3, #0
 800f034:	d00a      	beq.n	800f04c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	685b      	ldr	r3, [r3, #4]
 800f03c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	430a      	orrs	r2, r1
 800f04a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f050:	f003 0302 	and.w	r3, r3, #2
 800f054:	2b00      	cmp	r3, #0
 800f056:	d00a      	beq.n	800f06e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	430a      	orrs	r2, r1
 800f06c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f072:	f003 0304 	and.w	r3, r3, #4
 800f076:	2b00      	cmp	r3, #0
 800f078:	d00a      	beq.n	800f090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	685b      	ldr	r3, [r3, #4]
 800f080:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	430a      	orrs	r2, r1
 800f08e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f094:	f003 0310 	and.w	r3, r3, #16
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d00a      	beq.n	800f0b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	689b      	ldr	r3, [r3, #8]
 800f0a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	430a      	orrs	r2, r1
 800f0b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0b6:	f003 0320 	and.w	r3, r3, #32
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d00a      	beq.n	800f0d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	430a      	orrs	r2, r1
 800f0d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d01a      	beq.n	800f116 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	685b      	ldr	r3, [r3, #4]
 800f0e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	430a      	orrs	r2, r1
 800f0f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f0fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f0fe:	d10a      	bne.n	800f116 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	685b      	ldr	r3, [r3, #4]
 800f106:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	430a      	orrs	r2, r1
 800f114:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f11a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d00a      	beq.n	800f138 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	685b      	ldr	r3, [r3, #4]
 800f128:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	430a      	orrs	r2, r1
 800f136:	605a      	str	r2, [r3, #4]
  }
}
 800f138:	bf00      	nop
 800f13a:	370c      	adds	r7, #12
 800f13c:	46bd      	mov	sp, r7
 800f13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f142:	4770      	bx	lr

0800f144 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b098      	sub	sp, #96	@ 0x60
 800f148:	af02      	add	r7, sp, #8
 800f14a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2200      	movs	r2, #0
 800f150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f154:	f7f5 fa42 	bl	80045dc <HAL_GetTick>
 800f158:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	f003 0308 	and.w	r3, r3, #8
 800f164:	2b08      	cmp	r3, #8
 800f166:	d12f      	bne.n	800f1c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f168:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f16c:	9300      	str	r3, [sp, #0]
 800f16e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f170:	2200      	movs	r2, #0
 800f172:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	f000 f88e 	bl	800f298 <UART_WaitOnFlagUntilTimeout>
 800f17c:	4603      	mov	r3, r0
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d022      	beq.n	800f1c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f18a:	e853 3f00 	ldrex	r3, [r3]
 800f18e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f192:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f196:	653b      	str	r3, [r7, #80]	@ 0x50
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	461a      	mov	r2, r3
 800f19e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f1a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1a8:	e841 2300 	strex	r3, r2, [r1]
 800f1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f1ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d1e6      	bne.n	800f182 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2220      	movs	r2, #32
 800f1b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	2200      	movs	r2, #0
 800f1c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f1c4:	2303      	movs	r3, #3
 800f1c6:	e063      	b.n	800f290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f003 0304 	and.w	r3, r3, #4
 800f1d2:	2b04      	cmp	r3, #4
 800f1d4:	d149      	bne.n	800f26a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f1d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f1da:	9300      	str	r3, [sp, #0]
 800f1dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f1de:	2200      	movs	r2, #0
 800f1e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f000 f857 	bl	800f298 <UART_WaitOnFlagUntilTimeout>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d03c      	beq.n	800f26a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f8:	e853 3f00 	ldrex	r3, [r3]
 800f1fc:	623b      	str	r3, [r7, #32]
   return(result);
 800f1fe:	6a3b      	ldr	r3, [r7, #32]
 800f200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f204:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	461a      	mov	r2, r3
 800f20c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f20e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f210:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f216:	e841 2300 	strex	r3, r2, [r1]
 800f21a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d1e6      	bne.n	800f1f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	3308      	adds	r3, #8
 800f228:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f22a:	693b      	ldr	r3, [r7, #16]
 800f22c:	e853 3f00 	ldrex	r3, [r3]
 800f230:	60fb      	str	r3, [r7, #12]
   return(result);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	f023 0301 	bic.w	r3, r3, #1
 800f238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	3308      	adds	r3, #8
 800f240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f242:	61fa      	str	r2, [r7, #28]
 800f244:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f246:	69b9      	ldr	r1, [r7, #24]
 800f248:	69fa      	ldr	r2, [r7, #28]
 800f24a:	e841 2300 	strex	r3, r2, [r1]
 800f24e:	617b      	str	r3, [r7, #20]
   return(result);
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d1e5      	bne.n	800f222 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2220      	movs	r2, #32
 800f25a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	2200      	movs	r2, #0
 800f262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f266:	2303      	movs	r3, #3
 800f268:	e012      	b.n	800f290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2220      	movs	r2, #32
 800f26e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	2220      	movs	r2, #32
 800f276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	2200      	movs	r2, #0
 800f27e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	2200      	movs	r2, #0
 800f284:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	2200      	movs	r2, #0
 800f28a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f28e:	2300      	movs	r3, #0
}
 800f290:	4618      	mov	r0, r3
 800f292:	3758      	adds	r7, #88	@ 0x58
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	60f8      	str	r0, [r7, #12]
 800f2a0:	60b9      	str	r1, [r7, #8]
 800f2a2:	603b      	str	r3, [r7, #0]
 800f2a4:	4613      	mov	r3, r2
 800f2a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f2a8:	e04f      	b.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f2aa:	69bb      	ldr	r3, [r7, #24]
 800f2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2b0:	d04b      	beq.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f2b2:	f7f5 f993 	bl	80045dc <HAL_GetTick>
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	1ad3      	subs	r3, r2, r3
 800f2bc:	69ba      	ldr	r2, [r7, #24]
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d302      	bcc.n	800f2c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800f2c2:	69bb      	ldr	r3, [r7, #24]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d101      	bne.n	800f2cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f2c8:	2303      	movs	r3, #3
 800f2ca:	e04e      	b.n	800f36a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f003 0304 	and.w	r3, r3, #4
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d037      	beq.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f2da:	68bb      	ldr	r3, [r7, #8]
 800f2dc:	2b80      	cmp	r3, #128	@ 0x80
 800f2de:	d034      	beq.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	2b40      	cmp	r3, #64	@ 0x40
 800f2e4:	d031      	beq.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	69db      	ldr	r3, [r3, #28]
 800f2ec:	f003 0308 	and.w	r3, r3, #8
 800f2f0:	2b08      	cmp	r3, #8
 800f2f2:	d110      	bne.n	800f316 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	2208      	movs	r2, #8
 800f2fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f2fc:	68f8      	ldr	r0, [r7, #12]
 800f2fe:	f000 f95b 	bl	800f5b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	2208      	movs	r2, #8
 800f306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	2200      	movs	r2, #0
 800f30e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f312:	2301      	movs	r3, #1
 800f314:	e029      	b.n	800f36a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	69db      	ldr	r3, [r3, #28]
 800f31c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f324:	d111      	bne.n	800f34a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f32e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f330:	68f8      	ldr	r0, [r7, #12]
 800f332:	f000 f941 	bl	800f5b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	2220      	movs	r2, #32
 800f33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	2200      	movs	r2, #0
 800f342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f346:	2303      	movs	r3, #3
 800f348:	e00f      	b.n	800f36a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	69da      	ldr	r2, [r3, #28]
 800f350:	68bb      	ldr	r3, [r7, #8]
 800f352:	4013      	ands	r3, r2
 800f354:	68ba      	ldr	r2, [r7, #8]
 800f356:	429a      	cmp	r2, r3
 800f358:	bf0c      	ite	eq
 800f35a:	2301      	moveq	r3, #1
 800f35c:	2300      	movne	r3, #0
 800f35e:	b2db      	uxtb	r3, r3
 800f360:	461a      	mov	r2, r3
 800f362:	79fb      	ldrb	r3, [r7, #7]
 800f364:	429a      	cmp	r2, r3
 800f366:	d0a0      	beq.n	800f2aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f368:	2300      	movs	r3, #0
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	3710      	adds	r7, #16
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
	...

0800f374 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f374:	b480      	push	{r7}
 800f376:	b0a3      	sub	sp, #140	@ 0x8c
 800f378:	af00      	add	r7, sp, #0
 800f37a:	60f8      	str	r0, [r7, #12]
 800f37c:	60b9      	str	r1, [r7, #8]
 800f37e:	4613      	mov	r3, r2
 800f380:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	68ba      	ldr	r2, [r7, #8]
 800f386:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	88fa      	ldrh	r2, [r7, #6]
 800f38c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	88fa      	ldrh	r2, [r7, #6]
 800f394:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	689b      	ldr	r3, [r3, #8]
 800f3a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3a6:	d10e      	bne.n	800f3c6 <UART_Start_Receive_IT+0x52>
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	691b      	ldr	r3, [r3, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d105      	bne.n	800f3bc <UART_Start_Receive_IT+0x48>
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f3b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f3ba:	e02d      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	22ff      	movs	r2, #255	@ 0xff
 800f3c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f3c4:	e028      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	689b      	ldr	r3, [r3, #8]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d10d      	bne.n	800f3ea <UART_Start_Receive_IT+0x76>
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	691b      	ldr	r3, [r3, #16]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d104      	bne.n	800f3e0 <UART_Start_Receive_IT+0x6c>
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	22ff      	movs	r2, #255	@ 0xff
 800f3da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f3de:	e01b      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	227f      	movs	r2, #127	@ 0x7f
 800f3e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f3e8:	e016      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	689b      	ldr	r3, [r3, #8]
 800f3ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f3f2:	d10d      	bne.n	800f410 <UART_Start_Receive_IT+0x9c>
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	691b      	ldr	r3, [r3, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d104      	bne.n	800f406 <UART_Start_Receive_IT+0x92>
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	227f      	movs	r2, #127	@ 0x7f
 800f400:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f404:	e008      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	223f      	movs	r2, #63	@ 0x3f
 800f40a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f40e:	e003      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	2200      	movs	r2, #0
 800f414:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	2200      	movs	r2, #0
 800f41c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	2222      	movs	r2, #34	@ 0x22
 800f424:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	3308      	adds	r3, #8
 800f42e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f430:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f432:	e853 3f00 	ldrex	r3, [r3]
 800f436:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f438:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f43a:	f043 0301 	orr.w	r3, r3, #1
 800f43e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	3308      	adds	r3, #8
 800f448:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f44c:	673a      	str	r2, [r7, #112]	@ 0x70
 800f44e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f450:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f452:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f454:	e841 2300 	strex	r3, r2, [r1]
 800f458:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f45a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1e3      	bne.n	800f428 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f468:	d14f      	bne.n	800f50a <UART_Start_Receive_IT+0x196>
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f470:	88fa      	ldrh	r2, [r7, #6]
 800f472:	429a      	cmp	r2, r3
 800f474:	d349      	bcc.n	800f50a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	689b      	ldr	r3, [r3, #8]
 800f47a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f47e:	d107      	bne.n	800f490 <UART_Start_Receive_IT+0x11c>
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	691b      	ldr	r3, [r3, #16]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d103      	bne.n	800f490 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4a47      	ldr	r2, [pc, #284]	@ (800f5a8 <UART_Start_Receive_IT+0x234>)
 800f48c:	675a      	str	r2, [r3, #116]	@ 0x74
 800f48e:	e002      	b.n	800f496 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	4a46      	ldr	r2, [pc, #280]	@ (800f5ac <UART_Start_Receive_IT+0x238>)
 800f494:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	691b      	ldr	r3, [r3, #16]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d01a      	beq.n	800f4d4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4a6:	e853 3f00 	ldrex	r3, [r3]
 800f4aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f4ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f4b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	461a      	mov	r2, r3
 800f4bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f4c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f4c2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f4c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f4c8:	e841 2300 	strex	r3, r2, [r1]
 800f4cc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f4ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d1e4      	bne.n	800f49e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	3308      	adds	r3, #8
 800f4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4de:	e853 3f00 	ldrex	r3, [r3]
 800f4e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f4e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f4ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	3308      	adds	r3, #8
 800f4f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f4f4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f4f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f4fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4fc:	e841 2300 	strex	r3, r2, [r1]
 800f500:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f504:	2b00      	cmp	r3, #0
 800f506:	d1e5      	bne.n	800f4d4 <UART_Start_Receive_IT+0x160>
 800f508:	e046      	b.n	800f598 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	689b      	ldr	r3, [r3, #8]
 800f50e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f512:	d107      	bne.n	800f524 <UART_Start_Receive_IT+0x1b0>
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	691b      	ldr	r3, [r3, #16]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d103      	bne.n	800f524 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	4a24      	ldr	r2, [pc, #144]	@ (800f5b0 <UART_Start_Receive_IT+0x23c>)
 800f520:	675a      	str	r2, [r3, #116]	@ 0x74
 800f522:	e002      	b.n	800f52a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	4a23      	ldr	r2, [pc, #140]	@ (800f5b4 <UART_Start_Receive_IT+0x240>)
 800f528:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	691b      	ldr	r3, [r3, #16]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d019      	beq.n	800f566 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f53a:	e853 3f00 	ldrex	r3, [r3]
 800f53e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f542:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f546:	677b      	str	r3, [r7, #116]	@ 0x74
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	461a      	mov	r2, r3
 800f54e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f550:	637b      	str	r3, [r7, #52]	@ 0x34
 800f552:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f554:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f556:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f558:	e841 2300 	strex	r3, r2, [r1]
 800f55c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f55e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f560:	2b00      	cmp	r3, #0
 800f562:	d1e6      	bne.n	800f532 <UART_Start_Receive_IT+0x1be>
 800f564:	e018      	b.n	800f598 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	e853 3f00 	ldrex	r3, [r3]
 800f572:	613b      	str	r3, [r7, #16]
   return(result);
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	f043 0320 	orr.w	r3, r3, #32
 800f57a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	461a      	mov	r2, r3
 800f582:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f584:	623b      	str	r3, [r7, #32]
 800f586:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f588:	69f9      	ldr	r1, [r7, #28]
 800f58a:	6a3a      	ldr	r2, [r7, #32]
 800f58c:	e841 2300 	strex	r3, r2, [r1]
 800f590:	61bb      	str	r3, [r7, #24]
   return(result);
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d1e6      	bne.n	800f566 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f598:	2300      	movs	r3, #0
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	378c      	adds	r7, #140	@ 0x8c
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr
 800f5a6:	bf00      	nop
 800f5a8:	08010119 	.word	0x08010119
 800f5ac:	0800fdb5 	.word	0x0800fdb5
 800f5b0:	0800fbfd 	.word	0x0800fbfd
 800f5b4:	0800fa45 	.word	0x0800fa45

0800f5b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f5b8:	b480      	push	{r7}
 800f5ba:	b095      	sub	sp, #84	@ 0x54
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5c8:	e853 3f00 	ldrex	r3, [r3]
 800f5cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f5d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	461a      	mov	r2, r3
 800f5dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5de:	643b      	str	r3, [r7, #64]	@ 0x40
 800f5e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f5e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5e6:	e841 2300 	strex	r3, r2, [r1]
 800f5ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d1e6      	bne.n	800f5c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	3308      	adds	r3, #8
 800f5f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5fa:	6a3b      	ldr	r3, [r7, #32]
 800f5fc:	e853 3f00 	ldrex	r3, [r3]
 800f600:	61fb      	str	r3, [r7, #28]
   return(result);
 800f602:	69fa      	ldr	r2, [r7, #28]
 800f604:	4b1e      	ldr	r3, [pc, #120]	@ (800f680 <UART_EndRxTransfer+0xc8>)
 800f606:	4013      	ands	r3, r2
 800f608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	3308      	adds	r3, #8
 800f610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f612:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f614:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f616:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f618:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f61a:	e841 2300 	strex	r3, r2, [r1]
 800f61e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f622:	2b00      	cmp	r3, #0
 800f624:	d1e5      	bne.n	800f5f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f62a:	2b01      	cmp	r3, #1
 800f62c:	d118      	bne.n	800f660 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	e853 3f00 	ldrex	r3, [r3]
 800f63a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	f023 0310 	bic.w	r3, r3, #16
 800f642:	647b      	str	r3, [r7, #68]	@ 0x44
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	461a      	mov	r2, r3
 800f64a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f64c:	61bb      	str	r3, [r7, #24]
 800f64e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f650:	6979      	ldr	r1, [r7, #20]
 800f652:	69ba      	ldr	r2, [r7, #24]
 800f654:	e841 2300 	strex	r3, r2, [r1]
 800f658:	613b      	str	r3, [r7, #16]
   return(result);
 800f65a:	693b      	ldr	r3, [r7, #16]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1e6      	bne.n	800f62e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2220      	movs	r2, #32
 800f664:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2200      	movs	r2, #0
 800f66c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	2200      	movs	r2, #0
 800f672:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f674:	bf00      	nop
 800f676:	3754      	adds	r7, #84	@ 0x54
 800f678:	46bd      	mov	sp, r7
 800f67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67e:	4770      	bx	lr
 800f680:	effffffe 	.word	0xeffffffe

0800f684 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b084      	sub	sp, #16
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f690:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	2200      	movs	r2, #0
 800f696:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	f7fe ff32 	bl	800e504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f6a0:	bf00      	nop
 800f6a2:	3710      	adds	r7, #16
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	bd80      	pop	{r7, pc}

0800f6a8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b08f      	sub	sp, #60	@ 0x3c
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f6b6:	2b21      	cmp	r3, #33	@ 0x21
 800f6b8:	d14c      	bne.n	800f754 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f6c0:	b29b      	uxth	r3, r3
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d132      	bne.n	800f72c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6cc:	6a3b      	ldr	r3, [r7, #32]
 800f6ce:	e853 3f00 	ldrex	r3, [r3]
 800f6d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6d4:	69fb      	ldr	r3, [r7, #28]
 800f6d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f6da:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	461a      	mov	r2, r3
 800f6e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f6e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6ec:	e841 2300 	strex	r3, r2, [r1]
 800f6f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d1e6      	bne.n	800f6c6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	e853 3f00 	ldrex	r3, [r3]
 800f704:	60bb      	str	r3, [r7, #8]
   return(result);
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f70c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	461a      	mov	r2, r3
 800f714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f716:	61bb      	str	r3, [r7, #24]
 800f718:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f71a:	6979      	ldr	r1, [r7, #20]
 800f71c:	69ba      	ldr	r2, [r7, #24]
 800f71e:	e841 2300 	strex	r3, r2, [r1]
 800f722:	613b      	str	r3, [r7, #16]
   return(result);
 800f724:	693b      	ldr	r3, [r7, #16]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d1e6      	bne.n	800f6f8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f72a:	e013      	b.n	800f754 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f730:	781a      	ldrb	r2, [r3, #0]
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f73c:	1c5a      	adds	r2, r3, #1
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f748:	b29b      	uxth	r3, r3
 800f74a:	3b01      	subs	r3, #1
 800f74c:	b29a      	uxth	r2, r3
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f754:	bf00      	nop
 800f756:	373c      	adds	r7, #60	@ 0x3c
 800f758:	46bd      	mov	sp, r7
 800f75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75e:	4770      	bx	lr

0800f760 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f760:	b480      	push	{r7}
 800f762:	b091      	sub	sp, #68	@ 0x44
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f76e:	2b21      	cmp	r3, #33	@ 0x21
 800f770:	d151      	bne.n	800f816 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f778:	b29b      	uxth	r3, r3
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d132      	bne.n	800f7e4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f786:	e853 3f00 	ldrex	r3, [r3]
 800f78a:	623b      	str	r3, [r7, #32]
   return(result);
 800f78c:	6a3b      	ldr	r3, [r7, #32]
 800f78e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f792:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	461a      	mov	r2, r3
 800f79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f79e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7a4:	e841 2300 	strex	r3, r2, [r1]
 800f7a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d1e6      	bne.n	800f77e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7b6:	693b      	ldr	r3, [r7, #16]
 800f7b8:	e853 3f00 	ldrex	r3, [r3]
 800f7bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	461a      	mov	r2, r3
 800f7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7ce:	61fb      	str	r3, [r7, #28]
 800f7d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d2:	69b9      	ldr	r1, [r7, #24]
 800f7d4:	69fa      	ldr	r2, [r7, #28]
 800f7d6:	e841 2300 	strex	r3, r2, [r1]
 800f7da:	617b      	str	r3, [r7, #20]
   return(result);
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d1e6      	bne.n	800f7b0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f7e2:	e018      	b.n	800f816 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f7ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f7ec:	881b      	ldrh	r3, [r3, #0]
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f7f8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7fe:	1c9a      	adds	r2, r3, #2
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f80a:	b29b      	uxth	r3, r3
 800f80c:	3b01      	subs	r3, #1
 800f80e:	b29a      	uxth	r2, r3
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f816:	bf00      	nop
 800f818:	3744      	adds	r7, #68	@ 0x44
 800f81a:	46bd      	mov	sp, r7
 800f81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f820:	4770      	bx	lr

0800f822 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f822:	b480      	push	{r7}
 800f824:	b091      	sub	sp, #68	@ 0x44
 800f826:	af00      	add	r7, sp, #0
 800f828:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f830:	2b21      	cmp	r3, #33	@ 0x21
 800f832:	d160      	bne.n	800f8f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f83a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f83c:	e057      	b.n	800f8ee <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f844:	b29b      	uxth	r3, r3
 800f846:	2b00      	cmp	r3, #0
 800f848:	d133      	bne.n	800f8b2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	3308      	adds	r3, #8
 800f850:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f854:	e853 3f00 	ldrex	r3, [r3]
 800f858:	623b      	str	r3, [r7, #32]
   return(result);
 800f85a:	6a3b      	ldr	r3, [r7, #32]
 800f85c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f860:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	3308      	adds	r3, #8
 800f868:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f86a:	633a      	str	r2, [r7, #48]	@ 0x30
 800f86c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f86e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f872:	e841 2300 	strex	r3, r2, [r1]
 800f876:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d1e5      	bne.n	800f84a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	e853 3f00 	ldrex	r3, [r3]
 800f88a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f892:	637b      	str	r3, [r7, #52]	@ 0x34
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	461a      	mov	r2, r3
 800f89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f89c:	61fb      	str	r3, [r7, #28]
 800f89e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8a0:	69b9      	ldr	r1, [r7, #24]
 800f8a2:	69fa      	ldr	r2, [r7, #28]
 800f8a4:	e841 2300 	strex	r3, r2, [r1]
 800f8a8:	617b      	str	r3, [r7, #20]
   return(result);
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d1e6      	bne.n	800f87e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f8b0:	e021      	b.n	800f8f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	69db      	ldr	r3, [r3, #28]
 800f8b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d013      	beq.n	800f8e8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8c4:	781a      	ldrb	r2, [r3, #0]
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8d0:	1c5a      	adds	r2, r3, #1
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f8dc:	b29b      	uxth	r3, r3
 800f8de:	3b01      	subs	r3, #1
 800f8e0:	b29a      	uxth	r2, r3
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f8e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8ea:	3b01      	subs	r3, #1
 800f8ec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f8ee:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d1a4      	bne.n	800f83e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f8f4:	e7ff      	b.n	800f8f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f8f6:	bf00      	nop
 800f8f8:	3744      	adds	r7, #68	@ 0x44
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f900:	4770      	bx	lr

0800f902 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f902:	b480      	push	{r7}
 800f904:	b091      	sub	sp, #68	@ 0x44
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f910:	2b21      	cmp	r3, #33	@ 0x21
 800f912:	d165      	bne.n	800f9e0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f91a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f91c:	e05c      	b.n	800f9d8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f924:	b29b      	uxth	r3, r3
 800f926:	2b00      	cmp	r3, #0
 800f928:	d133      	bne.n	800f992 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	3308      	adds	r3, #8
 800f930:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f932:	6a3b      	ldr	r3, [r7, #32]
 800f934:	e853 3f00 	ldrex	r3, [r3]
 800f938:	61fb      	str	r3, [r7, #28]
   return(result);
 800f93a:	69fb      	ldr	r3, [r7, #28]
 800f93c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f940:	637b      	str	r3, [r7, #52]	@ 0x34
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	3308      	adds	r3, #8
 800f948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f94a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f94c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f950:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f952:	e841 2300 	strex	r3, r2, [r1]
 800f956:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d1e5      	bne.n	800f92a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	e853 3f00 	ldrex	r3, [r3]
 800f96a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f972:	633b      	str	r3, [r7, #48]	@ 0x30
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	461a      	mov	r2, r3
 800f97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f97c:	61bb      	str	r3, [r7, #24]
 800f97e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f980:	6979      	ldr	r1, [r7, #20]
 800f982:	69ba      	ldr	r2, [r7, #24]
 800f984:	e841 2300 	strex	r3, r2, [r1]
 800f988:	613b      	str	r3, [r7, #16]
   return(result);
 800f98a:	693b      	ldr	r3, [r7, #16]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d1e6      	bne.n	800f95e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f990:	e026      	b.n	800f9e0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	69db      	ldr	r3, [r3, #28]
 800f998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d018      	beq.n	800f9d2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9a4:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a8:	881b      	ldrh	r3, [r3, #0]
 800f9aa:	461a      	mov	r2, r3
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f9b4:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9ba:	1c9a      	adds	r2, r3, #2
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f9c6:	b29b      	uxth	r3, r3
 800f9c8:	3b01      	subs	r3, #1
 800f9ca:	b29a      	uxth	r2, r3
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f9d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f9d4:	3b01      	subs	r3, #1
 800f9d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f9d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d19f      	bne.n	800f91e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f9de:	e7ff      	b.n	800f9e0 <UART_TxISR_16BIT_FIFOEN+0xde>
 800f9e0:	bf00      	nop
 800f9e2:	3744      	adds	r7, #68	@ 0x44
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr

0800f9ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	b088      	sub	sp, #32
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	e853 3f00 	ldrex	r3, [r3]
 800fa00:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa02:	68bb      	ldr	r3, [r7, #8]
 800fa04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa08:	61fb      	str	r3, [r7, #28]
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	461a      	mov	r2, r3
 800fa10:	69fb      	ldr	r3, [r7, #28]
 800fa12:	61bb      	str	r3, [r7, #24]
 800fa14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa16:	6979      	ldr	r1, [r7, #20]
 800fa18:	69ba      	ldr	r2, [r7, #24]
 800fa1a:	e841 2300 	strex	r3, r2, [r1]
 800fa1e:	613b      	str	r3, [r7, #16]
   return(result);
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d1e6      	bne.n	800f9f4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2220      	movs	r2, #32
 800fa2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	2200      	movs	r2, #0
 800fa32:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f7f3 fffd 	bl	8003a34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fa3a:	bf00      	nop
 800fa3c:	3720      	adds	r7, #32
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}
	...

0800fa44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b09c      	sub	sp, #112	@ 0x70
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fa52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa5c:	2b22      	cmp	r3, #34	@ 0x22
 800fa5e:	f040 80be 	bne.w	800fbde <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fa6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800fa70:	b2d9      	uxtb	r1, r3
 800fa72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fa76:	b2da      	uxtb	r2, r3
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa7c:	400a      	ands	r2, r1
 800fa7e:	b2d2      	uxtb	r2, r2
 800fa80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa86:	1c5a      	adds	r2, r3, #1
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fa92:	b29b      	uxth	r3, r3
 800fa94:	3b01      	subs	r3, #1
 800fa96:	b29a      	uxth	r2, r3
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	f040 80a1 	bne.w	800fbee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fab4:	e853 3f00 	ldrex	r3, [r3]
 800fab8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800faba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fabc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fac0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	461a      	mov	r2, r3
 800fac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800faca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800facc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800face:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fad0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fad2:	e841 2300 	strex	r3, r2, [r1]
 800fad6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d1e6      	bne.n	800faac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	3308      	adds	r3, #8
 800fae4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fae8:	e853 3f00 	ldrex	r3, [r3]
 800faec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800faee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faf0:	f023 0301 	bic.w	r3, r3, #1
 800faf4:	667b      	str	r3, [r7, #100]	@ 0x64
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	3308      	adds	r3, #8
 800fafc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fafe:	647a      	str	r2, [r7, #68]	@ 0x44
 800fb00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb06:	e841 2300 	strex	r3, r2, [r1]
 800fb0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1e5      	bne.n	800fade <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2220      	movs	r2, #32
 800fb16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2200      	movs	r2, #0
 800fb24:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	4a33      	ldr	r2, [pc, #204]	@ (800fbf8 <UART_RxISR_8BIT+0x1b4>)
 800fb2c:	4293      	cmp	r3, r2
 800fb2e:	d01f      	beq.n	800fb70 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	685b      	ldr	r3, [r3, #4]
 800fb36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d018      	beq.n	800fb70 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb46:	e853 3f00 	ldrex	r3, [r3]
 800fb4a:	623b      	str	r3, [r7, #32]
   return(result);
 800fb4c:	6a3b      	ldr	r3, [r7, #32]
 800fb4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fb52:	663b      	str	r3, [r7, #96]	@ 0x60
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	461a      	mov	r2, r3
 800fb5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fb5c:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb64:	e841 2300 	strex	r3, r2, [r1]
 800fb68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d1e6      	bne.n	800fb3e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb74:	2b01      	cmp	r3, #1
 800fb76:	d12e      	bne.n	800fbd6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	e853 3f00 	ldrex	r3, [r3]
 800fb8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	f023 0310 	bic.w	r3, r3, #16
 800fb92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	461a      	mov	r2, r3
 800fb9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fb9c:	61fb      	str	r3, [r7, #28]
 800fb9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fba0:	69b9      	ldr	r1, [r7, #24]
 800fba2:	69fa      	ldr	r2, [r7, #28]
 800fba4:	e841 2300 	strex	r3, r2, [r1]
 800fba8:	617b      	str	r3, [r7, #20]
   return(result);
 800fbaa:	697b      	ldr	r3, [r7, #20]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1e6      	bne.n	800fb7e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	69db      	ldr	r3, [r3, #28]
 800fbb6:	f003 0310 	and.w	r3, r3, #16
 800fbba:	2b10      	cmp	r3, #16
 800fbbc:	d103      	bne.n	800fbc6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	2210      	movs	r2, #16
 800fbc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fbcc:	4619      	mov	r1, r3
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	f7fe fca2 	bl	800e518 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fbd4:	e00b      	b.n	800fbee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f7f3 ff1a 	bl	8003a10 <HAL_UART_RxCpltCallback>
}
 800fbdc:	e007      	b.n	800fbee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	699a      	ldr	r2, [r3, #24]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	f042 0208 	orr.w	r2, r2, #8
 800fbec:	619a      	str	r2, [r3, #24]
}
 800fbee:	bf00      	nop
 800fbf0:	3770      	adds	r7, #112	@ 0x70
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	58000c00 	.word	0x58000c00

0800fbfc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fbfc:	b580      	push	{r7, lr}
 800fbfe:	b09c      	sub	sp, #112	@ 0x70
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fc0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fc14:	2b22      	cmp	r3, #34	@ 0x22
 800fc16:	f040 80be 	bne.w	800fd96 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc28:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800fc2a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800fc2e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fc32:	4013      	ands	r3, r2
 800fc34:	b29a      	uxth	r2, r3
 800fc36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fc38:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc3e:	1c9a      	adds	r2, r3, #2
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc4a:	b29b      	uxth	r3, r3
 800fc4c:	3b01      	subs	r3, #1
 800fc4e:	b29a      	uxth	r2, r3
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc5c:	b29b      	uxth	r3, r3
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	f040 80a1 	bne.w	800fda6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc6c:	e853 3f00 	ldrex	r3, [r3]
 800fc70:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fc72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc78:	667b      	str	r3, [r7, #100]	@ 0x64
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	461a      	mov	r2, r3
 800fc80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fc82:	657b      	str	r3, [r7, #84]	@ 0x54
 800fc84:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fc88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fc8a:	e841 2300 	strex	r3, r2, [r1]
 800fc8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fc90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d1e6      	bne.n	800fc64 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	3308      	adds	r3, #8
 800fc9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fca0:	e853 3f00 	ldrex	r3, [r3]
 800fca4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca8:	f023 0301 	bic.w	r3, r3, #1
 800fcac:	663b      	str	r3, [r7, #96]	@ 0x60
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	3308      	adds	r3, #8
 800fcb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fcb6:	643a      	str	r2, [r7, #64]	@ 0x40
 800fcb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fcbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fcbe:	e841 2300 	strex	r3, r2, [r1]
 800fcc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fcc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d1e5      	bne.n	800fc96 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2220      	movs	r2, #32
 800fcce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2200      	movs	r2, #0
 800fcdc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4a33      	ldr	r2, [pc, #204]	@ (800fdb0 <UART_RxISR_16BIT+0x1b4>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d01f      	beq.n	800fd28 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	685b      	ldr	r3, [r3, #4]
 800fcee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d018      	beq.n	800fd28 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfc:	6a3b      	ldr	r3, [r7, #32]
 800fcfe:	e853 3f00 	ldrex	r3, [r3]
 800fd02:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd04:	69fb      	ldr	r3, [r7, #28]
 800fd06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fd0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	461a      	mov	r2, r3
 800fd12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fd16:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd1c:	e841 2300 	strex	r3, r2, [r1]
 800fd20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d1e6      	bne.n	800fcf6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d12e      	bne.n	800fd8e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	2200      	movs	r2, #0
 800fd34:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	e853 3f00 	ldrex	r3, [r3]
 800fd42:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	f023 0310 	bic.w	r3, r3, #16
 800fd4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	461a      	mov	r2, r3
 800fd52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fd54:	61bb      	str	r3, [r7, #24]
 800fd56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd58:	6979      	ldr	r1, [r7, #20]
 800fd5a:	69ba      	ldr	r2, [r7, #24]
 800fd5c:	e841 2300 	strex	r3, r2, [r1]
 800fd60:	613b      	str	r3, [r7, #16]
   return(result);
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d1e6      	bne.n	800fd36 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	69db      	ldr	r3, [r3, #28]
 800fd6e:	f003 0310 	and.w	r3, r3, #16
 800fd72:	2b10      	cmp	r3, #16
 800fd74:	d103      	bne.n	800fd7e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	2210      	movs	r2, #16
 800fd7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd84:	4619      	mov	r1, r3
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f7fe fbc6 	bl	800e518 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fd8c:	e00b      	b.n	800fda6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800fd8e:	6878      	ldr	r0, [r7, #4]
 800fd90:	f7f3 fe3e 	bl	8003a10 <HAL_UART_RxCpltCallback>
}
 800fd94:	e007      	b.n	800fda6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	699a      	ldr	r2, [r3, #24]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f042 0208 	orr.w	r2, r2, #8
 800fda4:	619a      	str	r2, [r3, #24]
}
 800fda6:	bf00      	nop
 800fda8:	3770      	adds	r7, #112	@ 0x70
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	bd80      	pop	{r7, pc}
 800fdae:	bf00      	nop
 800fdb0:	58000c00 	.word	0x58000c00

0800fdb4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b0ac      	sub	sp, #176	@ 0xb0
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fdc2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	69db      	ldr	r3, [r3, #28]
 800fdcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	689b      	ldr	r3, [r3, #8]
 800fde0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fdea:	2b22      	cmp	r3, #34	@ 0x22
 800fdec:	f040 8181 	bne.w	80100f2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fdf6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fdfa:	e124      	b.n	8010046 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe02:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fe06:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800fe0a:	b2d9      	uxtb	r1, r3
 800fe0c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800fe10:	b2da      	uxtb	r2, r3
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe16:	400a      	ands	r2, r1
 800fe18:	b2d2      	uxtb	r2, r2
 800fe1a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe20:	1c5a      	adds	r2, r3, #1
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	3b01      	subs	r3, #1
 800fe30:	b29a      	uxth	r2, r3
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	69db      	ldr	r3, [r3, #28]
 800fe3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fe42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe46:	f003 0307 	and.w	r3, r3, #7
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d053      	beq.n	800fef6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fe4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe52:	f003 0301 	and.w	r3, r3, #1
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d011      	beq.n	800fe7e <UART_RxISR_8BIT_FIFOEN+0xca>
 800fe5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fe5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d00b      	beq.n	800fe7e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	2201      	movs	r2, #1
 800fe6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe74:	f043 0201 	orr.w	r2, r3, #1
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fe7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe82:	f003 0302 	and.w	r3, r3, #2
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d011      	beq.n	800feae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800fe8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fe8e:	f003 0301 	and.w	r3, r3, #1
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d00b      	beq.n	800feae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	2202      	movs	r2, #2
 800fe9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fea4:	f043 0204 	orr.w	r2, r3, #4
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800feae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800feb2:	f003 0304 	and.w	r3, r3, #4
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d011      	beq.n	800fede <UART_RxISR_8BIT_FIFOEN+0x12a>
 800feba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800febe:	f003 0301 	and.w	r3, r3, #1
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d00b      	beq.n	800fede <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	2204      	movs	r2, #4
 800fecc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fed4:	f043 0202 	orr.w	r2, r3, #2
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d006      	beq.n	800fef6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f7fe fb0b 	bl	800e504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	2200      	movs	r2, #0
 800fef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fefc:	b29b      	uxth	r3, r3
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	f040 80a1 	bne.w	8010046 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ff0c:	e853 3f00 	ldrex	r3, [r3]
 800ff10:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ff12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	461a      	mov	r2, r3
 800ff22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ff26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ff28:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff2a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ff2c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ff2e:	e841 2300 	strex	r3, r2, [r1]
 800ff32:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ff34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d1e4      	bne.n	800ff04 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	3308      	adds	r3, #8
 800ff40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff44:	e853 3f00 	ldrex	r3, [r3]
 800ff48:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ff4a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ff4c:	4b6f      	ldr	r3, [pc, #444]	@ (801010c <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ff4e:	4013      	ands	r3, r2
 800ff50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	3308      	adds	r3, #8
 800ff5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ff5e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ff60:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff62:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ff64:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ff66:	e841 2300 	strex	r3, r2, [r1]
 800ff6a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ff6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d1e3      	bne.n	800ff3a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	2220      	movs	r2, #32
 800ff76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2200      	movs	r2, #0
 800ff84:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	4a61      	ldr	r2, [pc, #388]	@ (8010110 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ff8c:	4293      	cmp	r3, r2
 800ff8e:	d021      	beq.n	800ffd4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	685b      	ldr	r3, [r3, #4]
 800ff96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d01a      	beq.n	800ffd4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ffa6:	e853 3f00 	ldrex	r3, [r3]
 800ffaa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ffac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ffb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	461a      	mov	r2, r3
 800ffbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ffc0:	657b      	str	r3, [r7, #84]	@ 0x54
 800ffc2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffc4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ffc6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ffc8:	e841 2300 	strex	r3, r2, [r1]
 800ffcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ffce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d1e4      	bne.n	800ff9e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ffd8:	2b01      	cmp	r3, #1
 800ffda:	d130      	bne.n	801003e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	2200      	movs	r2, #0
 800ffe0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffea:	e853 3f00 	ldrex	r3, [r3]
 800ffee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff2:	f023 0310 	bic.w	r3, r3, #16
 800fff6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	461a      	mov	r2, r3
 8010000:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010004:	643b      	str	r3, [r7, #64]	@ 0x40
 8010006:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010008:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801000a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801000c:	e841 2300 	strex	r3, r2, [r1]
 8010010:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010014:	2b00      	cmp	r3, #0
 8010016:	d1e4      	bne.n	800ffe2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	69db      	ldr	r3, [r3, #28]
 801001e:	f003 0310 	and.w	r3, r3, #16
 8010022:	2b10      	cmp	r3, #16
 8010024:	d103      	bne.n	801002e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	2210      	movs	r2, #16
 801002c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010034:	4619      	mov	r1, r3
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f7fe fa6e 	bl	800e518 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801003c:	e00e      	b.n	801005c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f7f3 fce6 	bl	8003a10 <HAL_UART_RxCpltCallback>
        break;
 8010044:	e00a      	b.n	801005c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010046:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801004a:	2b00      	cmp	r3, #0
 801004c:	d006      	beq.n	801005c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801004e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010052:	f003 0320 	and.w	r3, r3, #32
 8010056:	2b00      	cmp	r3, #0
 8010058:	f47f aed0 	bne.w	800fdfc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010062:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010066:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801006a:	2b00      	cmp	r3, #0
 801006c:	d049      	beq.n	8010102 <UART_RxISR_8BIT_FIFOEN+0x34e>
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010074:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8010078:	429a      	cmp	r2, r3
 801007a:	d242      	bcs.n	8010102 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	3308      	adds	r3, #8
 8010082:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010084:	6a3b      	ldr	r3, [r7, #32]
 8010086:	e853 3f00 	ldrex	r3, [r3]
 801008a:	61fb      	str	r3, [r7, #28]
   return(result);
 801008c:	69fb      	ldr	r3, [r7, #28]
 801008e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	3308      	adds	r3, #8
 801009c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80100a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80100a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80100a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80100a8:	e841 2300 	strex	r3, r2, [r1]
 80100ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80100ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d1e3      	bne.n	801007c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	4a17      	ldr	r2, [pc, #92]	@ (8010114 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80100b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	e853 3f00 	ldrex	r3, [r3]
 80100c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	f043 0320 	orr.w	r3, r3, #32
 80100ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	461a      	mov	r2, r3
 80100d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80100dc:	61bb      	str	r3, [r7, #24]
 80100de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100e0:	6979      	ldr	r1, [r7, #20]
 80100e2:	69ba      	ldr	r2, [r7, #24]
 80100e4:	e841 2300 	strex	r3, r2, [r1]
 80100e8:	613b      	str	r3, [r7, #16]
   return(result);
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d1e4      	bne.n	80100ba <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80100f0:	e007      	b.n	8010102 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	699a      	ldr	r2, [r3, #24]
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	f042 0208 	orr.w	r2, r2, #8
 8010100:	619a      	str	r2, [r3, #24]
}
 8010102:	bf00      	nop
 8010104:	37b0      	adds	r7, #176	@ 0xb0
 8010106:	46bd      	mov	sp, r7
 8010108:	bd80      	pop	{r7, pc}
 801010a:	bf00      	nop
 801010c:	effffffe 	.word	0xeffffffe
 8010110:	58000c00 	.word	0x58000c00
 8010114:	0800fa45 	.word	0x0800fa45

08010118 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b0ae      	sub	sp, #184	@ 0xb8
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010126:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	69db      	ldr	r3, [r3, #28]
 8010130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	689b      	ldr	r3, [r3, #8]
 8010144:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801014e:	2b22      	cmp	r3, #34	@ 0x22
 8010150:	f040 8185 	bne.w	801045e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801015a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801015e:	e128      	b.n	80103b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010166:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801016e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8010172:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8010176:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801017a:	4013      	ands	r3, r2
 801017c:	b29a      	uxth	r2, r3
 801017e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010182:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010188:	1c9a      	adds	r2, r3, #2
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010194:	b29b      	uxth	r3, r3
 8010196:	3b01      	subs	r3, #1
 8010198:	b29a      	uxth	r2, r3
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	69db      	ldr	r3, [r3, #28]
 80101a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80101aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80101ae:	f003 0307 	and.w	r3, r3, #7
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d053      	beq.n	801025e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80101b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80101ba:	f003 0301 	and.w	r3, r3, #1
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d011      	beq.n	80101e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80101c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d00b      	beq.n	80101e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	2201      	movs	r2, #1
 80101d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101dc:	f043 0201 	orr.w	r2, r3, #1
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80101ea:	f003 0302 	and.w	r3, r3, #2
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d011      	beq.n	8010216 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80101f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80101f6:	f003 0301 	and.w	r3, r3, #1
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d00b      	beq.n	8010216 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	2202      	movs	r2, #2
 8010204:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801020c:	f043 0204 	orr.w	r2, r3, #4
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010216:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801021a:	f003 0304 	and.w	r3, r3, #4
 801021e:	2b00      	cmp	r3, #0
 8010220:	d011      	beq.n	8010246 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010222:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010226:	f003 0301 	and.w	r3, r3, #1
 801022a:	2b00      	cmp	r3, #0
 801022c:	d00b      	beq.n	8010246 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	2204      	movs	r2, #4
 8010234:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801023c:	f043 0202 	orr.w	r2, r3, #2
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801024c:	2b00      	cmp	r3, #0
 801024e:	d006      	beq.n	801025e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010250:	6878      	ldr	r0, [r7, #4]
 8010252:	f7fe f957 	bl	800e504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	2200      	movs	r2, #0
 801025a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010264:	b29b      	uxth	r3, r3
 8010266:	2b00      	cmp	r3, #0
 8010268:	f040 80a3 	bne.w	80103b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010274:	e853 3f00 	ldrex	r3, [r3]
 8010278:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801027a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801027c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010280:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	461a      	mov	r2, r3
 801028a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801028e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010292:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010294:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010296:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801029a:	e841 2300 	strex	r3, r2, [r1]
 801029e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80102a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1e2      	bne.n	801026c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	3308      	adds	r3, #8
 80102ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102b0:	e853 3f00 	ldrex	r3, [r3]
 80102b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80102b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80102b8:	4b6f      	ldr	r3, [pc, #444]	@ (8010478 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80102ba:	4013      	ands	r3, r2
 80102bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	3308      	adds	r3, #8
 80102c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80102ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80102cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80102d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80102d2:	e841 2300 	strex	r3, r2, [r1]
 80102d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80102d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d1e3      	bne.n	80102a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	2220      	movs	r2, #32
 80102e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2200      	movs	r2, #0
 80102ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2200      	movs	r2, #0
 80102f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	4a61      	ldr	r2, [pc, #388]	@ (801047c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80102f8:	4293      	cmp	r3, r2
 80102fa:	d021      	beq.n	8010340 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010306:	2b00      	cmp	r3, #0
 8010308:	d01a      	beq.n	8010340 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010312:	e853 3f00 	ldrex	r3, [r3]
 8010316:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010318:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801031a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801031e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	461a      	mov	r2, r3
 8010328:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801032c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801032e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010330:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010332:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010334:	e841 2300 	strex	r3, r2, [r1]
 8010338:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801033a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801033c:	2b00      	cmp	r3, #0
 801033e:	d1e4      	bne.n	801030a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010344:	2b01      	cmp	r3, #1
 8010346:	d130      	bne.n	80103aa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	2200      	movs	r2, #0
 801034c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010356:	e853 3f00 	ldrex	r3, [r3]
 801035a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801035c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801035e:	f023 0310 	bic.w	r3, r3, #16
 8010362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	461a      	mov	r2, r3
 801036c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010370:	647b      	str	r3, [r7, #68]	@ 0x44
 8010372:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010374:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010378:	e841 2300 	strex	r3, r2, [r1]
 801037c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801037e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010380:	2b00      	cmp	r3, #0
 8010382:	d1e4      	bne.n	801034e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	69db      	ldr	r3, [r3, #28]
 801038a:	f003 0310 	and.w	r3, r3, #16
 801038e:	2b10      	cmp	r3, #16
 8010390:	d103      	bne.n	801039a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	2210      	movs	r2, #16
 8010398:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80103a0:	4619      	mov	r1, r3
 80103a2:	6878      	ldr	r0, [r7, #4]
 80103a4:	f7fe f8b8 	bl	800e518 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80103a8:	e00e      	b.n	80103c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80103aa:	6878      	ldr	r0, [r7, #4]
 80103ac:	f7f3 fb30 	bl	8003a10 <HAL_UART_RxCpltCallback>
        break;
 80103b0:	e00a      	b.n	80103c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80103b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d006      	beq.n	80103c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80103ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80103be:	f003 0320 	and.w	r3, r3, #32
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	f47f aecc 	bne.w	8010160 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80103ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80103d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d049      	beq.n	801046e <UART_RxISR_16BIT_FIFOEN+0x356>
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80103e0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d242      	bcs.n	801046e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	3308      	adds	r3, #8
 80103ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103f2:	e853 3f00 	ldrex	r3, [r3]
 80103f6:	623b      	str	r3, [r7, #32]
   return(result);
 80103f8:	6a3b      	ldr	r3, [r7, #32]
 80103fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80103fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	3308      	adds	r3, #8
 8010408:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801040c:	633a      	str	r2, [r7, #48]	@ 0x30
 801040e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010410:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010414:	e841 2300 	strex	r3, r2, [r1]
 8010418:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801041a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801041c:	2b00      	cmp	r3, #0
 801041e:	d1e3      	bne.n	80103e8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	4a17      	ldr	r2, [pc, #92]	@ (8010480 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8010424:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801042c:	693b      	ldr	r3, [r7, #16]
 801042e:	e853 3f00 	ldrex	r3, [r3]
 8010432:	60fb      	str	r3, [r7, #12]
   return(result);
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	f043 0320 	orr.w	r3, r3, #32
 801043a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	461a      	mov	r2, r3
 8010444:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010448:	61fb      	str	r3, [r7, #28]
 801044a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801044c:	69b9      	ldr	r1, [r7, #24]
 801044e:	69fa      	ldr	r2, [r7, #28]
 8010450:	e841 2300 	strex	r3, r2, [r1]
 8010454:	617b      	str	r3, [r7, #20]
   return(result);
 8010456:	697b      	ldr	r3, [r7, #20]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d1e4      	bne.n	8010426 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801045c:	e007      	b.n	801046e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	699a      	ldr	r2, [r3, #24]
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	f042 0208 	orr.w	r2, r2, #8
 801046c:	619a      	str	r2, [r3, #24]
}
 801046e:	bf00      	nop
 8010470:	37b8      	adds	r7, #184	@ 0xb8
 8010472:	46bd      	mov	sp, r7
 8010474:	bd80      	pop	{r7, pc}
 8010476:	bf00      	nop
 8010478:	effffffe 	.word	0xeffffffe
 801047c:	58000c00 	.word	0x58000c00
 8010480:	0800fbfd 	.word	0x0800fbfd

08010484 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010484:	b480      	push	{r7}
 8010486:	b083      	sub	sp, #12
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801048c:	bf00      	nop
 801048e:	370c      	adds	r7, #12
 8010490:	46bd      	mov	sp, r7
 8010492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010496:	4770      	bx	lr

08010498 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010498:	b480      	push	{r7}
 801049a:	b083      	sub	sp, #12
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80104a0:	bf00      	nop
 80104a2:	370c      	adds	r7, #12
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr

080104ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80104ac:	b480      	push	{r7}
 80104ae:	b083      	sub	sp, #12
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80104b4:	bf00      	nop
 80104b6:	370c      	adds	r7, #12
 80104b8:	46bd      	mov	sp, r7
 80104ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104be:	4770      	bx	lr

080104c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80104c0:	b480      	push	{r7}
 80104c2:	b085      	sub	sp, #20
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80104ce:	2b01      	cmp	r3, #1
 80104d0:	d101      	bne.n	80104d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80104d2:	2302      	movs	r3, #2
 80104d4:	e027      	b.n	8010526 <HAL_UARTEx_DisableFifoMode+0x66>
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	2201      	movs	r2, #1
 80104da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	2224      	movs	r2, #36	@ 0x24
 80104e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	681a      	ldr	r2, [r3, #0]
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	f022 0201 	bic.w	r2, r2, #1
 80104fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010504:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2200      	movs	r2, #0
 801050a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	68fa      	ldr	r2, [r7, #12]
 8010512:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2220      	movs	r2, #32
 8010518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2200      	movs	r2, #0
 8010520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010524:	2300      	movs	r3, #0
}
 8010526:	4618      	mov	r0, r3
 8010528:	3714      	adds	r7, #20
 801052a:	46bd      	mov	sp, r7
 801052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010530:	4770      	bx	lr

08010532 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010532:	b580      	push	{r7, lr}
 8010534:	b084      	sub	sp, #16
 8010536:	af00      	add	r7, sp, #0
 8010538:	6078      	str	r0, [r7, #4]
 801053a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010542:	2b01      	cmp	r3, #1
 8010544:	d101      	bne.n	801054a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010546:	2302      	movs	r3, #2
 8010548:	e02d      	b.n	80105a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	2201      	movs	r2, #1
 801054e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2224      	movs	r2, #36	@ 0x24
 8010556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	f022 0201 	bic.w	r2, r2, #1
 8010570:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	689b      	ldr	r3, [r3, #8]
 8010578:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	683a      	ldr	r2, [r7, #0]
 8010582:	430a      	orrs	r2, r1
 8010584:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010586:	6878      	ldr	r0, [r7, #4]
 8010588:	f000 f850 	bl	801062c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	68fa      	ldr	r2, [r7, #12]
 8010592:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2220      	movs	r2, #32
 8010598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2200      	movs	r2, #0
 80105a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80105a4:	2300      	movs	r3, #0
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3710      	adds	r7, #16
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}

080105ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80105ae:	b580      	push	{r7, lr}
 80105b0:	b084      	sub	sp, #16
 80105b2:	af00      	add	r7, sp, #0
 80105b4:	6078      	str	r0, [r7, #4]
 80105b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80105be:	2b01      	cmp	r3, #1
 80105c0:	d101      	bne.n	80105c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80105c2:	2302      	movs	r3, #2
 80105c4:	e02d      	b.n	8010622 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	2201      	movs	r2, #1
 80105ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	2224      	movs	r2, #36	@ 0x24
 80105d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	681a      	ldr	r2, [r3, #0]
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	f022 0201 	bic.w	r2, r2, #1
 80105ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	689b      	ldr	r3, [r3, #8]
 80105f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	683a      	ldr	r2, [r7, #0]
 80105fe:	430a      	orrs	r2, r1
 8010600:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010602:	6878      	ldr	r0, [r7, #4]
 8010604:	f000 f812 	bl	801062c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	68fa      	ldr	r2, [r7, #12]
 801060e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	2220      	movs	r2, #32
 8010614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	2200      	movs	r2, #0
 801061c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010620:	2300      	movs	r3, #0
}
 8010622:	4618      	mov	r0, r3
 8010624:	3710      	adds	r7, #16
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}
	...

0801062c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801062c:	b480      	push	{r7}
 801062e:	b085      	sub	sp, #20
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010638:	2b00      	cmp	r3, #0
 801063a:	d108      	bne.n	801064e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2201      	movs	r2, #1
 8010640:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	2201      	movs	r2, #1
 8010648:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801064c:	e031      	b.n	80106b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801064e:	2310      	movs	r3, #16
 8010650:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010652:	2310      	movs	r3, #16
 8010654:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	689b      	ldr	r3, [r3, #8]
 801065c:	0e5b      	lsrs	r3, r3, #25
 801065e:	b2db      	uxtb	r3, r3
 8010660:	f003 0307 	and.w	r3, r3, #7
 8010664:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	689b      	ldr	r3, [r3, #8]
 801066c:	0f5b      	lsrs	r3, r3, #29
 801066e:	b2db      	uxtb	r3, r3
 8010670:	f003 0307 	and.w	r3, r3, #7
 8010674:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010676:	7bbb      	ldrb	r3, [r7, #14]
 8010678:	7b3a      	ldrb	r2, [r7, #12]
 801067a:	4911      	ldr	r1, [pc, #68]	@ (80106c0 <UARTEx_SetNbDataToProcess+0x94>)
 801067c:	5c8a      	ldrb	r2, [r1, r2]
 801067e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010682:	7b3a      	ldrb	r2, [r7, #12]
 8010684:	490f      	ldr	r1, [pc, #60]	@ (80106c4 <UARTEx_SetNbDataToProcess+0x98>)
 8010686:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010688:	fb93 f3f2 	sdiv	r3, r3, r2
 801068c:	b29a      	uxth	r2, r3
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010694:	7bfb      	ldrb	r3, [r7, #15]
 8010696:	7b7a      	ldrb	r2, [r7, #13]
 8010698:	4909      	ldr	r1, [pc, #36]	@ (80106c0 <UARTEx_SetNbDataToProcess+0x94>)
 801069a:	5c8a      	ldrb	r2, [r1, r2]
 801069c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80106a0:	7b7a      	ldrb	r2, [r7, #13]
 80106a2:	4908      	ldr	r1, [pc, #32]	@ (80106c4 <UARTEx_SetNbDataToProcess+0x98>)
 80106a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80106a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80106aa:	b29a      	uxth	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80106b2:	bf00      	nop
 80106b4:	3714      	adds	r7, #20
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr
 80106be:	bf00      	nop
 80106c0:	08014438 	.word	0x08014438
 80106c4:	08014440 	.word	0x08014440

080106c8 <malloc>:
 80106c8:	4b02      	ldr	r3, [pc, #8]	@ (80106d4 <malloc+0xc>)
 80106ca:	4601      	mov	r1, r0
 80106cc:	6818      	ldr	r0, [r3, #0]
 80106ce:	f000 b82d 	b.w	801072c <_malloc_r>
 80106d2:	bf00      	nop
 80106d4:	240001d4 	.word	0x240001d4

080106d8 <free>:
 80106d8:	4b02      	ldr	r3, [pc, #8]	@ (80106e4 <free+0xc>)
 80106da:	4601      	mov	r1, r0
 80106dc:	6818      	ldr	r0, [r3, #0]
 80106de:	f001 be5d 	b.w	801239c <_free_r>
 80106e2:	bf00      	nop
 80106e4:	240001d4 	.word	0x240001d4

080106e8 <sbrk_aligned>:
 80106e8:	b570      	push	{r4, r5, r6, lr}
 80106ea:	4e0f      	ldr	r6, [pc, #60]	@ (8010728 <sbrk_aligned+0x40>)
 80106ec:	460c      	mov	r4, r1
 80106ee:	6831      	ldr	r1, [r6, #0]
 80106f0:	4605      	mov	r5, r0
 80106f2:	b911      	cbnz	r1, 80106fa <sbrk_aligned+0x12>
 80106f4:	f001 f806 	bl	8011704 <_sbrk_r>
 80106f8:	6030      	str	r0, [r6, #0]
 80106fa:	4621      	mov	r1, r4
 80106fc:	4628      	mov	r0, r5
 80106fe:	f001 f801 	bl	8011704 <_sbrk_r>
 8010702:	1c43      	adds	r3, r0, #1
 8010704:	d103      	bne.n	801070e <sbrk_aligned+0x26>
 8010706:	f04f 34ff 	mov.w	r4, #4294967295
 801070a:	4620      	mov	r0, r4
 801070c:	bd70      	pop	{r4, r5, r6, pc}
 801070e:	1cc4      	adds	r4, r0, #3
 8010710:	f024 0403 	bic.w	r4, r4, #3
 8010714:	42a0      	cmp	r0, r4
 8010716:	d0f8      	beq.n	801070a <sbrk_aligned+0x22>
 8010718:	1a21      	subs	r1, r4, r0
 801071a:	4628      	mov	r0, r5
 801071c:	f000 fff2 	bl	8011704 <_sbrk_r>
 8010720:	3001      	adds	r0, #1
 8010722:	d1f2      	bne.n	801070a <sbrk_aligned+0x22>
 8010724:	e7ef      	b.n	8010706 <sbrk_aligned+0x1e>
 8010726:	bf00      	nop
 8010728:	240008c8 	.word	0x240008c8

0801072c <_malloc_r>:
 801072c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010730:	1ccd      	adds	r5, r1, #3
 8010732:	f025 0503 	bic.w	r5, r5, #3
 8010736:	3508      	adds	r5, #8
 8010738:	2d0c      	cmp	r5, #12
 801073a:	bf38      	it	cc
 801073c:	250c      	movcc	r5, #12
 801073e:	2d00      	cmp	r5, #0
 8010740:	4606      	mov	r6, r0
 8010742:	db01      	blt.n	8010748 <_malloc_r+0x1c>
 8010744:	42a9      	cmp	r1, r5
 8010746:	d904      	bls.n	8010752 <_malloc_r+0x26>
 8010748:	230c      	movs	r3, #12
 801074a:	6033      	str	r3, [r6, #0]
 801074c:	2000      	movs	r0, #0
 801074e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010752:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010828 <_malloc_r+0xfc>
 8010756:	f000 f869 	bl	801082c <__malloc_lock>
 801075a:	f8d8 3000 	ldr.w	r3, [r8]
 801075e:	461c      	mov	r4, r3
 8010760:	bb44      	cbnz	r4, 80107b4 <_malloc_r+0x88>
 8010762:	4629      	mov	r1, r5
 8010764:	4630      	mov	r0, r6
 8010766:	f7ff ffbf 	bl	80106e8 <sbrk_aligned>
 801076a:	1c43      	adds	r3, r0, #1
 801076c:	4604      	mov	r4, r0
 801076e:	d158      	bne.n	8010822 <_malloc_r+0xf6>
 8010770:	f8d8 4000 	ldr.w	r4, [r8]
 8010774:	4627      	mov	r7, r4
 8010776:	2f00      	cmp	r7, #0
 8010778:	d143      	bne.n	8010802 <_malloc_r+0xd6>
 801077a:	2c00      	cmp	r4, #0
 801077c:	d04b      	beq.n	8010816 <_malloc_r+0xea>
 801077e:	6823      	ldr	r3, [r4, #0]
 8010780:	4639      	mov	r1, r7
 8010782:	4630      	mov	r0, r6
 8010784:	eb04 0903 	add.w	r9, r4, r3
 8010788:	f000 ffbc 	bl	8011704 <_sbrk_r>
 801078c:	4581      	cmp	r9, r0
 801078e:	d142      	bne.n	8010816 <_malloc_r+0xea>
 8010790:	6821      	ldr	r1, [r4, #0]
 8010792:	1a6d      	subs	r5, r5, r1
 8010794:	4629      	mov	r1, r5
 8010796:	4630      	mov	r0, r6
 8010798:	f7ff ffa6 	bl	80106e8 <sbrk_aligned>
 801079c:	3001      	adds	r0, #1
 801079e:	d03a      	beq.n	8010816 <_malloc_r+0xea>
 80107a0:	6823      	ldr	r3, [r4, #0]
 80107a2:	442b      	add	r3, r5
 80107a4:	6023      	str	r3, [r4, #0]
 80107a6:	f8d8 3000 	ldr.w	r3, [r8]
 80107aa:	685a      	ldr	r2, [r3, #4]
 80107ac:	bb62      	cbnz	r2, 8010808 <_malloc_r+0xdc>
 80107ae:	f8c8 7000 	str.w	r7, [r8]
 80107b2:	e00f      	b.n	80107d4 <_malloc_r+0xa8>
 80107b4:	6822      	ldr	r2, [r4, #0]
 80107b6:	1b52      	subs	r2, r2, r5
 80107b8:	d420      	bmi.n	80107fc <_malloc_r+0xd0>
 80107ba:	2a0b      	cmp	r2, #11
 80107bc:	d917      	bls.n	80107ee <_malloc_r+0xc2>
 80107be:	1961      	adds	r1, r4, r5
 80107c0:	42a3      	cmp	r3, r4
 80107c2:	6025      	str	r5, [r4, #0]
 80107c4:	bf18      	it	ne
 80107c6:	6059      	strne	r1, [r3, #4]
 80107c8:	6863      	ldr	r3, [r4, #4]
 80107ca:	bf08      	it	eq
 80107cc:	f8c8 1000 	streq.w	r1, [r8]
 80107d0:	5162      	str	r2, [r4, r5]
 80107d2:	604b      	str	r3, [r1, #4]
 80107d4:	4630      	mov	r0, r6
 80107d6:	f000 f82f 	bl	8010838 <__malloc_unlock>
 80107da:	f104 000b 	add.w	r0, r4, #11
 80107de:	1d23      	adds	r3, r4, #4
 80107e0:	f020 0007 	bic.w	r0, r0, #7
 80107e4:	1ac2      	subs	r2, r0, r3
 80107e6:	bf1c      	itt	ne
 80107e8:	1a1b      	subne	r3, r3, r0
 80107ea:	50a3      	strne	r3, [r4, r2]
 80107ec:	e7af      	b.n	801074e <_malloc_r+0x22>
 80107ee:	6862      	ldr	r2, [r4, #4]
 80107f0:	42a3      	cmp	r3, r4
 80107f2:	bf0c      	ite	eq
 80107f4:	f8c8 2000 	streq.w	r2, [r8]
 80107f8:	605a      	strne	r2, [r3, #4]
 80107fa:	e7eb      	b.n	80107d4 <_malloc_r+0xa8>
 80107fc:	4623      	mov	r3, r4
 80107fe:	6864      	ldr	r4, [r4, #4]
 8010800:	e7ae      	b.n	8010760 <_malloc_r+0x34>
 8010802:	463c      	mov	r4, r7
 8010804:	687f      	ldr	r7, [r7, #4]
 8010806:	e7b6      	b.n	8010776 <_malloc_r+0x4a>
 8010808:	461a      	mov	r2, r3
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	42a3      	cmp	r3, r4
 801080e:	d1fb      	bne.n	8010808 <_malloc_r+0xdc>
 8010810:	2300      	movs	r3, #0
 8010812:	6053      	str	r3, [r2, #4]
 8010814:	e7de      	b.n	80107d4 <_malloc_r+0xa8>
 8010816:	230c      	movs	r3, #12
 8010818:	6033      	str	r3, [r6, #0]
 801081a:	4630      	mov	r0, r6
 801081c:	f000 f80c 	bl	8010838 <__malloc_unlock>
 8010820:	e794      	b.n	801074c <_malloc_r+0x20>
 8010822:	6005      	str	r5, [r0, #0]
 8010824:	e7d6      	b.n	80107d4 <_malloc_r+0xa8>
 8010826:	bf00      	nop
 8010828:	240008cc 	.word	0x240008cc

0801082c <__malloc_lock>:
 801082c:	4801      	ldr	r0, [pc, #4]	@ (8010834 <__malloc_lock+0x8>)
 801082e:	f000 bfb6 	b.w	801179e <__retarget_lock_acquire_recursive>
 8010832:	bf00      	nop
 8010834:	24000a10 	.word	0x24000a10

08010838 <__malloc_unlock>:
 8010838:	4801      	ldr	r0, [pc, #4]	@ (8010840 <__malloc_unlock+0x8>)
 801083a:	f000 bfb1 	b.w	80117a0 <__retarget_lock_release_recursive>
 801083e:	bf00      	nop
 8010840:	24000a10 	.word	0x24000a10

08010844 <realloc>:
 8010844:	4b02      	ldr	r3, [pc, #8]	@ (8010850 <realloc+0xc>)
 8010846:	460a      	mov	r2, r1
 8010848:	4601      	mov	r1, r0
 801084a:	6818      	ldr	r0, [r3, #0]
 801084c:	f000 b802 	b.w	8010854 <_realloc_r>
 8010850:	240001d4 	.word	0x240001d4

08010854 <_realloc_r>:
 8010854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010858:	4607      	mov	r7, r0
 801085a:	4614      	mov	r4, r2
 801085c:	460d      	mov	r5, r1
 801085e:	b921      	cbnz	r1, 801086a <_realloc_r+0x16>
 8010860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010864:	4611      	mov	r1, r2
 8010866:	f7ff bf61 	b.w	801072c <_malloc_r>
 801086a:	b92a      	cbnz	r2, 8010878 <_realloc_r+0x24>
 801086c:	f001 fd96 	bl	801239c <_free_r>
 8010870:	4625      	mov	r5, r4
 8010872:	4628      	mov	r0, r5
 8010874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010878:	f002 f966 	bl	8012b48 <_malloc_usable_size_r>
 801087c:	4284      	cmp	r4, r0
 801087e:	4606      	mov	r6, r0
 8010880:	d802      	bhi.n	8010888 <_realloc_r+0x34>
 8010882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010886:	d8f4      	bhi.n	8010872 <_realloc_r+0x1e>
 8010888:	4621      	mov	r1, r4
 801088a:	4638      	mov	r0, r7
 801088c:	f7ff ff4e 	bl	801072c <_malloc_r>
 8010890:	4680      	mov	r8, r0
 8010892:	b908      	cbnz	r0, 8010898 <_realloc_r+0x44>
 8010894:	4645      	mov	r5, r8
 8010896:	e7ec      	b.n	8010872 <_realloc_r+0x1e>
 8010898:	42b4      	cmp	r4, r6
 801089a:	4622      	mov	r2, r4
 801089c:	4629      	mov	r1, r5
 801089e:	bf28      	it	cs
 80108a0:	4632      	movcs	r2, r6
 80108a2:	f000 ff86 	bl	80117b2 <memcpy>
 80108a6:	4629      	mov	r1, r5
 80108a8:	4638      	mov	r0, r7
 80108aa:	f001 fd77 	bl	801239c <_free_r>
 80108ae:	e7f1      	b.n	8010894 <_realloc_r+0x40>

080108b0 <__cvt>:
 80108b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108b2:	ed2d 8b02 	vpush	{d8}
 80108b6:	eeb0 8b40 	vmov.f64	d8, d0
 80108ba:	b085      	sub	sp, #20
 80108bc:	4617      	mov	r7, r2
 80108be:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80108c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80108c2:	ee18 2a90 	vmov	r2, s17
 80108c6:	f025 0520 	bic.w	r5, r5, #32
 80108ca:	2a00      	cmp	r2, #0
 80108cc:	bfb6      	itet	lt
 80108ce:	222d      	movlt	r2, #45	@ 0x2d
 80108d0:	2200      	movge	r2, #0
 80108d2:	eeb1 8b40 	vneglt.f64	d8, d0
 80108d6:	2d46      	cmp	r5, #70	@ 0x46
 80108d8:	460c      	mov	r4, r1
 80108da:	701a      	strb	r2, [r3, #0]
 80108dc:	d004      	beq.n	80108e8 <__cvt+0x38>
 80108de:	2d45      	cmp	r5, #69	@ 0x45
 80108e0:	d100      	bne.n	80108e4 <__cvt+0x34>
 80108e2:	3401      	adds	r4, #1
 80108e4:	2102      	movs	r1, #2
 80108e6:	e000      	b.n	80108ea <__cvt+0x3a>
 80108e8:	2103      	movs	r1, #3
 80108ea:	ab03      	add	r3, sp, #12
 80108ec:	9301      	str	r3, [sp, #4]
 80108ee:	ab02      	add	r3, sp, #8
 80108f0:	9300      	str	r3, [sp, #0]
 80108f2:	4622      	mov	r2, r4
 80108f4:	4633      	mov	r3, r6
 80108f6:	eeb0 0b48 	vmov.f64	d0, d8
 80108fa:	f000 fff1 	bl	80118e0 <_dtoa_r>
 80108fe:	2d47      	cmp	r5, #71	@ 0x47
 8010900:	d114      	bne.n	801092c <__cvt+0x7c>
 8010902:	07fb      	lsls	r3, r7, #31
 8010904:	d50a      	bpl.n	801091c <__cvt+0x6c>
 8010906:	1902      	adds	r2, r0, r4
 8010908:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801090c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010910:	bf08      	it	eq
 8010912:	9203      	streq	r2, [sp, #12]
 8010914:	2130      	movs	r1, #48	@ 0x30
 8010916:	9b03      	ldr	r3, [sp, #12]
 8010918:	4293      	cmp	r3, r2
 801091a:	d319      	bcc.n	8010950 <__cvt+0xa0>
 801091c:	9b03      	ldr	r3, [sp, #12]
 801091e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010920:	1a1b      	subs	r3, r3, r0
 8010922:	6013      	str	r3, [r2, #0]
 8010924:	b005      	add	sp, #20
 8010926:	ecbd 8b02 	vpop	{d8}
 801092a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801092c:	2d46      	cmp	r5, #70	@ 0x46
 801092e:	eb00 0204 	add.w	r2, r0, r4
 8010932:	d1e9      	bne.n	8010908 <__cvt+0x58>
 8010934:	7803      	ldrb	r3, [r0, #0]
 8010936:	2b30      	cmp	r3, #48	@ 0x30
 8010938:	d107      	bne.n	801094a <__cvt+0x9a>
 801093a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801093e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010942:	bf1c      	itt	ne
 8010944:	f1c4 0401 	rsbne	r4, r4, #1
 8010948:	6034      	strne	r4, [r6, #0]
 801094a:	6833      	ldr	r3, [r6, #0]
 801094c:	441a      	add	r2, r3
 801094e:	e7db      	b.n	8010908 <__cvt+0x58>
 8010950:	1c5c      	adds	r4, r3, #1
 8010952:	9403      	str	r4, [sp, #12]
 8010954:	7019      	strb	r1, [r3, #0]
 8010956:	e7de      	b.n	8010916 <__cvt+0x66>

08010958 <__exponent>:
 8010958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801095a:	2900      	cmp	r1, #0
 801095c:	bfba      	itte	lt
 801095e:	4249      	neglt	r1, r1
 8010960:	232d      	movlt	r3, #45	@ 0x2d
 8010962:	232b      	movge	r3, #43	@ 0x2b
 8010964:	2909      	cmp	r1, #9
 8010966:	7002      	strb	r2, [r0, #0]
 8010968:	7043      	strb	r3, [r0, #1]
 801096a:	dd29      	ble.n	80109c0 <__exponent+0x68>
 801096c:	f10d 0307 	add.w	r3, sp, #7
 8010970:	461d      	mov	r5, r3
 8010972:	270a      	movs	r7, #10
 8010974:	461a      	mov	r2, r3
 8010976:	fbb1 f6f7 	udiv	r6, r1, r7
 801097a:	fb07 1416 	mls	r4, r7, r6, r1
 801097e:	3430      	adds	r4, #48	@ 0x30
 8010980:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010984:	460c      	mov	r4, r1
 8010986:	2c63      	cmp	r4, #99	@ 0x63
 8010988:	f103 33ff 	add.w	r3, r3, #4294967295
 801098c:	4631      	mov	r1, r6
 801098e:	dcf1      	bgt.n	8010974 <__exponent+0x1c>
 8010990:	3130      	adds	r1, #48	@ 0x30
 8010992:	1e94      	subs	r4, r2, #2
 8010994:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010998:	1c41      	adds	r1, r0, #1
 801099a:	4623      	mov	r3, r4
 801099c:	42ab      	cmp	r3, r5
 801099e:	d30a      	bcc.n	80109b6 <__exponent+0x5e>
 80109a0:	f10d 0309 	add.w	r3, sp, #9
 80109a4:	1a9b      	subs	r3, r3, r2
 80109a6:	42ac      	cmp	r4, r5
 80109a8:	bf88      	it	hi
 80109aa:	2300      	movhi	r3, #0
 80109ac:	3302      	adds	r3, #2
 80109ae:	4403      	add	r3, r0
 80109b0:	1a18      	subs	r0, r3, r0
 80109b2:	b003      	add	sp, #12
 80109b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109b6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80109ba:	f801 6f01 	strb.w	r6, [r1, #1]!
 80109be:	e7ed      	b.n	801099c <__exponent+0x44>
 80109c0:	2330      	movs	r3, #48	@ 0x30
 80109c2:	3130      	adds	r1, #48	@ 0x30
 80109c4:	7083      	strb	r3, [r0, #2]
 80109c6:	70c1      	strb	r1, [r0, #3]
 80109c8:	1d03      	adds	r3, r0, #4
 80109ca:	e7f1      	b.n	80109b0 <__exponent+0x58>
 80109cc:	0000      	movs	r0, r0
	...

080109d0 <_printf_float>:
 80109d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109d4:	b08d      	sub	sp, #52	@ 0x34
 80109d6:	460c      	mov	r4, r1
 80109d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80109dc:	4616      	mov	r6, r2
 80109de:	461f      	mov	r7, r3
 80109e0:	4605      	mov	r5, r0
 80109e2:	f000 fe57 	bl	8011694 <_localeconv_r>
 80109e6:	f8d0 b000 	ldr.w	fp, [r0]
 80109ea:	4658      	mov	r0, fp
 80109ec:	f7ef fcc8 	bl	8000380 <strlen>
 80109f0:	2300      	movs	r3, #0
 80109f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80109f4:	f8d8 3000 	ldr.w	r3, [r8]
 80109f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80109fc:	6822      	ldr	r2, [r4, #0]
 80109fe:	9005      	str	r0, [sp, #20]
 8010a00:	3307      	adds	r3, #7
 8010a02:	f023 0307 	bic.w	r3, r3, #7
 8010a06:	f103 0108 	add.w	r1, r3, #8
 8010a0a:	f8c8 1000 	str.w	r1, [r8]
 8010a0e:	ed93 0b00 	vldr	d0, [r3]
 8010a12:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8010c70 <_printf_float+0x2a0>
 8010a16:	eeb0 7bc0 	vabs.f64	d7, d0
 8010a1a:	eeb4 7b46 	vcmp.f64	d7, d6
 8010a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a22:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8010a26:	dd24      	ble.n	8010a72 <_printf_float+0xa2>
 8010a28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a30:	d502      	bpl.n	8010a38 <_printf_float+0x68>
 8010a32:	232d      	movs	r3, #45	@ 0x2d
 8010a34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a38:	498f      	ldr	r1, [pc, #572]	@ (8010c78 <_printf_float+0x2a8>)
 8010a3a:	4b90      	ldr	r3, [pc, #576]	@ (8010c7c <_printf_float+0x2ac>)
 8010a3c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8010a40:	bf8c      	ite	hi
 8010a42:	4688      	movhi	r8, r1
 8010a44:	4698      	movls	r8, r3
 8010a46:	f022 0204 	bic.w	r2, r2, #4
 8010a4a:	2303      	movs	r3, #3
 8010a4c:	6123      	str	r3, [r4, #16]
 8010a4e:	6022      	str	r2, [r4, #0]
 8010a50:	f04f 0a00 	mov.w	sl, #0
 8010a54:	9700      	str	r7, [sp, #0]
 8010a56:	4633      	mov	r3, r6
 8010a58:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010a5a:	4621      	mov	r1, r4
 8010a5c:	4628      	mov	r0, r5
 8010a5e:	f000 f9d1 	bl	8010e04 <_printf_common>
 8010a62:	3001      	adds	r0, #1
 8010a64:	f040 8089 	bne.w	8010b7a <_printf_float+0x1aa>
 8010a68:	f04f 30ff 	mov.w	r0, #4294967295
 8010a6c:	b00d      	add	sp, #52	@ 0x34
 8010a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a72:	eeb4 0b40 	vcmp.f64	d0, d0
 8010a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a7a:	d709      	bvc.n	8010a90 <_printf_float+0xc0>
 8010a7c:	ee10 3a90 	vmov	r3, s1
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	bfbc      	itt	lt
 8010a84:	232d      	movlt	r3, #45	@ 0x2d
 8010a86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010a8a:	497d      	ldr	r1, [pc, #500]	@ (8010c80 <_printf_float+0x2b0>)
 8010a8c:	4b7d      	ldr	r3, [pc, #500]	@ (8010c84 <_printf_float+0x2b4>)
 8010a8e:	e7d5      	b.n	8010a3c <_printf_float+0x6c>
 8010a90:	6863      	ldr	r3, [r4, #4]
 8010a92:	1c59      	adds	r1, r3, #1
 8010a94:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8010a98:	d139      	bne.n	8010b0e <_printf_float+0x13e>
 8010a9a:	2306      	movs	r3, #6
 8010a9c:	6063      	str	r3, [r4, #4]
 8010a9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	6022      	str	r2, [r4, #0]
 8010aa6:	9303      	str	r3, [sp, #12]
 8010aa8:	ab0a      	add	r3, sp, #40	@ 0x28
 8010aaa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8010aae:	ab09      	add	r3, sp, #36	@ 0x24
 8010ab0:	9300      	str	r3, [sp, #0]
 8010ab2:	6861      	ldr	r1, [r4, #4]
 8010ab4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010ab8:	4628      	mov	r0, r5
 8010aba:	f7ff fef9 	bl	80108b0 <__cvt>
 8010abe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010ac2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ac4:	4680      	mov	r8, r0
 8010ac6:	d129      	bne.n	8010b1c <_printf_float+0x14c>
 8010ac8:	1cc8      	adds	r0, r1, #3
 8010aca:	db02      	blt.n	8010ad2 <_printf_float+0x102>
 8010acc:	6863      	ldr	r3, [r4, #4]
 8010ace:	4299      	cmp	r1, r3
 8010ad0:	dd41      	ble.n	8010b56 <_printf_float+0x186>
 8010ad2:	f1a9 0902 	sub.w	r9, r9, #2
 8010ad6:	fa5f f989 	uxtb.w	r9, r9
 8010ada:	3901      	subs	r1, #1
 8010adc:	464a      	mov	r2, r9
 8010ade:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010ae2:	9109      	str	r1, [sp, #36]	@ 0x24
 8010ae4:	f7ff ff38 	bl	8010958 <__exponent>
 8010ae8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010aea:	1813      	adds	r3, r2, r0
 8010aec:	2a01      	cmp	r2, #1
 8010aee:	4682      	mov	sl, r0
 8010af0:	6123      	str	r3, [r4, #16]
 8010af2:	dc02      	bgt.n	8010afa <_printf_float+0x12a>
 8010af4:	6822      	ldr	r2, [r4, #0]
 8010af6:	07d2      	lsls	r2, r2, #31
 8010af8:	d501      	bpl.n	8010afe <_printf_float+0x12e>
 8010afa:	3301      	adds	r3, #1
 8010afc:	6123      	str	r3, [r4, #16]
 8010afe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d0a6      	beq.n	8010a54 <_printf_float+0x84>
 8010b06:	232d      	movs	r3, #45	@ 0x2d
 8010b08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b0c:	e7a2      	b.n	8010a54 <_printf_float+0x84>
 8010b0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010b12:	d1c4      	bne.n	8010a9e <_printf_float+0xce>
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d1c2      	bne.n	8010a9e <_printf_float+0xce>
 8010b18:	2301      	movs	r3, #1
 8010b1a:	e7bf      	b.n	8010a9c <_printf_float+0xcc>
 8010b1c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010b20:	d9db      	bls.n	8010ada <_printf_float+0x10a>
 8010b22:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8010b26:	d118      	bne.n	8010b5a <_printf_float+0x18a>
 8010b28:	2900      	cmp	r1, #0
 8010b2a:	6863      	ldr	r3, [r4, #4]
 8010b2c:	dd0b      	ble.n	8010b46 <_printf_float+0x176>
 8010b2e:	6121      	str	r1, [r4, #16]
 8010b30:	b913      	cbnz	r3, 8010b38 <_printf_float+0x168>
 8010b32:	6822      	ldr	r2, [r4, #0]
 8010b34:	07d0      	lsls	r0, r2, #31
 8010b36:	d502      	bpl.n	8010b3e <_printf_float+0x16e>
 8010b38:	3301      	adds	r3, #1
 8010b3a:	440b      	add	r3, r1
 8010b3c:	6123      	str	r3, [r4, #16]
 8010b3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010b40:	f04f 0a00 	mov.w	sl, #0
 8010b44:	e7db      	b.n	8010afe <_printf_float+0x12e>
 8010b46:	b913      	cbnz	r3, 8010b4e <_printf_float+0x17e>
 8010b48:	6822      	ldr	r2, [r4, #0]
 8010b4a:	07d2      	lsls	r2, r2, #31
 8010b4c:	d501      	bpl.n	8010b52 <_printf_float+0x182>
 8010b4e:	3302      	adds	r3, #2
 8010b50:	e7f4      	b.n	8010b3c <_printf_float+0x16c>
 8010b52:	2301      	movs	r3, #1
 8010b54:	e7f2      	b.n	8010b3c <_printf_float+0x16c>
 8010b56:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8010b5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b5c:	4299      	cmp	r1, r3
 8010b5e:	db05      	blt.n	8010b6c <_printf_float+0x19c>
 8010b60:	6823      	ldr	r3, [r4, #0]
 8010b62:	6121      	str	r1, [r4, #16]
 8010b64:	07d8      	lsls	r0, r3, #31
 8010b66:	d5ea      	bpl.n	8010b3e <_printf_float+0x16e>
 8010b68:	1c4b      	adds	r3, r1, #1
 8010b6a:	e7e7      	b.n	8010b3c <_printf_float+0x16c>
 8010b6c:	2900      	cmp	r1, #0
 8010b6e:	bfd4      	ite	le
 8010b70:	f1c1 0202 	rsble	r2, r1, #2
 8010b74:	2201      	movgt	r2, #1
 8010b76:	4413      	add	r3, r2
 8010b78:	e7e0      	b.n	8010b3c <_printf_float+0x16c>
 8010b7a:	6823      	ldr	r3, [r4, #0]
 8010b7c:	055a      	lsls	r2, r3, #21
 8010b7e:	d407      	bmi.n	8010b90 <_printf_float+0x1c0>
 8010b80:	6923      	ldr	r3, [r4, #16]
 8010b82:	4642      	mov	r2, r8
 8010b84:	4631      	mov	r1, r6
 8010b86:	4628      	mov	r0, r5
 8010b88:	47b8      	blx	r7
 8010b8a:	3001      	adds	r0, #1
 8010b8c:	d12a      	bne.n	8010be4 <_printf_float+0x214>
 8010b8e:	e76b      	b.n	8010a68 <_printf_float+0x98>
 8010b90:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010b94:	f240 80e0 	bls.w	8010d58 <_printf_float+0x388>
 8010b98:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010b9c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ba4:	d133      	bne.n	8010c0e <_printf_float+0x23e>
 8010ba6:	4a38      	ldr	r2, [pc, #224]	@ (8010c88 <_printf_float+0x2b8>)
 8010ba8:	2301      	movs	r3, #1
 8010baa:	4631      	mov	r1, r6
 8010bac:	4628      	mov	r0, r5
 8010bae:	47b8      	blx	r7
 8010bb0:	3001      	adds	r0, #1
 8010bb2:	f43f af59 	beq.w	8010a68 <_printf_float+0x98>
 8010bb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010bba:	4543      	cmp	r3, r8
 8010bbc:	db02      	blt.n	8010bc4 <_printf_float+0x1f4>
 8010bbe:	6823      	ldr	r3, [r4, #0]
 8010bc0:	07d8      	lsls	r0, r3, #31
 8010bc2:	d50f      	bpl.n	8010be4 <_printf_float+0x214>
 8010bc4:	9b05      	ldr	r3, [sp, #20]
 8010bc6:	465a      	mov	r2, fp
 8010bc8:	4631      	mov	r1, r6
 8010bca:	4628      	mov	r0, r5
 8010bcc:	47b8      	blx	r7
 8010bce:	3001      	adds	r0, #1
 8010bd0:	f43f af4a 	beq.w	8010a68 <_printf_float+0x98>
 8010bd4:	f04f 0900 	mov.w	r9, #0
 8010bd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8010bdc:	f104 0a1a 	add.w	sl, r4, #26
 8010be0:	45c8      	cmp	r8, r9
 8010be2:	dc09      	bgt.n	8010bf8 <_printf_float+0x228>
 8010be4:	6823      	ldr	r3, [r4, #0]
 8010be6:	079b      	lsls	r3, r3, #30
 8010be8:	f100 8107 	bmi.w	8010dfa <_printf_float+0x42a>
 8010bec:	68e0      	ldr	r0, [r4, #12]
 8010bee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bf0:	4298      	cmp	r0, r3
 8010bf2:	bfb8      	it	lt
 8010bf4:	4618      	movlt	r0, r3
 8010bf6:	e739      	b.n	8010a6c <_printf_float+0x9c>
 8010bf8:	2301      	movs	r3, #1
 8010bfa:	4652      	mov	r2, sl
 8010bfc:	4631      	mov	r1, r6
 8010bfe:	4628      	mov	r0, r5
 8010c00:	47b8      	blx	r7
 8010c02:	3001      	adds	r0, #1
 8010c04:	f43f af30 	beq.w	8010a68 <_printf_float+0x98>
 8010c08:	f109 0901 	add.w	r9, r9, #1
 8010c0c:	e7e8      	b.n	8010be0 <_printf_float+0x210>
 8010c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	dc3b      	bgt.n	8010c8c <_printf_float+0x2bc>
 8010c14:	4a1c      	ldr	r2, [pc, #112]	@ (8010c88 <_printf_float+0x2b8>)
 8010c16:	2301      	movs	r3, #1
 8010c18:	4631      	mov	r1, r6
 8010c1a:	4628      	mov	r0, r5
 8010c1c:	47b8      	blx	r7
 8010c1e:	3001      	adds	r0, #1
 8010c20:	f43f af22 	beq.w	8010a68 <_printf_float+0x98>
 8010c24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010c28:	ea59 0303 	orrs.w	r3, r9, r3
 8010c2c:	d102      	bne.n	8010c34 <_printf_float+0x264>
 8010c2e:	6823      	ldr	r3, [r4, #0]
 8010c30:	07d9      	lsls	r1, r3, #31
 8010c32:	d5d7      	bpl.n	8010be4 <_printf_float+0x214>
 8010c34:	9b05      	ldr	r3, [sp, #20]
 8010c36:	465a      	mov	r2, fp
 8010c38:	4631      	mov	r1, r6
 8010c3a:	4628      	mov	r0, r5
 8010c3c:	47b8      	blx	r7
 8010c3e:	3001      	adds	r0, #1
 8010c40:	f43f af12 	beq.w	8010a68 <_printf_float+0x98>
 8010c44:	f04f 0a00 	mov.w	sl, #0
 8010c48:	f104 0b1a 	add.w	fp, r4, #26
 8010c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c4e:	425b      	negs	r3, r3
 8010c50:	4553      	cmp	r3, sl
 8010c52:	dc01      	bgt.n	8010c58 <_printf_float+0x288>
 8010c54:	464b      	mov	r3, r9
 8010c56:	e794      	b.n	8010b82 <_printf_float+0x1b2>
 8010c58:	2301      	movs	r3, #1
 8010c5a:	465a      	mov	r2, fp
 8010c5c:	4631      	mov	r1, r6
 8010c5e:	4628      	mov	r0, r5
 8010c60:	47b8      	blx	r7
 8010c62:	3001      	adds	r0, #1
 8010c64:	f43f af00 	beq.w	8010a68 <_printf_float+0x98>
 8010c68:	f10a 0a01 	add.w	sl, sl, #1
 8010c6c:	e7ee      	b.n	8010c4c <_printf_float+0x27c>
 8010c6e:	bf00      	nop
 8010c70:	ffffffff 	.word	0xffffffff
 8010c74:	7fefffff 	.word	0x7fefffff
 8010c78:	0801454d 	.word	0x0801454d
 8010c7c:	08014549 	.word	0x08014549
 8010c80:	08014555 	.word	0x08014555
 8010c84:	08014551 	.word	0x08014551
 8010c88:	08014692 	.word	0x08014692
 8010c8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010c8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010c92:	4553      	cmp	r3, sl
 8010c94:	bfa8      	it	ge
 8010c96:	4653      	movge	r3, sl
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	4699      	mov	r9, r3
 8010c9c:	dc37      	bgt.n	8010d0e <_printf_float+0x33e>
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	9307      	str	r3, [sp, #28]
 8010ca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010ca6:	f104 021a 	add.w	r2, r4, #26
 8010caa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010cac:	9907      	ldr	r1, [sp, #28]
 8010cae:	9306      	str	r3, [sp, #24]
 8010cb0:	eba3 0309 	sub.w	r3, r3, r9
 8010cb4:	428b      	cmp	r3, r1
 8010cb6:	dc31      	bgt.n	8010d1c <_printf_float+0x34c>
 8010cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cba:	459a      	cmp	sl, r3
 8010cbc:	dc3b      	bgt.n	8010d36 <_printf_float+0x366>
 8010cbe:	6823      	ldr	r3, [r4, #0]
 8010cc0:	07da      	lsls	r2, r3, #31
 8010cc2:	d438      	bmi.n	8010d36 <_printf_float+0x366>
 8010cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cc6:	ebaa 0903 	sub.w	r9, sl, r3
 8010cca:	9b06      	ldr	r3, [sp, #24]
 8010ccc:	ebaa 0303 	sub.w	r3, sl, r3
 8010cd0:	4599      	cmp	r9, r3
 8010cd2:	bfa8      	it	ge
 8010cd4:	4699      	movge	r9, r3
 8010cd6:	f1b9 0f00 	cmp.w	r9, #0
 8010cda:	dc34      	bgt.n	8010d46 <_printf_float+0x376>
 8010cdc:	f04f 0800 	mov.w	r8, #0
 8010ce0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010ce4:	f104 0b1a 	add.w	fp, r4, #26
 8010ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cea:	ebaa 0303 	sub.w	r3, sl, r3
 8010cee:	eba3 0309 	sub.w	r3, r3, r9
 8010cf2:	4543      	cmp	r3, r8
 8010cf4:	f77f af76 	ble.w	8010be4 <_printf_float+0x214>
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	465a      	mov	r2, fp
 8010cfc:	4631      	mov	r1, r6
 8010cfe:	4628      	mov	r0, r5
 8010d00:	47b8      	blx	r7
 8010d02:	3001      	adds	r0, #1
 8010d04:	f43f aeb0 	beq.w	8010a68 <_printf_float+0x98>
 8010d08:	f108 0801 	add.w	r8, r8, #1
 8010d0c:	e7ec      	b.n	8010ce8 <_printf_float+0x318>
 8010d0e:	4642      	mov	r2, r8
 8010d10:	4631      	mov	r1, r6
 8010d12:	4628      	mov	r0, r5
 8010d14:	47b8      	blx	r7
 8010d16:	3001      	adds	r0, #1
 8010d18:	d1c1      	bne.n	8010c9e <_printf_float+0x2ce>
 8010d1a:	e6a5      	b.n	8010a68 <_printf_float+0x98>
 8010d1c:	2301      	movs	r3, #1
 8010d1e:	4631      	mov	r1, r6
 8010d20:	4628      	mov	r0, r5
 8010d22:	9206      	str	r2, [sp, #24]
 8010d24:	47b8      	blx	r7
 8010d26:	3001      	adds	r0, #1
 8010d28:	f43f ae9e 	beq.w	8010a68 <_printf_float+0x98>
 8010d2c:	9b07      	ldr	r3, [sp, #28]
 8010d2e:	9a06      	ldr	r2, [sp, #24]
 8010d30:	3301      	adds	r3, #1
 8010d32:	9307      	str	r3, [sp, #28]
 8010d34:	e7b9      	b.n	8010caa <_printf_float+0x2da>
 8010d36:	9b05      	ldr	r3, [sp, #20]
 8010d38:	465a      	mov	r2, fp
 8010d3a:	4631      	mov	r1, r6
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	47b8      	blx	r7
 8010d40:	3001      	adds	r0, #1
 8010d42:	d1bf      	bne.n	8010cc4 <_printf_float+0x2f4>
 8010d44:	e690      	b.n	8010a68 <_printf_float+0x98>
 8010d46:	9a06      	ldr	r2, [sp, #24]
 8010d48:	464b      	mov	r3, r9
 8010d4a:	4442      	add	r2, r8
 8010d4c:	4631      	mov	r1, r6
 8010d4e:	4628      	mov	r0, r5
 8010d50:	47b8      	blx	r7
 8010d52:	3001      	adds	r0, #1
 8010d54:	d1c2      	bne.n	8010cdc <_printf_float+0x30c>
 8010d56:	e687      	b.n	8010a68 <_printf_float+0x98>
 8010d58:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8010d5c:	f1b9 0f01 	cmp.w	r9, #1
 8010d60:	dc01      	bgt.n	8010d66 <_printf_float+0x396>
 8010d62:	07db      	lsls	r3, r3, #31
 8010d64:	d536      	bpl.n	8010dd4 <_printf_float+0x404>
 8010d66:	2301      	movs	r3, #1
 8010d68:	4642      	mov	r2, r8
 8010d6a:	4631      	mov	r1, r6
 8010d6c:	4628      	mov	r0, r5
 8010d6e:	47b8      	blx	r7
 8010d70:	3001      	adds	r0, #1
 8010d72:	f43f ae79 	beq.w	8010a68 <_printf_float+0x98>
 8010d76:	9b05      	ldr	r3, [sp, #20]
 8010d78:	465a      	mov	r2, fp
 8010d7a:	4631      	mov	r1, r6
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	47b8      	blx	r7
 8010d80:	3001      	adds	r0, #1
 8010d82:	f43f ae71 	beq.w	8010a68 <_printf_float+0x98>
 8010d86:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010d8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d92:	f109 39ff 	add.w	r9, r9, #4294967295
 8010d96:	d018      	beq.n	8010dca <_printf_float+0x3fa>
 8010d98:	464b      	mov	r3, r9
 8010d9a:	f108 0201 	add.w	r2, r8, #1
 8010d9e:	4631      	mov	r1, r6
 8010da0:	4628      	mov	r0, r5
 8010da2:	47b8      	blx	r7
 8010da4:	3001      	adds	r0, #1
 8010da6:	d10c      	bne.n	8010dc2 <_printf_float+0x3f2>
 8010da8:	e65e      	b.n	8010a68 <_printf_float+0x98>
 8010daa:	2301      	movs	r3, #1
 8010dac:	465a      	mov	r2, fp
 8010dae:	4631      	mov	r1, r6
 8010db0:	4628      	mov	r0, r5
 8010db2:	47b8      	blx	r7
 8010db4:	3001      	adds	r0, #1
 8010db6:	f43f ae57 	beq.w	8010a68 <_printf_float+0x98>
 8010dba:	f108 0801 	add.w	r8, r8, #1
 8010dbe:	45c8      	cmp	r8, r9
 8010dc0:	dbf3      	blt.n	8010daa <_printf_float+0x3da>
 8010dc2:	4653      	mov	r3, sl
 8010dc4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010dc8:	e6dc      	b.n	8010b84 <_printf_float+0x1b4>
 8010dca:	f04f 0800 	mov.w	r8, #0
 8010dce:	f104 0b1a 	add.w	fp, r4, #26
 8010dd2:	e7f4      	b.n	8010dbe <_printf_float+0x3ee>
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	4642      	mov	r2, r8
 8010dd8:	e7e1      	b.n	8010d9e <_printf_float+0x3ce>
 8010dda:	2301      	movs	r3, #1
 8010ddc:	464a      	mov	r2, r9
 8010dde:	4631      	mov	r1, r6
 8010de0:	4628      	mov	r0, r5
 8010de2:	47b8      	blx	r7
 8010de4:	3001      	adds	r0, #1
 8010de6:	f43f ae3f 	beq.w	8010a68 <_printf_float+0x98>
 8010dea:	f108 0801 	add.w	r8, r8, #1
 8010dee:	68e3      	ldr	r3, [r4, #12]
 8010df0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010df2:	1a5b      	subs	r3, r3, r1
 8010df4:	4543      	cmp	r3, r8
 8010df6:	dcf0      	bgt.n	8010dda <_printf_float+0x40a>
 8010df8:	e6f8      	b.n	8010bec <_printf_float+0x21c>
 8010dfa:	f04f 0800 	mov.w	r8, #0
 8010dfe:	f104 0919 	add.w	r9, r4, #25
 8010e02:	e7f4      	b.n	8010dee <_printf_float+0x41e>

08010e04 <_printf_common>:
 8010e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e08:	4616      	mov	r6, r2
 8010e0a:	4698      	mov	r8, r3
 8010e0c:	688a      	ldr	r2, [r1, #8]
 8010e0e:	690b      	ldr	r3, [r1, #16]
 8010e10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010e14:	4293      	cmp	r3, r2
 8010e16:	bfb8      	it	lt
 8010e18:	4613      	movlt	r3, r2
 8010e1a:	6033      	str	r3, [r6, #0]
 8010e1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010e20:	4607      	mov	r7, r0
 8010e22:	460c      	mov	r4, r1
 8010e24:	b10a      	cbz	r2, 8010e2a <_printf_common+0x26>
 8010e26:	3301      	adds	r3, #1
 8010e28:	6033      	str	r3, [r6, #0]
 8010e2a:	6823      	ldr	r3, [r4, #0]
 8010e2c:	0699      	lsls	r1, r3, #26
 8010e2e:	bf42      	ittt	mi
 8010e30:	6833      	ldrmi	r3, [r6, #0]
 8010e32:	3302      	addmi	r3, #2
 8010e34:	6033      	strmi	r3, [r6, #0]
 8010e36:	6825      	ldr	r5, [r4, #0]
 8010e38:	f015 0506 	ands.w	r5, r5, #6
 8010e3c:	d106      	bne.n	8010e4c <_printf_common+0x48>
 8010e3e:	f104 0a19 	add.w	sl, r4, #25
 8010e42:	68e3      	ldr	r3, [r4, #12]
 8010e44:	6832      	ldr	r2, [r6, #0]
 8010e46:	1a9b      	subs	r3, r3, r2
 8010e48:	42ab      	cmp	r3, r5
 8010e4a:	dc26      	bgt.n	8010e9a <_printf_common+0x96>
 8010e4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010e50:	6822      	ldr	r2, [r4, #0]
 8010e52:	3b00      	subs	r3, #0
 8010e54:	bf18      	it	ne
 8010e56:	2301      	movne	r3, #1
 8010e58:	0692      	lsls	r2, r2, #26
 8010e5a:	d42b      	bmi.n	8010eb4 <_printf_common+0xb0>
 8010e5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010e60:	4641      	mov	r1, r8
 8010e62:	4638      	mov	r0, r7
 8010e64:	47c8      	blx	r9
 8010e66:	3001      	adds	r0, #1
 8010e68:	d01e      	beq.n	8010ea8 <_printf_common+0xa4>
 8010e6a:	6823      	ldr	r3, [r4, #0]
 8010e6c:	6922      	ldr	r2, [r4, #16]
 8010e6e:	f003 0306 	and.w	r3, r3, #6
 8010e72:	2b04      	cmp	r3, #4
 8010e74:	bf02      	ittt	eq
 8010e76:	68e5      	ldreq	r5, [r4, #12]
 8010e78:	6833      	ldreq	r3, [r6, #0]
 8010e7a:	1aed      	subeq	r5, r5, r3
 8010e7c:	68a3      	ldr	r3, [r4, #8]
 8010e7e:	bf0c      	ite	eq
 8010e80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010e84:	2500      	movne	r5, #0
 8010e86:	4293      	cmp	r3, r2
 8010e88:	bfc4      	itt	gt
 8010e8a:	1a9b      	subgt	r3, r3, r2
 8010e8c:	18ed      	addgt	r5, r5, r3
 8010e8e:	2600      	movs	r6, #0
 8010e90:	341a      	adds	r4, #26
 8010e92:	42b5      	cmp	r5, r6
 8010e94:	d11a      	bne.n	8010ecc <_printf_common+0xc8>
 8010e96:	2000      	movs	r0, #0
 8010e98:	e008      	b.n	8010eac <_printf_common+0xa8>
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	4652      	mov	r2, sl
 8010e9e:	4641      	mov	r1, r8
 8010ea0:	4638      	mov	r0, r7
 8010ea2:	47c8      	blx	r9
 8010ea4:	3001      	adds	r0, #1
 8010ea6:	d103      	bne.n	8010eb0 <_printf_common+0xac>
 8010ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8010eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eb0:	3501      	adds	r5, #1
 8010eb2:	e7c6      	b.n	8010e42 <_printf_common+0x3e>
 8010eb4:	18e1      	adds	r1, r4, r3
 8010eb6:	1c5a      	adds	r2, r3, #1
 8010eb8:	2030      	movs	r0, #48	@ 0x30
 8010eba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010ebe:	4422      	add	r2, r4
 8010ec0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010ec4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010ec8:	3302      	adds	r3, #2
 8010eca:	e7c7      	b.n	8010e5c <_printf_common+0x58>
 8010ecc:	2301      	movs	r3, #1
 8010ece:	4622      	mov	r2, r4
 8010ed0:	4641      	mov	r1, r8
 8010ed2:	4638      	mov	r0, r7
 8010ed4:	47c8      	blx	r9
 8010ed6:	3001      	adds	r0, #1
 8010ed8:	d0e6      	beq.n	8010ea8 <_printf_common+0xa4>
 8010eda:	3601      	adds	r6, #1
 8010edc:	e7d9      	b.n	8010e92 <_printf_common+0x8e>
	...

08010ee0 <_printf_i>:
 8010ee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ee4:	7e0f      	ldrb	r7, [r1, #24]
 8010ee6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010ee8:	2f78      	cmp	r7, #120	@ 0x78
 8010eea:	4691      	mov	r9, r2
 8010eec:	4680      	mov	r8, r0
 8010eee:	460c      	mov	r4, r1
 8010ef0:	469a      	mov	sl, r3
 8010ef2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010ef6:	d807      	bhi.n	8010f08 <_printf_i+0x28>
 8010ef8:	2f62      	cmp	r7, #98	@ 0x62
 8010efa:	d80a      	bhi.n	8010f12 <_printf_i+0x32>
 8010efc:	2f00      	cmp	r7, #0
 8010efe:	f000 80d1 	beq.w	80110a4 <_printf_i+0x1c4>
 8010f02:	2f58      	cmp	r7, #88	@ 0x58
 8010f04:	f000 80b8 	beq.w	8011078 <_printf_i+0x198>
 8010f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010f10:	e03a      	b.n	8010f88 <_printf_i+0xa8>
 8010f12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010f16:	2b15      	cmp	r3, #21
 8010f18:	d8f6      	bhi.n	8010f08 <_printf_i+0x28>
 8010f1a:	a101      	add	r1, pc, #4	@ (adr r1, 8010f20 <_printf_i+0x40>)
 8010f1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f20:	08010f79 	.word	0x08010f79
 8010f24:	08010f8d 	.word	0x08010f8d
 8010f28:	08010f09 	.word	0x08010f09
 8010f2c:	08010f09 	.word	0x08010f09
 8010f30:	08010f09 	.word	0x08010f09
 8010f34:	08010f09 	.word	0x08010f09
 8010f38:	08010f8d 	.word	0x08010f8d
 8010f3c:	08010f09 	.word	0x08010f09
 8010f40:	08010f09 	.word	0x08010f09
 8010f44:	08010f09 	.word	0x08010f09
 8010f48:	08010f09 	.word	0x08010f09
 8010f4c:	0801108b 	.word	0x0801108b
 8010f50:	08010fb7 	.word	0x08010fb7
 8010f54:	08011045 	.word	0x08011045
 8010f58:	08010f09 	.word	0x08010f09
 8010f5c:	08010f09 	.word	0x08010f09
 8010f60:	080110ad 	.word	0x080110ad
 8010f64:	08010f09 	.word	0x08010f09
 8010f68:	08010fb7 	.word	0x08010fb7
 8010f6c:	08010f09 	.word	0x08010f09
 8010f70:	08010f09 	.word	0x08010f09
 8010f74:	0801104d 	.word	0x0801104d
 8010f78:	6833      	ldr	r3, [r6, #0]
 8010f7a:	1d1a      	adds	r2, r3, #4
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	6032      	str	r2, [r6, #0]
 8010f80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010f88:	2301      	movs	r3, #1
 8010f8a:	e09c      	b.n	80110c6 <_printf_i+0x1e6>
 8010f8c:	6833      	ldr	r3, [r6, #0]
 8010f8e:	6820      	ldr	r0, [r4, #0]
 8010f90:	1d19      	adds	r1, r3, #4
 8010f92:	6031      	str	r1, [r6, #0]
 8010f94:	0606      	lsls	r6, r0, #24
 8010f96:	d501      	bpl.n	8010f9c <_printf_i+0xbc>
 8010f98:	681d      	ldr	r5, [r3, #0]
 8010f9a:	e003      	b.n	8010fa4 <_printf_i+0xc4>
 8010f9c:	0645      	lsls	r5, r0, #25
 8010f9e:	d5fb      	bpl.n	8010f98 <_printf_i+0xb8>
 8010fa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010fa4:	2d00      	cmp	r5, #0
 8010fa6:	da03      	bge.n	8010fb0 <_printf_i+0xd0>
 8010fa8:	232d      	movs	r3, #45	@ 0x2d
 8010faa:	426d      	negs	r5, r5
 8010fac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fb0:	4858      	ldr	r0, [pc, #352]	@ (8011114 <_printf_i+0x234>)
 8010fb2:	230a      	movs	r3, #10
 8010fb4:	e011      	b.n	8010fda <_printf_i+0xfa>
 8010fb6:	6821      	ldr	r1, [r4, #0]
 8010fb8:	6833      	ldr	r3, [r6, #0]
 8010fba:	0608      	lsls	r0, r1, #24
 8010fbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8010fc0:	d402      	bmi.n	8010fc8 <_printf_i+0xe8>
 8010fc2:	0649      	lsls	r1, r1, #25
 8010fc4:	bf48      	it	mi
 8010fc6:	b2ad      	uxthmi	r5, r5
 8010fc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8010fca:	4852      	ldr	r0, [pc, #328]	@ (8011114 <_printf_i+0x234>)
 8010fcc:	6033      	str	r3, [r6, #0]
 8010fce:	bf14      	ite	ne
 8010fd0:	230a      	movne	r3, #10
 8010fd2:	2308      	moveq	r3, #8
 8010fd4:	2100      	movs	r1, #0
 8010fd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010fda:	6866      	ldr	r6, [r4, #4]
 8010fdc:	60a6      	str	r6, [r4, #8]
 8010fde:	2e00      	cmp	r6, #0
 8010fe0:	db05      	blt.n	8010fee <_printf_i+0x10e>
 8010fe2:	6821      	ldr	r1, [r4, #0]
 8010fe4:	432e      	orrs	r6, r5
 8010fe6:	f021 0104 	bic.w	r1, r1, #4
 8010fea:	6021      	str	r1, [r4, #0]
 8010fec:	d04b      	beq.n	8011086 <_printf_i+0x1a6>
 8010fee:	4616      	mov	r6, r2
 8010ff0:	fbb5 f1f3 	udiv	r1, r5, r3
 8010ff4:	fb03 5711 	mls	r7, r3, r1, r5
 8010ff8:	5dc7      	ldrb	r7, [r0, r7]
 8010ffa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010ffe:	462f      	mov	r7, r5
 8011000:	42bb      	cmp	r3, r7
 8011002:	460d      	mov	r5, r1
 8011004:	d9f4      	bls.n	8010ff0 <_printf_i+0x110>
 8011006:	2b08      	cmp	r3, #8
 8011008:	d10b      	bne.n	8011022 <_printf_i+0x142>
 801100a:	6823      	ldr	r3, [r4, #0]
 801100c:	07df      	lsls	r7, r3, #31
 801100e:	d508      	bpl.n	8011022 <_printf_i+0x142>
 8011010:	6923      	ldr	r3, [r4, #16]
 8011012:	6861      	ldr	r1, [r4, #4]
 8011014:	4299      	cmp	r1, r3
 8011016:	bfde      	ittt	le
 8011018:	2330      	movle	r3, #48	@ 0x30
 801101a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801101e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011022:	1b92      	subs	r2, r2, r6
 8011024:	6122      	str	r2, [r4, #16]
 8011026:	f8cd a000 	str.w	sl, [sp]
 801102a:	464b      	mov	r3, r9
 801102c:	aa03      	add	r2, sp, #12
 801102e:	4621      	mov	r1, r4
 8011030:	4640      	mov	r0, r8
 8011032:	f7ff fee7 	bl	8010e04 <_printf_common>
 8011036:	3001      	adds	r0, #1
 8011038:	d14a      	bne.n	80110d0 <_printf_i+0x1f0>
 801103a:	f04f 30ff 	mov.w	r0, #4294967295
 801103e:	b004      	add	sp, #16
 8011040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011044:	6823      	ldr	r3, [r4, #0]
 8011046:	f043 0320 	orr.w	r3, r3, #32
 801104a:	6023      	str	r3, [r4, #0]
 801104c:	4832      	ldr	r0, [pc, #200]	@ (8011118 <_printf_i+0x238>)
 801104e:	2778      	movs	r7, #120	@ 0x78
 8011050:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011054:	6823      	ldr	r3, [r4, #0]
 8011056:	6831      	ldr	r1, [r6, #0]
 8011058:	061f      	lsls	r7, r3, #24
 801105a:	f851 5b04 	ldr.w	r5, [r1], #4
 801105e:	d402      	bmi.n	8011066 <_printf_i+0x186>
 8011060:	065f      	lsls	r7, r3, #25
 8011062:	bf48      	it	mi
 8011064:	b2ad      	uxthmi	r5, r5
 8011066:	6031      	str	r1, [r6, #0]
 8011068:	07d9      	lsls	r1, r3, #31
 801106a:	bf44      	itt	mi
 801106c:	f043 0320 	orrmi.w	r3, r3, #32
 8011070:	6023      	strmi	r3, [r4, #0]
 8011072:	b11d      	cbz	r5, 801107c <_printf_i+0x19c>
 8011074:	2310      	movs	r3, #16
 8011076:	e7ad      	b.n	8010fd4 <_printf_i+0xf4>
 8011078:	4826      	ldr	r0, [pc, #152]	@ (8011114 <_printf_i+0x234>)
 801107a:	e7e9      	b.n	8011050 <_printf_i+0x170>
 801107c:	6823      	ldr	r3, [r4, #0]
 801107e:	f023 0320 	bic.w	r3, r3, #32
 8011082:	6023      	str	r3, [r4, #0]
 8011084:	e7f6      	b.n	8011074 <_printf_i+0x194>
 8011086:	4616      	mov	r6, r2
 8011088:	e7bd      	b.n	8011006 <_printf_i+0x126>
 801108a:	6833      	ldr	r3, [r6, #0]
 801108c:	6825      	ldr	r5, [r4, #0]
 801108e:	6961      	ldr	r1, [r4, #20]
 8011090:	1d18      	adds	r0, r3, #4
 8011092:	6030      	str	r0, [r6, #0]
 8011094:	062e      	lsls	r6, r5, #24
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	d501      	bpl.n	801109e <_printf_i+0x1be>
 801109a:	6019      	str	r1, [r3, #0]
 801109c:	e002      	b.n	80110a4 <_printf_i+0x1c4>
 801109e:	0668      	lsls	r0, r5, #25
 80110a0:	d5fb      	bpl.n	801109a <_printf_i+0x1ba>
 80110a2:	8019      	strh	r1, [r3, #0]
 80110a4:	2300      	movs	r3, #0
 80110a6:	6123      	str	r3, [r4, #16]
 80110a8:	4616      	mov	r6, r2
 80110aa:	e7bc      	b.n	8011026 <_printf_i+0x146>
 80110ac:	6833      	ldr	r3, [r6, #0]
 80110ae:	1d1a      	adds	r2, r3, #4
 80110b0:	6032      	str	r2, [r6, #0]
 80110b2:	681e      	ldr	r6, [r3, #0]
 80110b4:	6862      	ldr	r2, [r4, #4]
 80110b6:	2100      	movs	r1, #0
 80110b8:	4630      	mov	r0, r6
 80110ba:	f7ef f911 	bl	80002e0 <memchr>
 80110be:	b108      	cbz	r0, 80110c4 <_printf_i+0x1e4>
 80110c0:	1b80      	subs	r0, r0, r6
 80110c2:	6060      	str	r0, [r4, #4]
 80110c4:	6863      	ldr	r3, [r4, #4]
 80110c6:	6123      	str	r3, [r4, #16]
 80110c8:	2300      	movs	r3, #0
 80110ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110ce:	e7aa      	b.n	8011026 <_printf_i+0x146>
 80110d0:	6923      	ldr	r3, [r4, #16]
 80110d2:	4632      	mov	r2, r6
 80110d4:	4649      	mov	r1, r9
 80110d6:	4640      	mov	r0, r8
 80110d8:	47d0      	blx	sl
 80110da:	3001      	adds	r0, #1
 80110dc:	d0ad      	beq.n	801103a <_printf_i+0x15a>
 80110de:	6823      	ldr	r3, [r4, #0]
 80110e0:	079b      	lsls	r3, r3, #30
 80110e2:	d413      	bmi.n	801110c <_printf_i+0x22c>
 80110e4:	68e0      	ldr	r0, [r4, #12]
 80110e6:	9b03      	ldr	r3, [sp, #12]
 80110e8:	4298      	cmp	r0, r3
 80110ea:	bfb8      	it	lt
 80110ec:	4618      	movlt	r0, r3
 80110ee:	e7a6      	b.n	801103e <_printf_i+0x15e>
 80110f0:	2301      	movs	r3, #1
 80110f2:	4632      	mov	r2, r6
 80110f4:	4649      	mov	r1, r9
 80110f6:	4640      	mov	r0, r8
 80110f8:	47d0      	blx	sl
 80110fa:	3001      	adds	r0, #1
 80110fc:	d09d      	beq.n	801103a <_printf_i+0x15a>
 80110fe:	3501      	adds	r5, #1
 8011100:	68e3      	ldr	r3, [r4, #12]
 8011102:	9903      	ldr	r1, [sp, #12]
 8011104:	1a5b      	subs	r3, r3, r1
 8011106:	42ab      	cmp	r3, r5
 8011108:	dcf2      	bgt.n	80110f0 <_printf_i+0x210>
 801110a:	e7eb      	b.n	80110e4 <_printf_i+0x204>
 801110c:	2500      	movs	r5, #0
 801110e:	f104 0619 	add.w	r6, r4, #25
 8011112:	e7f5      	b.n	8011100 <_printf_i+0x220>
 8011114:	08014559 	.word	0x08014559
 8011118:	0801456a 	.word	0x0801456a

0801111c <std>:
 801111c:	2300      	movs	r3, #0
 801111e:	b510      	push	{r4, lr}
 8011120:	4604      	mov	r4, r0
 8011122:	e9c0 3300 	strd	r3, r3, [r0]
 8011126:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801112a:	6083      	str	r3, [r0, #8]
 801112c:	8181      	strh	r1, [r0, #12]
 801112e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011130:	81c2      	strh	r2, [r0, #14]
 8011132:	6183      	str	r3, [r0, #24]
 8011134:	4619      	mov	r1, r3
 8011136:	2208      	movs	r2, #8
 8011138:	305c      	adds	r0, #92	@ 0x5c
 801113a:	f000 fa7f 	bl	801163c <memset>
 801113e:	4b0d      	ldr	r3, [pc, #52]	@ (8011174 <std+0x58>)
 8011140:	6263      	str	r3, [r4, #36]	@ 0x24
 8011142:	4b0d      	ldr	r3, [pc, #52]	@ (8011178 <std+0x5c>)
 8011144:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011146:	4b0d      	ldr	r3, [pc, #52]	@ (801117c <std+0x60>)
 8011148:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801114a:	4b0d      	ldr	r3, [pc, #52]	@ (8011180 <std+0x64>)
 801114c:	6323      	str	r3, [r4, #48]	@ 0x30
 801114e:	4b0d      	ldr	r3, [pc, #52]	@ (8011184 <std+0x68>)
 8011150:	6224      	str	r4, [r4, #32]
 8011152:	429c      	cmp	r4, r3
 8011154:	d006      	beq.n	8011164 <std+0x48>
 8011156:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801115a:	4294      	cmp	r4, r2
 801115c:	d002      	beq.n	8011164 <std+0x48>
 801115e:	33d0      	adds	r3, #208	@ 0xd0
 8011160:	429c      	cmp	r4, r3
 8011162:	d105      	bne.n	8011170 <std+0x54>
 8011164:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801116c:	f000 bb16 	b.w	801179c <__retarget_lock_init_recursive>
 8011170:	bd10      	pop	{r4, pc}
 8011172:	bf00      	nop
 8011174:	08011489 	.word	0x08011489
 8011178:	080114af 	.word	0x080114af
 801117c:	080114e7 	.word	0x080114e7
 8011180:	0801150b 	.word	0x0801150b
 8011184:	240008d0 	.word	0x240008d0

08011188 <stdio_exit_handler>:
 8011188:	4a02      	ldr	r2, [pc, #8]	@ (8011194 <stdio_exit_handler+0xc>)
 801118a:	4903      	ldr	r1, [pc, #12]	@ (8011198 <stdio_exit_handler+0x10>)
 801118c:	4803      	ldr	r0, [pc, #12]	@ (801119c <stdio_exit_handler+0x14>)
 801118e:	f000 b869 	b.w	8011264 <_fwalk_sglue>
 8011192:	bf00      	nop
 8011194:	2400005c 	.word	0x2400005c
 8011198:	080137e9 	.word	0x080137e9
 801119c:	240001d8 	.word	0x240001d8

080111a0 <cleanup_stdio>:
 80111a0:	6841      	ldr	r1, [r0, #4]
 80111a2:	4b0c      	ldr	r3, [pc, #48]	@ (80111d4 <cleanup_stdio+0x34>)
 80111a4:	4299      	cmp	r1, r3
 80111a6:	b510      	push	{r4, lr}
 80111a8:	4604      	mov	r4, r0
 80111aa:	d001      	beq.n	80111b0 <cleanup_stdio+0x10>
 80111ac:	f002 fb1c 	bl	80137e8 <_fflush_r>
 80111b0:	68a1      	ldr	r1, [r4, #8]
 80111b2:	4b09      	ldr	r3, [pc, #36]	@ (80111d8 <cleanup_stdio+0x38>)
 80111b4:	4299      	cmp	r1, r3
 80111b6:	d002      	beq.n	80111be <cleanup_stdio+0x1e>
 80111b8:	4620      	mov	r0, r4
 80111ba:	f002 fb15 	bl	80137e8 <_fflush_r>
 80111be:	68e1      	ldr	r1, [r4, #12]
 80111c0:	4b06      	ldr	r3, [pc, #24]	@ (80111dc <cleanup_stdio+0x3c>)
 80111c2:	4299      	cmp	r1, r3
 80111c4:	d004      	beq.n	80111d0 <cleanup_stdio+0x30>
 80111c6:	4620      	mov	r0, r4
 80111c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80111cc:	f002 bb0c 	b.w	80137e8 <_fflush_r>
 80111d0:	bd10      	pop	{r4, pc}
 80111d2:	bf00      	nop
 80111d4:	240008d0 	.word	0x240008d0
 80111d8:	24000938 	.word	0x24000938
 80111dc:	240009a0 	.word	0x240009a0

080111e0 <global_stdio_init.part.0>:
 80111e0:	b510      	push	{r4, lr}
 80111e2:	4b0b      	ldr	r3, [pc, #44]	@ (8011210 <global_stdio_init.part.0+0x30>)
 80111e4:	4c0b      	ldr	r4, [pc, #44]	@ (8011214 <global_stdio_init.part.0+0x34>)
 80111e6:	4a0c      	ldr	r2, [pc, #48]	@ (8011218 <global_stdio_init.part.0+0x38>)
 80111e8:	601a      	str	r2, [r3, #0]
 80111ea:	4620      	mov	r0, r4
 80111ec:	2200      	movs	r2, #0
 80111ee:	2104      	movs	r1, #4
 80111f0:	f7ff ff94 	bl	801111c <std>
 80111f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80111f8:	2201      	movs	r2, #1
 80111fa:	2109      	movs	r1, #9
 80111fc:	f7ff ff8e 	bl	801111c <std>
 8011200:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011204:	2202      	movs	r2, #2
 8011206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801120a:	2112      	movs	r1, #18
 801120c:	f7ff bf86 	b.w	801111c <std>
 8011210:	24000a08 	.word	0x24000a08
 8011214:	240008d0 	.word	0x240008d0
 8011218:	08011189 	.word	0x08011189

0801121c <__sfp_lock_acquire>:
 801121c:	4801      	ldr	r0, [pc, #4]	@ (8011224 <__sfp_lock_acquire+0x8>)
 801121e:	f000 babe 	b.w	801179e <__retarget_lock_acquire_recursive>
 8011222:	bf00      	nop
 8011224:	24000a11 	.word	0x24000a11

08011228 <__sfp_lock_release>:
 8011228:	4801      	ldr	r0, [pc, #4]	@ (8011230 <__sfp_lock_release+0x8>)
 801122a:	f000 bab9 	b.w	80117a0 <__retarget_lock_release_recursive>
 801122e:	bf00      	nop
 8011230:	24000a11 	.word	0x24000a11

08011234 <__sinit>:
 8011234:	b510      	push	{r4, lr}
 8011236:	4604      	mov	r4, r0
 8011238:	f7ff fff0 	bl	801121c <__sfp_lock_acquire>
 801123c:	6a23      	ldr	r3, [r4, #32]
 801123e:	b11b      	cbz	r3, 8011248 <__sinit+0x14>
 8011240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011244:	f7ff bff0 	b.w	8011228 <__sfp_lock_release>
 8011248:	4b04      	ldr	r3, [pc, #16]	@ (801125c <__sinit+0x28>)
 801124a:	6223      	str	r3, [r4, #32]
 801124c:	4b04      	ldr	r3, [pc, #16]	@ (8011260 <__sinit+0x2c>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d1f5      	bne.n	8011240 <__sinit+0xc>
 8011254:	f7ff ffc4 	bl	80111e0 <global_stdio_init.part.0>
 8011258:	e7f2      	b.n	8011240 <__sinit+0xc>
 801125a:	bf00      	nop
 801125c:	080111a1 	.word	0x080111a1
 8011260:	24000a08 	.word	0x24000a08

08011264 <_fwalk_sglue>:
 8011264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011268:	4607      	mov	r7, r0
 801126a:	4688      	mov	r8, r1
 801126c:	4614      	mov	r4, r2
 801126e:	2600      	movs	r6, #0
 8011270:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011274:	f1b9 0901 	subs.w	r9, r9, #1
 8011278:	d505      	bpl.n	8011286 <_fwalk_sglue+0x22>
 801127a:	6824      	ldr	r4, [r4, #0]
 801127c:	2c00      	cmp	r4, #0
 801127e:	d1f7      	bne.n	8011270 <_fwalk_sglue+0xc>
 8011280:	4630      	mov	r0, r6
 8011282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011286:	89ab      	ldrh	r3, [r5, #12]
 8011288:	2b01      	cmp	r3, #1
 801128a:	d907      	bls.n	801129c <_fwalk_sglue+0x38>
 801128c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011290:	3301      	adds	r3, #1
 8011292:	d003      	beq.n	801129c <_fwalk_sglue+0x38>
 8011294:	4629      	mov	r1, r5
 8011296:	4638      	mov	r0, r7
 8011298:	47c0      	blx	r8
 801129a:	4306      	orrs	r6, r0
 801129c:	3568      	adds	r5, #104	@ 0x68
 801129e:	e7e9      	b.n	8011274 <_fwalk_sglue+0x10>

080112a0 <iprintf>:
 80112a0:	b40f      	push	{r0, r1, r2, r3}
 80112a2:	b507      	push	{r0, r1, r2, lr}
 80112a4:	4906      	ldr	r1, [pc, #24]	@ (80112c0 <iprintf+0x20>)
 80112a6:	ab04      	add	r3, sp, #16
 80112a8:	6808      	ldr	r0, [r1, #0]
 80112aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80112ae:	6881      	ldr	r1, [r0, #8]
 80112b0:	9301      	str	r3, [sp, #4]
 80112b2:	f001 ffaf 	bl	8013214 <_vfiprintf_r>
 80112b6:	b003      	add	sp, #12
 80112b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80112bc:	b004      	add	sp, #16
 80112be:	4770      	bx	lr
 80112c0:	240001d4 	.word	0x240001d4

080112c4 <_puts_r>:
 80112c4:	6a03      	ldr	r3, [r0, #32]
 80112c6:	b570      	push	{r4, r5, r6, lr}
 80112c8:	6884      	ldr	r4, [r0, #8]
 80112ca:	4605      	mov	r5, r0
 80112cc:	460e      	mov	r6, r1
 80112ce:	b90b      	cbnz	r3, 80112d4 <_puts_r+0x10>
 80112d0:	f7ff ffb0 	bl	8011234 <__sinit>
 80112d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80112d6:	07db      	lsls	r3, r3, #31
 80112d8:	d405      	bmi.n	80112e6 <_puts_r+0x22>
 80112da:	89a3      	ldrh	r3, [r4, #12]
 80112dc:	0598      	lsls	r0, r3, #22
 80112de:	d402      	bmi.n	80112e6 <_puts_r+0x22>
 80112e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112e2:	f000 fa5c 	bl	801179e <__retarget_lock_acquire_recursive>
 80112e6:	89a3      	ldrh	r3, [r4, #12]
 80112e8:	0719      	lsls	r1, r3, #28
 80112ea:	d502      	bpl.n	80112f2 <_puts_r+0x2e>
 80112ec:	6923      	ldr	r3, [r4, #16]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d135      	bne.n	801135e <_puts_r+0x9a>
 80112f2:	4621      	mov	r1, r4
 80112f4:	4628      	mov	r0, r5
 80112f6:	f000 f94b 	bl	8011590 <__swsetup_r>
 80112fa:	b380      	cbz	r0, 801135e <_puts_r+0x9a>
 80112fc:	f04f 35ff 	mov.w	r5, #4294967295
 8011300:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011302:	07da      	lsls	r2, r3, #31
 8011304:	d405      	bmi.n	8011312 <_puts_r+0x4e>
 8011306:	89a3      	ldrh	r3, [r4, #12]
 8011308:	059b      	lsls	r3, r3, #22
 801130a:	d402      	bmi.n	8011312 <_puts_r+0x4e>
 801130c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801130e:	f000 fa47 	bl	80117a0 <__retarget_lock_release_recursive>
 8011312:	4628      	mov	r0, r5
 8011314:	bd70      	pop	{r4, r5, r6, pc}
 8011316:	2b00      	cmp	r3, #0
 8011318:	da04      	bge.n	8011324 <_puts_r+0x60>
 801131a:	69a2      	ldr	r2, [r4, #24]
 801131c:	429a      	cmp	r2, r3
 801131e:	dc17      	bgt.n	8011350 <_puts_r+0x8c>
 8011320:	290a      	cmp	r1, #10
 8011322:	d015      	beq.n	8011350 <_puts_r+0x8c>
 8011324:	6823      	ldr	r3, [r4, #0]
 8011326:	1c5a      	adds	r2, r3, #1
 8011328:	6022      	str	r2, [r4, #0]
 801132a:	7019      	strb	r1, [r3, #0]
 801132c:	68a3      	ldr	r3, [r4, #8]
 801132e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011332:	3b01      	subs	r3, #1
 8011334:	60a3      	str	r3, [r4, #8]
 8011336:	2900      	cmp	r1, #0
 8011338:	d1ed      	bne.n	8011316 <_puts_r+0x52>
 801133a:	2b00      	cmp	r3, #0
 801133c:	da11      	bge.n	8011362 <_puts_r+0x9e>
 801133e:	4622      	mov	r2, r4
 8011340:	210a      	movs	r1, #10
 8011342:	4628      	mov	r0, r5
 8011344:	f000 f8e5 	bl	8011512 <__swbuf_r>
 8011348:	3001      	adds	r0, #1
 801134a:	d0d7      	beq.n	80112fc <_puts_r+0x38>
 801134c:	250a      	movs	r5, #10
 801134e:	e7d7      	b.n	8011300 <_puts_r+0x3c>
 8011350:	4622      	mov	r2, r4
 8011352:	4628      	mov	r0, r5
 8011354:	f000 f8dd 	bl	8011512 <__swbuf_r>
 8011358:	3001      	adds	r0, #1
 801135a:	d1e7      	bne.n	801132c <_puts_r+0x68>
 801135c:	e7ce      	b.n	80112fc <_puts_r+0x38>
 801135e:	3e01      	subs	r6, #1
 8011360:	e7e4      	b.n	801132c <_puts_r+0x68>
 8011362:	6823      	ldr	r3, [r4, #0]
 8011364:	1c5a      	adds	r2, r3, #1
 8011366:	6022      	str	r2, [r4, #0]
 8011368:	220a      	movs	r2, #10
 801136a:	701a      	strb	r2, [r3, #0]
 801136c:	e7ee      	b.n	801134c <_puts_r+0x88>
	...

08011370 <puts>:
 8011370:	4b02      	ldr	r3, [pc, #8]	@ (801137c <puts+0xc>)
 8011372:	4601      	mov	r1, r0
 8011374:	6818      	ldr	r0, [r3, #0]
 8011376:	f7ff bfa5 	b.w	80112c4 <_puts_r>
 801137a:	bf00      	nop
 801137c:	240001d4 	.word	0x240001d4

08011380 <sniprintf>:
 8011380:	b40c      	push	{r2, r3}
 8011382:	b530      	push	{r4, r5, lr}
 8011384:	4b18      	ldr	r3, [pc, #96]	@ (80113e8 <sniprintf+0x68>)
 8011386:	1e0c      	subs	r4, r1, #0
 8011388:	681d      	ldr	r5, [r3, #0]
 801138a:	b09d      	sub	sp, #116	@ 0x74
 801138c:	da08      	bge.n	80113a0 <sniprintf+0x20>
 801138e:	238b      	movs	r3, #139	@ 0x8b
 8011390:	602b      	str	r3, [r5, #0]
 8011392:	f04f 30ff 	mov.w	r0, #4294967295
 8011396:	b01d      	add	sp, #116	@ 0x74
 8011398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801139c:	b002      	add	sp, #8
 801139e:	4770      	bx	lr
 80113a0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80113a4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80113a8:	f04f 0300 	mov.w	r3, #0
 80113ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80113ae:	bf14      	ite	ne
 80113b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80113b4:	4623      	moveq	r3, r4
 80113b6:	9304      	str	r3, [sp, #16]
 80113b8:	9307      	str	r3, [sp, #28]
 80113ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80113be:	9002      	str	r0, [sp, #8]
 80113c0:	9006      	str	r0, [sp, #24]
 80113c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80113c6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80113c8:	ab21      	add	r3, sp, #132	@ 0x84
 80113ca:	a902      	add	r1, sp, #8
 80113cc:	4628      	mov	r0, r5
 80113ce:	9301      	str	r3, [sp, #4]
 80113d0:	f001 fc2a 	bl	8012c28 <_svfiprintf_r>
 80113d4:	1c43      	adds	r3, r0, #1
 80113d6:	bfbc      	itt	lt
 80113d8:	238b      	movlt	r3, #139	@ 0x8b
 80113da:	602b      	strlt	r3, [r5, #0]
 80113dc:	2c00      	cmp	r4, #0
 80113de:	d0da      	beq.n	8011396 <sniprintf+0x16>
 80113e0:	9b02      	ldr	r3, [sp, #8]
 80113e2:	2200      	movs	r2, #0
 80113e4:	701a      	strb	r2, [r3, #0]
 80113e6:	e7d6      	b.n	8011396 <sniprintf+0x16>
 80113e8:	240001d4 	.word	0x240001d4

080113ec <siprintf>:
 80113ec:	b40e      	push	{r1, r2, r3}
 80113ee:	b510      	push	{r4, lr}
 80113f0:	b09d      	sub	sp, #116	@ 0x74
 80113f2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80113f4:	9002      	str	r0, [sp, #8]
 80113f6:	9006      	str	r0, [sp, #24]
 80113f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80113fc:	480a      	ldr	r0, [pc, #40]	@ (8011428 <siprintf+0x3c>)
 80113fe:	9107      	str	r1, [sp, #28]
 8011400:	9104      	str	r1, [sp, #16]
 8011402:	490a      	ldr	r1, [pc, #40]	@ (801142c <siprintf+0x40>)
 8011404:	f853 2b04 	ldr.w	r2, [r3], #4
 8011408:	9105      	str	r1, [sp, #20]
 801140a:	2400      	movs	r4, #0
 801140c:	a902      	add	r1, sp, #8
 801140e:	6800      	ldr	r0, [r0, #0]
 8011410:	9301      	str	r3, [sp, #4]
 8011412:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011414:	f001 fc08 	bl	8012c28 <_svfiprintf_r>
 8011418:	9b02      	ldr	r3, [sp, #8]
 801141a:	701c      	strb	r4, [r3, #0]
 801141c:	b01d      	add	sp, #116	@ 0x74
 801141e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011422:	b003      	add	sp, #12
 8011424:	4770      	bx	lr
 8011426:	bf00      	nop
 8011428:	240001d4 	.word	0x240001d4
 801142c:	ffff0208 	.word	0xffff0208

08011430 <siscanf>:
 8011430:	b40e      	push	{r1, r2, r3}
 8011432:	b570      	push	{r4, r5, r6, lr}
 8011434:	b09d      	sub	sp, #116	@ 0x74
 8011436:	ac21      	add	r4, sp, #132	@ 0x84
 8011438:	2500      	movs	r5, #0
 801143a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801143e:	f854 6b04 	ldr.w	r6, [r4], #4
 8011442:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011446:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011448:	9002      	str	r0, [sp, #8]
 801144a:	9006      	str	r0, [sp, #24]
 801144c:	f7ee ff98 	bl	8000380 <strlen>
 8011450:	4b0b      	ldr	r3, [pc, #44]	@ (8011480 <siscanf+0x50>)
 8011452:	9003      	str	r0, [sp, #12]
 8011454:	9007      	str	r0, [sp, #28]
 8011456:	480b      	ldr	r0, [pc, #44]	@ (8011484 <siscanf+0x54>)
 8011458:	930b      	str	r3, [sp, #44]	@ 0x2c
 801145a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801145e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011462:	4632      	mov	r2, r6
 8011464:	4623      	mov	r3, r4
 8011466:	a902      	add	r1, sp, #8
 8011468:	6800      	ldr	r0, [r0, #0]
 801146a:	950f      	str	r5, [sp, #60]	@ 0x3c
 801146c:	9514      	str	r5, [sp, #80]	@ 0x50
 801146e:	9401      	str	r4, [sp, #4]
 8011470:	f001 fd30 	bl	8012ed4 <__ssvfiscanf_r>
 8011474:	b01d      	add	sp, #116	@ 0x74
 8011476:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801147a:	b003      	add	sp, #12
 801147c:	4770      	bx	lr
 801147e:	bf00      	nop
 8011480:	080114ab 	.word	0x080114ab
 8011484:	240001d4 	.word	0x240001d4

08011488 <__sread>:
 8011488:	b510      	push	{r4, lr}
 801148a:	460c      	mov	r4, r1
 801148c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011490:	f000 f926 	bl	80116e0 <_read_r>
 8011494:	2800      	cmp	r0, #0
 8011496:	bfab      	itete	ge
 8011498:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801149a:	89a3      	ldrhlt	r3, [r4, #12]
 801149c:	181b      	addge	r3, r3, r0
 801149e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80114a2:	bfac      	ite	ge
 80114a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80114a6:	81a3      	strhlt	r3, [r4, #12]
 80114a8:	bd10      	pop	{r4, pc}

080114aa <__seofread>:
 80114aa:	2000      	movs	r0, #0
 80114ac:	4770      	bx	lr

080114ae <__swrite>:
 80114ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114b2:	461f      	mov	r7, r3
 80114b4:	898b      	ldrh	r3, [r1, #12]
 80114b6:	05db      	lsls	r3, r3, #23
 80114b8:	4605      	mov	r5, r0
 80114ba:	460c      	mov	r4, r1
 80114bc:	4616      	mov	r6, r2
 80114be:	d505      	bpl.n	80114cc <__swrite+0x1e>
 80114c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114c4:	2302      	movs	r3, #2
 80114c6:	2200      	movs	r2, #0
 80114c8:	f000 f8f8 	bl	80116bc <_lseek_r>
 80114cc:	89a3      	ldrh	r3, [r4, #12]
 80114ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114d6:	81a3      	strh	r3, [r4, #12]
 80114d8:	4632      	mov	r2, r6
 80114da:	463b      	mov	r3, r7
 80114dc:	4628      	mov	r0, r5
 80114de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114e2:	f000 b91f 	b.w	8011724 <_write_r>

080114e6 <__sseek>:
 80114e6:	b510      	push	{r4, lr}
 80114e8:	460c      	mov	r4, r1
 80114ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114ee:	f000 f8e5 	bl	80116bc <_lseek_r>
 80114f2:	1c43      	adds	r3, r0, #1
 80114f4:	89a3      	ldrh	r3, [r4, #12]
 80114f6:	bf15      	itete	ne
 80114f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80114fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80114fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011502:	81a3      	strheq	r3, [r4, #12]
 8011504:	bf18      	it	ne
 8011506:	81a3      	strhne	r3, [r4, #12]
 8011508:	bd10      	pop	{r4, pc}

0801150a <__sclose>:
 801150a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801150e:	f000 b8c5 	b.w	801169c <_close_r>

08011512 <__swbuf_r>:
 8011512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011514:	460e      	mov	r6, r1
 8011516:	4614      	mov	r4, r2
 8011518:	4605      	mov	r5, r0
 801151a:	b118      	cbz	r0, 8011524 <__swbuf_r+0x12>
 801151c:	6a03      	ldr	r3, [r0, #32]
 801151e:	b90b      	cbnz	r3, 8011524 <__swbuf_r+0x12>
 8011520:	f7ff fe88 	bl	8011234 <__sinit>
 8011524:	69a3      	ldr	r3, [r4, #24]
 8011526:	60a3      	str	r3, [r4, #8]
 8011528:	89a3      	ldrh	r3, [r4, #12]
 801152a:	071a      	lsls	r2, r3, #28
 801152c:	d501      	bpl.n	8011532 <__swbuf_r+0x20>
 801152e:	6923      	ldr	r3, [r4, #16]
 8011530:	b943      	cbnz	r3, 8011544 <__swbuf_r+0x32>
 8011532:	4621      	mov	r1, r4
 8011534:	4628      	mov	r0, r5
 8011536:	f000 f82b 	bl	8011590 <__swsetup_r>
 801153a:	b118      	cbz	r0, 8011544 <__swbuf_r+0x32>
 801153c:	f04f 37ff 	mov.w	r7, #4294967295
 8011540:	4638      	mov	r0, r7
 8011542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011544:	6823      	ldr	r3, [r4, #0]
 8011546:	6922      	ldr	r2, [r4, #16]
 8011548:	1a98      	subs	r0, r3, r2
 801154a:	6963      	ldr	r3, [r4, #20]
 801154c:	b2f6      	uxtb	r6, r6
 801154e:	4283      	cmp	r3, r0
 8011550:	4637      	mov	r7, r6
 8011552:	dc05      	bgt.n	8011560 <__swbuf_r+0x4e>
 8011554:	4621      	mov	r1, r4
 8011556:	4628      	mov	r0, r5
 8011558:	f002 f946 	bl	80137e8 <_fflush_r>
 801155c:	2800      	cmp	r0, #0
 801155e:	d1ed      	bne.n	801153c <__swbuf_r+0x2a>
 8011560:	68a3      	ldr	r3, [r4, #8]
 8011562:	3b01      	subs	r3, #1
 8011564:	60a3      	str	r3, [r4, #8]
 8011566:	6823      	ldr	r3, [r4, #0]
 8011568:	1c5a      	adds	r2, r3, #1
 801156a:	6022      	str	r2, [r4, #0]
 801156c:	701e      	strb	r6, [r3, #0]
 801156e:	6962      	ldr	r2, [r4, #20]
 8011570:	1c43      	adds	r3, r0, #1
 8011572:	429a      	cmp	r2, r3
 8011574:	d004      	beq.n	8011580 <__swbuf_r+0x6e>
 8011576:	89a3      	ldrh	r3, [r4, #12]
 8011578:	07db      	lsls	r3, r3, #31
 801157a:	d5e1      	bpl.n	8011540 <__swbuf_r+0x2e>
 801157c:	2e0a      	cmp	r6, #10
 801157e:	d1df      	bne.n	8011540 <__swbuf_r+0x2e>
 8011580:	4621      	mov	r1, r4
 8011582:	4628      	mov	r0, r5
 8011584:	f002 f930 	bl	80137e8 <_fflush_r>
 8011588:	2800      	cmp	r0, #0
 801158a:	d0d9      	beq.n	8011540 <__swbuf_r+0x2e>
 801158c:	e7d6      	b.n	801153c <__swbuf_r+0x2a>
	...

08011590 <__swsetup_r>:
 8011590:	b538      	push	{r3, r4, r5, lr}
 8011592:	4b29      	ldr	r3, [pc, #164]	@ (8011638 <__swsetup_r+0xa8>)
 8011594:	4605      	mov	r5, r0
 8011596:	6818      	ldr	r0, [r3, #0]
 8011598:	460c      	mov	r4, r1
 801159a:	b118      	cbz	r0, 80115a4 <__swsetup_r+0x14>
 801159c:	6a03      	ldr	r3, [r0, #32]
 801159e:	b90b      	cbnz	r3, 80115a4 <__swsetup_r+0x14>
 80115a0:	f7ff fe48 	bl	8011234 <__sinit>
 80115a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80115a8:	0719      	lsls	r1, r3, #28
 80115aa:	d422      	bmi.n	80115f2 <__swsetup_r+0x62>
 80115ac:	06da      	lsls	r2, r3, #27
 80115ae:	d407      	bmi.n	80115c0 <__swsetup_r+0x30>
 80115b0:	2209      	movs	r2, #9
 80115b2:	602a      	str	r2, [r5, #0]
 80115b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115b8:	81a3      	strh	r3, [r4, #12]
 80115ba:	f04f 30ff 	mov.w	r0, #4294967295
 80115be:	e033      	b.n	8011628 <__swsetup_r+0x98>
 80115c0:	0758      	lsls	r0, r3, #29
 80115c2:	d512      	bpl.n	80115ea <__swsetup_r+0x5a>
 80115c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80115c6:	b141      	cbz	r1, 80115da <__swsetup_r+0x4a>
 80115c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80115cc:	4299      	cmp	r1, r3
 80115ce:	d002      	beq.n	80115d6 <__swsetup_r+0x46>
 80115d0:	4628      	mov	r0, r5
 80115d2:	f000 fee3 	bl	801239c <_free_r>
 80115d6:	2300      	movs	r3, #0
 80115d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80115da:	89a3      	ldrh	r3, [r4, #12]
 80115dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80115e0:	81a3      	strh	r3, [r4, #12]
 80115e2:	2300      	movs	r3, #0
 80115e4:	6063      	str	r3, [r4, #4]
 80115e6:	6923      	ldr	r3, [r4, #16]
 80115e8:	6023      	str	r3, [r4, #0]
 80115ea:	89a3      	ldrh	r3, [r4, #12]
 80115ec:	f043 0308 	orr.w	r3, r3, #8
 80115f0:	81a3      	strh	r3, [r4, #12]
 80115f2:	6923      	ldr	r3, [r4, #16]
 80115f4:	b94b      	cbnz	r3, 801160a <__swsetup_r+0x7a>
 80115f6:	89a3      	ldrh	r3, [r4, #12]
 80115f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80115fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011600:	d003      	beq.n	801160a <__swsetup_r+0x7a>
 8011602:	4621      	mov	r1, r4
 8011604:	4628      	mov	r0, r5
 8011606:	f002 f93d 	bl	8013884 <__smakebuf_r>
 801160a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801160e:	f013 0201 	ands.w	r2, r3, #1
 8011612:	d00a      	beq.n	801162a <__swsetup_r+0x9a>
 8011614:	2200      	movs	r2, #0
 8011616:	60a2      	str	r2, [r4, #8]
 8011618:	6962      	ldr	r2, [r4, #20]
 801161a:	4252      	negs	r2, r2
 801161c:	61a2      	str	r2, [r4, #24]
 801161e:	6922      	ldr	r2, [r4, #16]
 8011620:	b942      	cbnz	r2, 8011634 <__swsetup_r+0xa4>
 8011622:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011626:	d1c5      	bne.n	80115b4 <__swsetup_r+0x24>
 8011628:	bd38      	pop	{r3, r4, r5, pc}
 801162a:	0799      	lsls	r1, r3, #30
 801162c:	bf58      	it	pl
 801162e:	6962      	ldrpl	r2, [r4, #20]
 8011630:	60a2      	str	r2, [r4, #8]
 8011632:	e7f4      	b.n	801161e <__swsetup_r+0x8e>
 8011634:	2000      	movs	r0, #0
 8011636:	e7f7      	b.n	8011628 <__swsetup_r+0x98>
 8011638:	240001d4 	.word	0x240001d4

0801163c <memset>:
 801163c:	4402      	add	r2, r0
 801163e:	4603      	mov	r3, r0
 8011640:	4293      	cmp	r3, r2
 8011642:	d100      	bne.n	8011646 <memset+0xa>
 8011644:	4770      	bx	lr
 8011646:	f803 1b01 	strb.w	r1, [r3], #1
 801164a:	e7f9      	b.n	8011640 <memset+0x4>

0801164c <strchr>:
 801164c:	b2c9      	uxtb	r1, r1
 801164e:	4603      	mov	r3, r0
 8011650:	4618      	mov	r0, r3
 8011652:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011656:	b112      	cbz	r2, 801165e <strchr+0x12>
 8011658:	428a      	cmp	r2, r1
 801165a:	d1f9      	bne.n	8011650 <strchr+0x4>
 801165c:	4770      	bx	lr
 801165e:	2900      	cmp	r1, #0
 8011660:	bf18      	it	ne
 8011662:	2000      	movne	r0, #0
 8011664:	4770      	bx	lr

08011666 <strstr>:
 8011666:	780a      	ldrb	r2, [r1, #0]
 8011668:	b570      	push	{r4, r5, r6, lr}
 801166a:	b96a      	cbnz	r2, 8011688 <strstr+0x22>
 801166c:	bd70      	pop	{r4, r5, r6, pc}
 801166e:	429a      	cmp	r2, r3
 8011670:	d109      	bne.n	8011686 <strstr+0x20>
 8011672:	460c      	mov	r4, r1
 8011674:	4605      	mov	r5, r0
 8011676:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801167a:	2b00      	cmp	r3, #0
 801167c:	d0f6      	beq.n	801166c <strstr+0x6>
 801167e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011682:	429e      	cmp	r6, r3
 8011684:	d0f7      	beq.n	8011676 <strstr+0x10>
 8011686:	3001      	adds	r0, #1
 8011688:	7803      	ldrb	r3, [r0, #0]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d1ef      	bne.n	801166e <strstr+0x8>
 801168e:	4618      	mov	r0, r3
 8011690:	e7ec      	b.n	801166c <strstr+0x6>
	...

08011694 <_localeconv_r>:
 8011694:	4800      	ldr	r0, [pc, #0]	@ (8011698 <_localeconv_r+0x4>)
 8011696:	4770      	bx	lr
 8011698:	24000158 	.word	0x24000158

0801169c <_close_r>:
 801169c:	b538      	push	{r3, r4, r5, lr}
 801169e:	4d06      	ldr	r5, [pc, #24]	@ (80116b8 <_close_r+0x1c>)
 80116a0:	2300      	movs	r3, #0
 80116a2:	4604      	mov	r4, r0
 80116a4:	4608      	mov	r0, r1
 80116a6:	602b      	str	r3, [r5, #0]
 80116a8:	f7f2 fdc4 	bl	8004234 <_close>
 80116ac:	1c43      	adds	r3, r0, #1
 80116ae:	d102      	bne.n	80116b6 <_close_r+0x1a>
 80116b0:	682b      	ldr	r3, [r5, #0]
 80116b2:	b103      	cbz	r3, 80116b6 <_close_r+0x1a>
 80116b4:	6023      	str	r3, [r4, #0]
 80116b6:	bd38      	pop	{r3, r4, r5, pc}
 80116b8:	24000a0c 	.word	0x24000a0c

080116bc <_lseek_r>:
 80116bc:	b538      	push	{r3, r4, r5, lr}
 80116be:	4d07      	ldr	r5, [pc, #28]	@ (80116dc <_lseek_r+0x20>)
 80116c0:	4604      	mov	r4, r0
 80116c2:	4608      	mov	r0, r1
 80116c4:	4611      	mov	r1, r2
 80116c6:	2200      	movs	r2, #0
 80116c8:	602a      	str	r2, [r5, #0]
 80116ca:	461a      	mov	r2, r3
 80116cc:	f7f2 fdd9 	bl	8004282 <_lseek>
 80116d0:	1c43      	adds	r3, r0, #1
 80116d2:	d102      	bne.n	80116da <_lseek_r+0x1e>
 80116d4:	682b      	ldr	r3, [r5, #0]
 80116d6:	b103      	cbz	r3, 80116da <_lseek_r+0x1e>
 80116d8:	6023      	str	r3, [r4, #0]
 80116da:	bd38      	pop	{r3, r4, r5, pc}
 80116dc:	24000a0c 	.word	0x24000a0c

080116e0 <_read_r>:
 80116e0:	b538      	push	{r3, r4, r5, lr}
 80116e2:	4d07      	ldr	r5, [pc, #28]	@ (8011700 <_read_r+0x20>)
 80116e4:	4604      	mov	r4, r0
 80116e6:	4608      	mov	r0, r1
 80116e8:	4611      	mov	r1, r2
 80116ea:	2200      	movs	r2, #0
 80116ec:	602a      	str	r2, [r5, #0]
 80116ee:	461a      	mov	r2, r3
 80116f0:	f7f2 fd83 	bl	80041fa <_read>
 80116f4:	1c43      	adds	r3, r0, #1
 80116f6:	d102      	bne.n	80116fe <_read_r+0x1e>
 80116f8:	682b      	ldr	r3, [r5, #0]
 80116fa:	b103      	cbz	r3, 80116fe <_read_r+0x1e>
 80116fc:	6023      	str	r3, [r4, #0]
 80116fe:	bd38      	pop	{r3, r4, r5, pc}
 8011700:	24000a0c 	.word	0x24000a0c

08011704 <_sbrk_r>:
 8011704:	b538      	push	{r3, r4, r5, lr}
 8011706:	4d06      	ldr	r5, [pc, #24]	@ (8011720 <_sbrk_r+0x1c>)
 8011708:	2300      	movs	r3, #0
 801170a:	4604      	mov	r4, r0
 801170c:	4608      	mov	r0, r1
 801170e:	602b      	str	r3, [r5, #0]
 8011710:	f7f2 fdc4 	bl	800429c <_sbrk>
 8011714:	1c43      	adds	r3, r0, #1
 8011716:	d102      	bne.n	801171e <_sbrk_r+0x1a>
 8011718:	682b      	ldr	r3, [r5, #0]
 801171a:	b103      	cbz	r3, 801171e <_sbrk_r+0x1a>
 801171c:	6023      	str	r3, [r4, #0]
 801171e:	bd38      	pop	{r3, r4, r5, pc}
 8011720:	24000a0c 	.word	0x24000a0c

08011724 <_write_r>:
 8011724:	b538      	push	{r3, r4, r5, lr}
 8011726:	4d07      	ldr	r5, [pc, #28]	@ (8011744 <_write_r+0x20>)
 8011728:	4604      	mov	r4, r0
 801172a:	4608      	mov	r0, r1
 801172c:	4611      	mov	r1, r2
 801172e:	2200      	movs	r2, #0
 8011730:	602a      	str	r2, [r5, #0]
 8011732:	461a      	mov	r2, r3
 8011734:	f7f2 f990 	bl	8003a58 <_write>
 8011738:	1c43      	adds	r3, r0, #1
 801173a:	d102      	bne.n	8011742 <_write_r+0x1e>
 801173c:	682b      	ldr	r3, [r5, #0]
 801173e:	b103      	cbz	r3, 8011742 <_write_r+0x1e>
 8011740:	6023      	str	r3, [r4, #0]
 8011742:	bd38      	pop	{r3, r4, r5, pc}
 8011744:	24000a0c 	.word	0x24000a0c

08011748 <__errno>:
 8011748:	4b01      	ldr	r3, [pc, #4]	@ (8011750 <__errno+0x8>)
 801174a:	6818      	ldr	r0, [r3, #0]
 801174c:	4770      	bx	lr
 801174e:	bf00      	nop
 8011750:	240001d4 	.word	0x240001d4

08011754 <__libc_init_array>:
 8011754:	b570      	push	{r4, r5, r6, lr}
 8011756:	4d0d      	ldr	r5, [pc, #52]	@ (801178c <__libc_init_array+0x38>)
 8011758:	4c0d      	ldr	r4, [pc, #52]	@ (8011790 <__libc_init_array+0x3c>)
 801175a:	1b64      	subs	r4, r4, r5
 801175c:	10a4      	asrs	r4, r4, #2
 801175e:	2600      	movs	r6, #0
 8011760:	42a6      	cmp	r6, r4
 8011762:	d109      	bne.n	8011778 <__libc_init_array+0x24>
 8011764:	4d0b      	ldr	r5, [pc, #44]	@ (8011794 <__libc_init_array+0x40>)
 8011766:	4c0c      	ldr	r4, [pc, #48]	@ (8011798 <__libc_init_array+0x44>)
 8011768:	f002 faf4 	bl	8013d54 <_init>
 801176c:	1b64      	subs	r4, r4, r5
 801176e:	10a4      	asrs	r4, r4, #2
 8011770:	2600      	movs	r6, #0
 8011772:	42a6      	cmp	r6, r4
 8011774:	d105      	bne.n	8011782 <__libc_init_array+0x2e>
 8011776:	bd70      	pop	{r4, r5, r6, pc}
 8011778:	f855 3b04 	ldr.w	r3, [r5], #4
 801177c:	4798      	blx	r3
 801177e:	3601      	adds	r6, #1
 8011780:	e7ee      	b.n	8011760 <__libc_init_array+0xc>
 8011782:	f855 3b04 	ldr.w	r3, [r5], #4
 8011786:	4798      	blx	r3
 8011788:	3601      	adds	r6, #1
 801178a:	e7f2      	b.n	8011772 <__libc_init_array+0x1e>
 801178c:	080147d8 	.word	0x080147d8
 8011790:	080147d8 	.word	0x080147d8
 8011794:	080147d8 	.word	0x080147d8
 8011798:	080147dc 	.word	0x080147dc

0801179c <__retarget_lock_init_recursive>:
 801179c:	4770      	bx	lr

0801179e <__retarget_lock_acquire_recursive>:
 801179e:	4770      	bx	lr

080117a0 <__retarget_lock_release_recursive>:
 80117a0:	4770      	bx	lr

080117a2 <strcpy>:
 80117a2:	4603      	mov	r3, r0
 80117a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117a8:	f803 2b01 	strb.w	r2, [r3], #1
 80117ac:	2a00      	cmp	r2, #0
 80117ae:	d1f9      	bne.n	80117a4 <strcpy+0x2>
 80117b0:	4770      	bx	lr

080117b2 <memcpy>:
 80117b2:	440a      	add	r2, r1
 80117b4:	4291      	cmp	r1, r2
 80117b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80117ba:	d100      	bne.n	80117be <memcpy+0xc>
 80117bc:	4770      	bx	lr
 80117be:	b510      	push	{r4, lr}
 80117c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80117c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80117c8:	4291      	cmp	r1, r2
 80117ca:	d1f9      	bne.n	80117c0 <memcpy+0xe>
 80117cc:	bd10      	pop	{r4, pc}

080117ce <quorem>:
 80117ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117d2:	6903      	ldr	r3, [r0, #16]
 80117d4:	690c      	ldr	r4, [r1, #16]
 80117d6:	42a3      	cmp	r3, r4
 80117d8:	4607      	mov	r7, r0
 80117da:	db7e      	blt.n	80118da <quorem+0x10c>
 80117dc:	3c01      	subs	r4, #1
 80117de:	f101 0814 	add.w	r8, r1, #20
 80117e2:	00a3      	lsls	r3, r4, #2
 80117e4:	f100 0514 	add.w	r5, r0, #20
 80117e8:	9300      	str	r3, [sp, #0]
 80117ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117ee:	9301      	str	r3, [sp, #4]
 80117f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80117f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117f8:	3301      	adds	r3, #1
 80117fa:	429a      	cmp	r2, r3
 80117fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011800:	fbb2 f6f3 	udiv	r6, r2, r3
 8011804:	d32e      	bcc.n	8011864 <quorem+0x96>
 8011806:	f04f 0a00 	mov.w	sl, #0
 801180a:	46c4      	mov	ip, r8
 801180c:	46ae      	mov	lr, r5
 801180e:	46d3      	mov	fp, sl
 8011810:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011814:	b298      	uxth	r0, r3
 8011816:	fb06 a000 	mla	r0, r6, r0, sl
 801181a:	0c02      	lsrs	r2, r0, #16
 801181c:	0c1b      	lsrs	r3, r3, #16
 801181e:	fb06 2303 	mla	r3, r6, r3, r2
 8011822:	f8de 2000 	ldr.w	r2, [lr]
 8011826:	b280      	uxth	r0, r0
 8011828:	b292      	uxth	r2, r2
 801182a:	1a12      	subs	r2, r2, r0
 801182c:	445a      	add	r2, fp
 801182e:	f8de 0000 	ldr.w	r0, [lr]
 8011832:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011836:	b29b      	uxth	r3, r3
 8011838:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801183c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011840:	b292      	uxth	r2, r2
 8011842:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011846:	45e1      	cmp	r9, ip
 8011848:	f84e 2b04 	str.w	r2, [lr], #4
 801184c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011850:	d2de      	bcs.n	8011810 <quorem+0x42>
 8011852:	9b00      	ldr	r3, [sp, #0]
 8011854:	58eb      	ldr	r3, [r5, r3]
 8011856:	b92b      	cbnz	r3, 8011864 <quorem+0x96>
 8011858:	9b01      	ldr	r3, [sp, #4]
 801185a:	3b04      	subs	r3, #4
 801185c:	429d      	cmp	r5, r3
 801185e:	461a      	mov	r2, r3
 8011860:	d32f      	bcc.n	80118c2 <quorem+0xf4>
 8011862:	613c      	str	r4, [r7, #16]
 8011864:	4638      	mov	r0, r7
 8011866:	f001 f867 	bl	8012938 <__mcmp>
 801186a:	2800      	cmp	r0, #0
 801186c:	db25      	blt.n	80118ba <quorem+0xec>
 801186e:	4629      	mov	r1, r5
 8011870:	2000      	movs	r0, #0
 8011872:	f858 2b04 	ldr.w	r2, [r8], #4
 8011876:	f8d1 c000 	ldr.w	ip, [r1]
 801187a:	fa1f fe82 	uxth.w	lr, r2
 801187e:	fa1f f38c 	uxth.w	r3, ip
 8011882:	eba3 030e 	sub.w	r3, r3, lr
 8011886:	4403      	add	r3, r0
 8011888:	0c12      	lsrs	r2, r2, #16
 801188a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801188e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011892:	b29b      	uxth	r3, r3
 8011894:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011898:	45c1      	cmp	r9, r8
 801189a:	f841 3b04 	str.w	r3, [r1], #4
 801189e:	ea4f 4022 	mov.w	r0, r2, asr #16
 80118a2:	d2e6      	bcs.n	8011872 <quorem+0xa4>
 80118a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80118a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80118ac:	b922      	cbnz	r2, 80118b8 <quorem+0xea>
 80118ae:	3b04      	subs	r3, #4
 80118b0:	429d      	cmp	r5, r3
 80118b2:	461a      	mov	r2, r3
 80118b4:	d30b      	bcc.n	80118ce <quorem+0x100>
 80118b6:	613c      	str	r4, [r7, #16]
 80118b8:	3601      	adds	r6, #1
 80118ba:	4630      	mov	r0, r6
 80118bc:	b003      	add	sp, #12
 80118be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118c2:	6812      	ldr	r2, [r2, #0]
 80118c4:	3b04      	subs	r3, #4
 80118c6:	2a00      	cmp	r2, #0
 80118c8:	d1cb      	bne.n	8011862 <quorem+0x94>
 80118ca:	3c01      	subs	r4, #1
 80118cc:	e7c6      	b.n	801185c <quorem+0x8e>
 80118ce:	6812      	ldr	r2, [r2, #0]
 80118d0:	3b04      	subs	r3, #4
 80118d2:	2a00      	cmp	r2, #0
 80118d4:	d1ef      	bne.n	80118b6 <quorem+0xe8>
 80118d6:	3c01      	subs	r4, #1
 80118d8:	e7ea      	b.n	80118b0 <quorem+0xe2>
 80118da:	2000      	movs	r0, #0
 80118dc:	e7ee      	b.n	80118bc <quorem+0xee>
	...

080118e0 <_dtoa_r>:
 80118e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118e4:	ed2d 8b02 	vpush	{d8}
 80118e8:	69c7      	ldr	r7, [r0, #28]
 80118ea:	b091      	sub	sp, #68	@ 0x44
 80118ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80118f0:	ec55 4b10 	vmov	r4, r5, d0
 80118f4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80118f6:	9107      	str	r1, [sp, #28]
 80118f8:	4681      	mov	r9, r0
 80118fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80118fc:	930d      	str	r3, [sp, #52]	@ 0x34
 80118fe:	b97f      	cbnz	r7, 8011920 <_dtoa_r+0x40>
 8011900:	2010      	movs	r0, #16
 8011902:	f7fe fee1 	bl	80106c8 <malloc>
 8011906:	4602      	mov	r2, r0
 8011908:	f8c9 001c 	str.w	r0, [r9, #28]
 801190c:	b920      	cbnz	r0, 8011918 <_dtoa_r+0x38>
 801190e:	4ba0      	ldr	r3, [pc, #640]	@ (8011b90 <_dtoa_r+0x2b0>)
 8011910:	21ef      	movs	r1, #239	@ 0xef
 8011912:	48a0      	ldr	r0, [pc, #640]	@ (8011b94 <_dtoa_r+0x2b4>)
 8011914:	f002 f8a2 	bl	8013a5c <__assert_func>
 8011918:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801191c:	6007      	str	r7, [r0, #0]
 801191e:	60c7      	str	r7, [r0, #12]
 8011920:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011924:	6819      	ldr	r1, [r3, #0]
 8011926:	b159      	cbz	r1, 8011940 <_dtoa_r+0x60>
 8011928:	685a      	ldr	r2, [r3, #4]
 801192a:	604a      	str	r2, [r1, #4]
 801192c:	2301      	movs	r3, #1
 801192e:	4093      	lsls	r3, r2
 8011930:	608b      	str	r3, [r1, #8]
 8011932:	4648      	mov	r0, r9
 8011934:	f000 fdce 	bl	80124d4 <_Bfree>
 8011938:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801193c:	2200      	movs	r2, #0
 801193e:	601a      	str	r2, [r3, #0]
 8011940:	1e2b      	subs	r3, r5, #0
 8011942:	bfbb      	ittet	lt
 8011944:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011948:	9303      	strlt	r3, [sp, #12]
 801194a:	2300      	movge	r3, #0
 801194c:	2201      	movlt	r2, #1
 801194e:	bfac      	ite	ge
 8011950:	6033      	strge	r3, [r6, #0]
 8011952:	6032      	strlt	r2, [r6, #0]
 8011954:	4b90      	ldr	r3, [pc, #576]	@ (8011b98 <_dtoa_r+0x2b8>)
 8011956:	9e03      	ldr	r6, [sp, #12]
 8011958:	43b3      	bics	r3, r6
 801195a:	d110      	bne.n	801197e <_dtoa_r+0x9e>
 801195c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801195e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011962:	6013      	str	r3, [r2, #0]
 8011964:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011968:	4323      	orrs	r3, r4
 801196a:	f000 84e6 	beq.w	801233a <_dtoa_r+0xa5a>
 801196e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011970:	4f8a      	ldr	r7, [pc, #552]	@ (8011b9c <_dtoa_r+0x2bc>)
 8011972:	2b00      	cmp	r3, #0
 8011974:	f000 84e8 	beq.w	8012348 <_dtoa_r+0xa68>
 8011978:	1cfb      	adds	r3, r7, #3
 801197a:	f000 bce3 	b.w	8012344 <_dtoa_r+0xa64>
 801197e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8011982:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198a:	d10a      	bne.n	80119a2 <_dtoa_r+0xc2>
 801198c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801198e:	2301      	movs	r3, #1
 8011990:	6013      	str	r3, [r2, #0]
 8011992:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011994:	b113      	cbz	r3, 801199c <_dtoa_r+0xbc>
 8011996:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011998:	4b81      	ldr	r3, [pc, #516]	@ (8011ba0 <_dtoa_r+0x2c0>)
 801199a:	6013      	str	r3, [r2, #0]
 801199c:	4f81      	ldr	r7, [pc, #516]	@ (8011ba4 <_dtoa_r+0x2c4>)
 801199e:	f000 bcd3 	b.w	8012348 <_dtoa_r+0xa68>
 80119a2:	aa0e      	add	r2, sp, #56	@ 0x38
 80119a4:	a90f      	add	r1, sp, #60	@ 0x3c
 80119a6:	4648      	mov	r0, r9
 80119a8:	eeb0 0b48 	vmov.f64	d0, d8
 80119ac:	f001 f874 	bl	8012a98 <__d2b>
 80119b0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80119b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80119b6:	9001      	str	r0, [sp, #4]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d045      	beq.n	8011a48 <_dtoa_r+0x168>
 80119bc:	eeb0 7b48 	vmov.f64	d7, d8
 80119c0:	ee18 1a90 	vmov	r1, s17
 80119c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80119c8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80119cc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80119d0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80119d4:	2500      	movs	r5, #0
 80119d6:	ee07 1a90 	vmov	s15, r1
 80119da:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80119de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011b78 <_dtoa_r+0x298>
 80119e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80119e6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8011b80 <_dtoa_r+0x2a0>
 80119ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80119ee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011b88 <_dtoa_r+0x2a8>
 80119f2:	ee07 3a90 	vmov	s15, r3
 80119f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80119fa:	eeb0 7b46 	vmov.f64	d7, d6
 80119fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8011a02:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8011a06:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a0e:	ee16 8a90 	vmov	r8, s13
 8011a12:	d508      	bpl.n	8011a26 <_dtoa_r+0x146>
 8011a14:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011a18:	eeb4 6b47 	vcmp.f64	d6, d7
 8011a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a20:	bf18      	it	ne
 8011a22:	f108 38ff 	addne.w	r8, r8, #4294967295
 8011a26:	f1b8 0f16 	cmp.w	r8, #22
 8011a2a:	d82b      	bhi.n	8011a84 <_dtoa_r+0x1a4>
 8011a2c:	495e      	ldr	r1, [pc, #376]	@ (8011ba8 <_dtoa_r+0x2c8>)
 8011a2e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8011a32:	ed91 7b00 	vldr	d7, [r1]
 8011a36:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a3e:	d501      	bpl.n	8011a44 <_dtoa_r+0x164>
 8011a40:	f108 38ff 	add.w	r8, r8, #4294967295
 8011a44:	2100      	movs	r1, #0
 8011a46:	e01e      	b.n	8011a86 <_dtoa_r+0x1a6>
 8011a48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a4a:	4413      	add	r3, r2
 8011a4c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011a50:	2920      	cmp	r1, #32
 8011a52:	bfc1      	itttt	gt
 8011a54:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011a58:	408e      	lslgt	r6, r1
 8011a5a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011a5e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8011a62:	bfd6      	itet	le
 8011a64:	f1c1 0120 	rsble	r1, r1, #32
 8011a68:	4331      	orrgt	r1, r6
 8011a6a:	fa04 f101 	lslle.w	r1, r4, r1
 8011a6e:	ee07 1a90 	vmov	s15, r1
 8011a72:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011a76:	3b01      	subs	r3, #1
 8011a78:	ee17 1a90 	vmov	r1, s15
 8011a7c:	2501      	movs	r5, #1
 8011a7e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8011a82:	e7a8      	b.n	80119d6 <_dtoa_r+0xf6>
 8011a84:	2101      	movs	r1, #1
 8011a86:	1ad2      	subs	r2, r2, r3
 8011a88:	1e53      	subs	r3, r2, #1
 8011a8a:	9306      	str	r3, [sp, #24]
 8011a8c:	bf45      	ittet	mi
 8011a8e:	f1c2 0301 	rsbmi	r3, r2, #1
 8011a92:	9304      	strmi	r3, [sp, #16]
 8011a94:	2300      	movpl	r3, #0
 8011a96:	2300      	movmi	r3, #0
 8011a98:	bf4c      	ite	mi
 8011a9a:	9306      	strmi	r3, [sp, #24]
 8011a9c:	9304      	strpl	r3, [sp, #16]
 8011a9e:	f1b8 0f00 	cmp.w	r8, #0
 8011aa2:	910c      	str	r1, [sp, #48]	@ 0x30
 8011aa4:	db18      	blt.n	8011ad8 <_dtoa_r+0x1f8>
 8011aa6:	9b06      	ldr	r3, [sp, #24]
 8011aa8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011aac:	4443      	add	r3, r8
 8011aae:	9306      	str	r3, [sp, #24]
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	9a07      	ldr	r2, [sp, #28]
 8011ab4:	2a09      	cmp	r2, #9
 8011ab6:	d845      	bhi.n	8011b44 <_dtoa_r+0x264>
 8011ab8:	2a05      	cmp	r2, #5
 8011aba:	bfc4      	itt	gt
 8011abc:	3a04      	subgt	r2, #4
 8011abe:	9207      	strgt	r2, [sp, #28]
 8011ac0:	9a07      	ldr	r2, [sp, #28]
 8011ac2:	f1a2 0202 	sub.w	r2, r2, #2
 8011ac6:	bfcc      	ite	gt
 8011ac8:	2400      	movgt	r4, #0
 8011aca:	2401      	movle	r4, #1
 8011acc:	2a03      	cmp	r2, #3
 8011ace:	d844      	bhi.n	8011b5a <_dtoa_r+0x27a>
 8011ad0:	e8df f002 	tbb	[pc, r2]
 8011ad4:	0b173634 	.word	0x0b173634
 8011ad8:	9b04      	ldr	r3, [sp, #16]
 8011ada:	2200      	movs	r2, #0
 8011adc:	eba3 0308 	sub.w	r3, r3, r8
 8011ae0:	9304      	str	r3, [sp, #16]
 8011ae2:	920a      	str	r2, [sp, #40]	@ 0x28
 8011ae4:	f1c8 0300 	rsb	r3, r8, #0
 8011ae8:	e7e3      	b.n	8011ab2 <_dtoa_r+0x1d2>
 8011aea:	2201      	movs	r2, #1
 8011aec:	9208      	str	r2, [sp, #32]
 8011aee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011af0:	eb08 0b02 	add.w	fp, r8, r2
 8011af4:	f10b 0a01 	add.w	sl, fp, #1
 8011af8:	4652      	mov	r2, sl
 8011afa:	2a01      	cmp	r2, #1
 8011afc:	bfb8      	it	lt
 8011afe:	2201      	movlt	r2, #1
 8011b00:	e006      	b.n	8011b10 <_dtoa_r+0x230>
 8011b02:	2201      	movs	r2, #1
 8011b04:	9208      	str	r2, [sp, #32]
 8011b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b08:	2a00      	cmp	r2, #0
 8011b0a:	dd29      	ble.n	8011b60 <_dtoa_r+0x280>
 8011b0c:	4693      	mov	fp, r2
 8011b0e:	4692      	mov	sl, r2
 8011b10:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8011b14:	2100      	movs	r1, #0
 8011b16:	2004      	movs	r0, #4
 8011b18:	f100 0614 	add.w	r6, r0, #20
 8011b1c:	4296      	cmp	r6, r2
 8011b1e:	d926      	bls.n	8011b6e <_dtoa_r+0x28e>
 8011b20:	6079      	str	r1, [r7, #4]
 8011b22:	4648      	mov	r0, r9
 8011b24:	9305      	str	r3, [sp, #20]
 8011b26:	f000 fc95 	bl	8012454 <_Balloc>
 8011b2a:	9b05      	ldr	r3, [sp, #20]
 8011b2c:	4607      	mov	r7, r0
 8011b2e:	2800      	cmp	r0, #0
 8011b30:	d13e      	bne.n	8011bb0 <_dtoa_r+0x2d0>
 8011b32:	4b1e      	ldr	r3, [pc, #120]	@ (8011bac <_dtoa_r+0x2cc>)
 8011b34:	4602      	mov	r2, r0
 8011b36:	f240 11af 	movw	r1, #431	@ 0x1af
 8011b3a:	e6ea      	b.n	8011912 <_dtoa_r+0x32>
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	e7e1      	b.n	8011b04 <_dtoa_r+0x224>
 8011b40:	2200      	movs	r2, #0
 8011b42:	e7d3      	b.n	8011aec <_dtoa_r+0x20c>
 8011b44:	2401      	movs	r4, #1
 8011b46:	2200      	movs	r2, #0
 8011b48:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011b4c:	f04f 3bff 	mov.w	fp, #4294967295
 8011b50:	2100      	movs	r1, #0
 8011b52:	46da      	mov	sl, fp
 8011b54:	2212      	movs	r2, #18
 8011b56:	9109      	str	r1, [sp, #36]	@ 0x24
 8011b58:	e7da      	b.n	8011b10 <_dtoa_r+0x230>
 8011b5a:	2201      	movs	r2, #1
 8011b5c:	9208      	str	r2, [sp, #32]
 8011b5e:	e7f5      	b.n	8011b4c <_dtoa_r+0x26c>
 8011b60:	f04f 0b01 	mov.w	fp, #1
 8011b64:	46da      	mov	sl, fp
 8011b66:	465a      	mov	r2, fp
 8011b68:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011b6c:	e7d0      	b.n	8011b10 <_dtoa_r+0x230>
 8011b6e:	3101      	adds	r1, #1
 8011b70:	0040      	lsls	r0, r0, #1
 8011b72:	e7d1      	b.n	8011b18 <_dtoa_r+0x238>
 8011b74:	f3af 8000 	nop.w
 8011b78:	636f4361 	.word	0x636f4361
 8011b7c:	3fd287a7 	.word	0x3fd287a7
 8011b80:	8b60c8b3 	.word	0x8b60c8b3
 8011b84:	3fc68a28 	.word	0x3fc68a28
 8011b88:	509f79fb 	.word	0x509f79fb
 8011b8c:	3fd34413 	.word	0x3fd34413
 8011b90:	08014592 	.word	0x08014592
 8011b94:	080145a9 	.word	0x080145a9
 8011b98:	7ff00000 	.word	0x7ff00000
 8011b9c:	0801458e 	.word	0x0801458e
 8011ba0:	08014693 	.word	0x08014693
 8011ba4:	08014692 	.word	0x08014692
 8011ba8:	08014708 	.word	0x08014708
 8011bac:	08014601 	.word	0x08014601
 8011bb0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8011bb4:	f1ba 0f0e 	cmp.w	sl, #14
 8011bb8:	6010      	str	r0, [r2, #0]
 8011bba:	d86e      	bhi.n	8011c9a <_dtoa_r+0x3ba>
 8011bbc:	2c00      	cmp	r4, #0
 8011bbe:	d06c      	beq.n	8011c9a <_dtoa_r+0x3ba>
 8011bc0:	f1b8 0f00 	cmp.w	r8, #0
 8011bc4:	f340 80b4 	ble.w	8011d30 <_dtoa_r+0x450>
 8011bc8:	4ac8      	ldr	r2, [pc, #800]	@ (8011eec <_dtoa_r+0x60c>)
 8011bca:	f008 010f 	and.w	r1, r8, #15
 8011bce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011bd2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8011bd6:	ed92 7b00 	vldr	d7, [r2]
 8011bda:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011bde:	f000 809b 	beq.w	8011d18 <_dtoa_r+0x438>
 8011be2:	4ac3      	ldr	r2, [pc, #780]	@ (8011ef0 <_dtoa_r+0x610>)
 8011be4:	ed92 6b08 	vldr	d6, [r2, #32]
 8011be8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011bec:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011bf0:	f001 010f 	and.w	r1, r1, #15
 8011bf4:	2203      	movs	r2, #3
 8011bf6:	48be      	ldr	r0, [pc, #760]	@ (8011ef0 <_dtoa_r+0x610>)
 8011bf8:	2900      	cmp	r1, #0
 8011bfa:	f040 808f 	bne.w	8011d1c <_dtoa_r+0x43c>
 8011bfe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011c02:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011c06:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011c0a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011c0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011c10:	2900      	cmp	r1, #0
 8011c12:	f000 80b3 	beq.w	8011d7c <_dtoa_r+0x49c>
 8011c16:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011c1a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c22:	f140 80ab 	bpl.w	8011d7c <_dtoa_r+0x49c>
 8011c26:	f1ba 0f00 	cmp.w	sl, #0
 8011c2a:	f000 80a7 	beq.w	8011d7c <_dtoa_r+0x49c>
 8011c2e:	f1bb 0f00 	cmp.w	fp, #0
 8011c32:	dd30      	ble.n	8011c96 <_dtoa_r+0x3b6>
 8011c34:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011c38:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011c3c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011c40:	f108 31ff 	add.w	r1, r8, #4294967295
 8011c44:	9105      	str	r1, [sp, #20]
 8011c46:	3201      	adds	r2, #1
 8011c48:	465c      	mov	r4, fp
 8011c4a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011c4e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8011c52:	ee07 2a90 	vmov	s15, r2
 8011c56:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011c5a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011c5e:	ee15 2a90 	vmov	r2, s11
 8011c62:	ec51 0b15 	vmov	r0, r1, d5
 8011c66:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011c6a:	2c00      	cmp	r4, #0
 8011c6c:	f040 808a 	bne.w	8011d84 <_dtoa_r+0x4a4>
 8011c70:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011c74:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011c78:	ec41 0b17 	vmov	d7, r0, r1
 8011c7c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c84:	f300 826a 	bgt.w	801215c <_dtoa_r+0x87c>
 8011c88:	eeb1 7b47 	vneg.f64	d7, d7
 8011c8c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c94:	d423      	bmi.n	8011cde <_dtoa_r+0x3fe>
 8011c96:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011c9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011c9c:	2a00      	cmp	r2, #0
 8011c9e:	f2c0 8129 	blt.w	8011ef4 <_dtoa_r+0x614>
 8011ca2:	f1b8 0f0e 	cmp.w	r8, #14
 8011ca6:	f300 8125 	bgt.w	8011ef4 <_dtoa_r+0x614>
 8011caa:	4b90      	ldr	r3, [pc, #576]	@ (8011eec <_dtoa_r+0x60c>)
 8011cac:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011cb0:	ed93 6b00 	vldr	d6, [r3]
 8011cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	f280 80c8 	bge.w	8011e4c <_dtoa_r+0x56c>
 8011cbc:	f1ba 0f00 	cmp.w	sl, #0
 8011cc0:	f300 80c4 	bgt.w	8011e4c <_dtoa_r+0x56c>
 8011cc4:	d10b      	bne.n	8011cde <_dtoa_r+0x3fe>
 8011cc6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011cca:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011cce:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011cd2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cda:	f2c0 823c 	blt.w	8012156 <_dtoa_r+0x876>
 8011cde:	2400      	movs	r4, #0
 8011ce0:	4625      	mov	r5, r4
 8011ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ce4:	43db      	mvns	r3, r3
 8011ce6:	9305      	str	r3, [sp, #20]
 8011ce8:	463e      	mov	r6, r7
 8011cea:	f04f 0800 	mov.w	r8, #0
 8011cee:	4621      	mov	r1, r4
 8011cf0:	4648      	mov	r0, r9
 8011cf2:	f000 fbef 	bl	80124d4 <_Bfree>
 8011cf6:	2d00      	cmp	r5, #0
 8011cf8:	f000 80a2 	beq.w	8011e40 <_dtoa_r+0x560>
 8011cfc:	f1b8 0f00 	cmp.w	r8, #0
 8011d00:	d005      	beq.n	8011d0e <_dtoa_r+0x42e>
 8011d02:	45a8      	cmp	r8, r5
 8011d04:	d003      	beq.n	8011d0e <_dtoa_r+0x42e>
 8011d06:	4641      	mov	r1, r8
 8011d08:	4648      	mov	r0, r9
 8011d0a:	f000 fbe3 	bl	80124d4 <_Bfree>
 8011d0e:	4629      	mov	r1, r5
 8011d10:	4648      	mov	r0, r9
 8011d12:	f000 fbdf 	bl	80124d4 <_Bfree>
 8011d16:	e093      	b.n	8011e40 <_dtoa_r+0x560>
 8011d18:	2202      	movs	r2, #2
 8011d1a:	e76c      	b.n	8011bf6 <_dtoa_r+0x316>
 8011d1c:	07cc      	lsls	r4, r1, #31
 8011d1e:	d504      	bpl.n	8011d2a <_dtoa_r+0x44a>
 8011d20:	ed90 6b00 	vldr	d6, [r0]
 8011d24:	3201      	adds	r2, #1
 8011d26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011d2a:	1049      	asrs	r1, r1, #1
 8011d2c:	3008      	adds	r0, #8
 8011d2e:	e763      	b.n	8011bf8 <_dtoa_r+0x318>
 8011d30:	d022      	beq.n	8011d78 <_dtoa_r+0x498>
 8011d32:	f1c8 0100 	rsb	r1, r8, #0
 8011d36:	4a6d      	ldr	r2, [pc, #436]	@ (8011eec <_dtoa_r+0x60c>)
 8011d38:	f001 000f 	and.w	r0, r1, #15
 8011d3c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011d40:	ed92 7b00 	vldr	d7, [r2]
 8011d44:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011d48:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011d4c:	4868      	ldr	r0, [pc, #416]	@ (8011ef0 <_dtoa_r+0x610>)
 8011d4e:	1109      	asrs	r1, r1, #4
 8011d50:	2400      	movs	r4, #0
 8011d52:	2202      	movs	r2, #2
 8011d54:	b929      	cbnz	r1, 8011d62 <_dtoa_r+0x482>
 8011d56:	2c00      	cmp	r4, #0
 8011d58:	f43f af57 	beq.w	8011c0a <_dtoa_r+0x32a>
 8011d5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011d60:	e753      	b.n	8011c0a <_dtoa_r+0x32a>
 8011d62:	07ce      	lsls	r6, r1, #31
 8011d64:	d505      	bpl.n	8011d72 <_dtoa_r+0x492>
 8011d66:	ed90 6b00 	vldr	d6, [r0]
 8011d6a:	3201      	adds	r2, #1
 8011d6c:	2401      	movs	r4, #1
 8011d6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011d72:	1049      	asrs	r1, r1, #1
 8011d74:	3008      	adds	r0, #8
 8011d76:	e7ed      	b.n	8011d54 <_dtoa_r+0x474>
 8011d78:	2202      	movs	r2, #2
 8011d7a:	e746      	b.n	8011c0a <_dtoa_r+0x32a>
 8011d7c:	f8cd 8014 	str.w	r8, [sp, #20]
 8011d80:	4654      	mov	r4, sl
 8011d82:	e762      	b.n	8011c4a <_dtoa_r+0x36a>
 8011d84:	4a59      	ldr	r2, [pc, #356]	@ (8011eec <_dtoa_r+0x60c>)
 8011d86:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8011d8a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011d8e:	9a08      	ldr	r2, [sp, #32]
 8011d90:	ec41 0b17 	vmov	d7, r0, r1
 8011d94:	443c      	add	r4, r7
 8011d96:	b34a      	cbz	r2, 8011dec <_dtoa_r+0x50c>
 8011d98:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011d9c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011da0:	463e      	mov	r6, r7
 8011da2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011da6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011daa:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011dae:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011db2:	ee14 2a90 	vmov	r2, s9
 8011db6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011dba:	3230      	adds	r2, #48	@ 0x30
 8011dbc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011dc0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dc8:	f806 2b01 	strb.w	r2, [r6], #1
 8011dcc:	d438      	bmi.n	8011e40 <_dtoa_r+0x560>
 8011dce:	ee32 5b46 	vsub.f64	d5, d2, d6
 8011dd2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8011dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dda:	d46e      	bmi.n	8011eba <_dtoa_r+0x5da>
 8011ddc:	42a6      	cmp	r6, r4
 8011dde:	f43f af5a 	beq.w	8011c96 <_dtoa_r+0x3b6>
 8011de2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8011de6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011dea:	e7e0      	b.n	8011dae <_dtoa_r+0x4ce>
 8011dec:	4621      	mov	r1, r4
 8011dee:	463e      	mov	r6, r7
 8011df0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011df4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011df8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011dfc:	ee14 2a90 	vmov	r2, s9
 8011e00:	3230      	adds	r2, #48	@ 0x30
 8011e02:	f806 2b01 	strb.w	r2, [r6], #1
 8011e06:	42a6      	cmp	r6, r4
 8011e08:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011e0c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011e10:	d119      	bne.n	8011e46 <_dtoa_r+0x566>
 8011e12:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8011e16:	ee37 4b05 	vadd.f64	d4, d7, d5
 8011e1a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e22:	dc4a      	bgt.n	8011eba <_dtoa_r+0x5da>
 8011e24:	ee35 5b47 	vsub.f64	d5, d5, d7
 8011e28:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e30:	f57f af31 	bpl.w	8011c96 <_dtoa_r+0x3b6>
 8011e34:	460e      	mov	r6, r1
 8011e36:	3901      	subs	r1, #1
 8011e38:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011e3c:	2b30      	cmp	r3, #48	@ 0x30
 8011e3e:	d0f9      	beq.n	8011e34 <_dtoa_r+0x554>
 8011e40:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011e44:	e027      	b.n	8011e96 <_dtoa_r+0x5b6>
 8011e46:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011e4a:	e7d5      	b.n	8011df8 <_dtoa_r+0x518>
 8011e4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011e50:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011e54:	463e      	mov	r6, r7
 8011e56:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8011e5a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8011e5e:	ee15 3a10 	vmov	r3, s10
 8011e62:	3330      	adds	r3, #48	@ 0x30
 8011e64:	f806 3b01 	strb.w	r3, [r6], #1
 8011e68:	1bf3      	subs	r3, r6, r7
 8011e6a:	459a      	cmp	sl, r3
 8011e6c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011e70:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011e74:	d132      	bne.n	8011edc <_dtoa_r+0x5fc>
 8011e76:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011e7a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e82:	dc18      	bgt.n	8011eb6 <_dtoa_r+0x5d6>
 8011e84:	eeb4 7b46 	vcmp.f64	d7, d6
 8011e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e8c:	d103      	bne.n	8011e96 <_dtoa_r+0x5b6>
 8011e8e:	ee15 3a10 	vmov	r3, s10
 8011e92:	07db      	lsls	r3, r3, #31
 8011e94:	d40f      	bmi.n	8011eb6 <_dtoa_r+0x5d6>
 8011e96:	9901      	ldr	r1, [sp, #4]
 8011e98:	4648      	mov	r0, r9
 8011e9a:	f000 fb1b 	bl	80124d4 <_Bfree>
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011ea2:	7033      	strb	r3, [r6, #0]
 8011ea4:	f108 0301 	add.w	r3, r8, #1
 8011ea8:	6013      	str	r3, [r2, #0]
 8011eaa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	f000 824b 	beq.w	8012348 <_dtoa_r+0xa68>
 8011eb2:	601e      	str	r6, [r3, #0]
 8011eb4:	e248      	b.n	8012348 <_dtoa_r+0xa68>
 8011eb6:	f8cd 8014 	str.w	r8, [sp, #20]
 8011eba:	4633      	mov	r3, r6
 8011ebc:	461e      	mov	r6, r3
 8011ebe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011ec2:	2a39      	cmp	r2, #57	@ 0x39
 8011ec4:	d106      	bne.n	8011ed4 <_dtoa_r+0x5f4>
 8011ec6:	429f      	cmp	r7, r3
 8011ec8:	d1f8      	bne.n	8011ebc <_dtoa_r+0x5dc>
 8011eca:	9a05      	ldr	r2, [sp, #20]
 8011ecc:	3201      	adds	r2, #1
 8011ece:	9205      	str	r2, [sp, #20]
 8011ed0:	2230      	movs	r2, #48	@ 0x30
 8011ed2:	703a      	strb	r2, [r7, #0]
 8011ed4:	781a      	ldrb	r2, [r3, #0]
 8011ed6:	3201      	adds	r2, #1
 8011ed8:	701a      	strb	r2, [r3, #0]
 8011eda:	e7b1      	b.n	8011e40 <_dtoa_r+0x560>
 8011edc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011ee0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ee8:	d1b5      	bne.n	8011e56 <_dtoa_r+0x576>
 8011eea:	e7d4      	b.n	8011e96 <_dtoa_r+0x5b6>
 8011eec:	08014708 	.word	0x08014708
 8011ef0:	080146e0 	.word	0x080146e0
 8011ef4:	9908      	ldr	r1, [sp, #32]
 8011ef6:	2900      	cmp	r1, #0
 8011ef8:	f000 80e9 	beq.w	80120ce <_dtoa_r+0x7ee>
 8011efc:	9907      	ldr	r1, [sp, #28]
 8011efe:	2901      	cmp	r1, #1
 8011f00:	f300 80cb 	bgt.w	801209a <_dtoa_r+0x7ba>
 8011f04:	2d00      	cmp	r5, #0
 8011f06:	f000 80c4 	beq.w	8012092 <_dtoa_r+0x7b2>
 8011f0a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011f0e:	9e04      	ldr	r6, [sp, #16]
 8011f10:	461c      	mov	r4, r3
 8011f12:	9305      	str	r3, [sp, #20]
 8011f14:	9b04      	ldr	r3, [sp, #16]
 8011f16:	4413      	add	r3, r2
 8011f18:	9304      	str	r3, [sp, #16]
 8011f1a:	9b06      	ldr	r3, [sp, #24]
 8011f1c:	2101      	movs	r1, #1
 8011f1e:	4413      	add	r3, r2
 8011f20:	4648      	mov	r0, r9
 8011f22:	9306      	str	r3, [sp, #24]
 8011f24:	f000 fb8a 	bl	801263c <__i2b>
 8011f28:	9b05      	ldr	r3, [sp, #20]
 8011f2a:	4605      	mov	r5, r0
 8011f2c:	b166      	cbz	r6, 8011f48 <_dtoa_r+0x668>
 8011f2e:	9a06      	ldr	r2, [sp, #24]
 8011f30:	2a00      	cmp	r2, #0
 8011f32:	dd09      	ble.n	8011f48 <_dtoa_r+0x668>
 8011f34:	42b2      	cmp	r2, r6
 8011f36:	9904      	ldr	r1, [sp, #16]
 8011f38:	bfa8      	it	ge
 8011f3a:	4632      	movge	r2, r6
 8011f3c:	1a89      	subs	r1, r1, r2
 8011f3e:	9104      	str	r1, [sp, #16]
 8011f40:	9906      	ldr	r1, [sp, #24]
 8011f42:	1ab6      	subs	r6, r6, r2
 8011f44:	1a8a      	subs	r2, r1, r2
 8011f46:	9206      	str	r2, [sp, #24]
 8011f48:	b30b      	cbz	r3, 8011f8e <_dtoa_r+0x6ae>
 8011f4a:	9a08      	ldr	r2, [sp, #32]
 8011f4c:	2a00      	cmp	r2, #0
 8011f4e:	f000 80c5 	beq.w	80120dc <_dtoa_r+0x7fc>
 8011f52:	2c00      	cmp	r4, #0
 8011f54:	f000 80bf 	beq.w	80120d6 <_dtoa_r+0x7f6>
 8011f58:	4629      	mov	r1, r5
 8011f5a:	4622      	mov	r2, r4
 8011f5c:	4648      	mov	r0, r9
 8011f5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f60:	f000 fc24 	bl	80127ac <__pow5mult>
 8011f64:	9a01      	ldr	r2, [sp, #4]
 8011f66:	4601      	mov	r1, r0
 8011f68:	4605      	mov	r5, r0
 8011f6a:	4648      	mov	r0, r9
 8011f6c:	f000 fb7c 	bl	8012668 <__multiply>
 8011f70:	9901      	ldr	r1, [sp, #4]
 8011f72:	9005      	str	r0, [sp, #20]
 8011f74:	4648      	mov	r0, r9
 8011f76:	f000 faad 	bl	80124d4 <_Bfree>
 8011f7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f7c:	1b1b      	subs	r3, r3, r4
 8011f7e:	f000 80b0 	beq.w	80120e2 <_dtoa_r+0x802>
 8011f82:	9905      	ldr	r1, [sp, #20]
 8011f84:	461a      	mov	r2, r3
 8011f86:	4648      	mov	r0, r9
 8011f88:	f000 fc10 	bl	80127ac <__pow5mult>
 8011f8c:	9001      	str	r0, [sp, #4]
 8011f8e:	2101      	movs	r1, #1
 8011f90:	4648      	mov	r0, r9
 8011f92:	f000 fb53 	bl	801263c <__i2b>
 8011f96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011f98:	4604      	mov	r4, r0
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	f000 81da 	beq.w	8012354 <_dtoa_r+0xa74>
 8011fa0:	461a      	mov	r2, r3
 8011fa2:	4601      	mov	r1, r0
 8011fa4:	4648      	mov	r0, r9
 8011fa6:	f000 fc01 	bl	80127ac <__pow5mult>
 8011faa:	9b07      	ldr	r3, [sp, #28]
 8011fac:	2b01      	cmp	r3, #1
 8011fae:	4604      	mov	r4, r0
 8011fb0:	f300 80a0 	bgt.w	80120f4 <_dtoa_r+0x814>
 8011fb4:	9b02      	ldr	r3, [sp, #8]
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	f040 8096 	bne.w	80120e8 <_dtoa_r+0x808>
 8011fbc:	9b03      	ldr	r3, [sp, #12]
 8011fbe:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8011fc2:	2a00      	cmp	r2, #0
 8011fc4:	f040 8092 	bne.w	80120ec <_dtoa_r+0x80c>
 8011fc8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011fcc:	0d12      	lsrs	r2, r2, #20
 8011fce:	0512      	lsls	r2, r2, #20
 8011fd0:	2a00      	cmp	r2, #0
 8011fd2:	f000 808d 	beq.w	80120f0 <_dtoa_r+0x810>
 8011fd6:	9b04      	ldr	r3, [sp, #16]
 8011fd8:	3301      	adds	r3, #1
 8011fda:	9304      	str	r3, [sp, #16]
 8011fdc:	9b06      	ldr	r3, [sp, #24]
 8011fde:	3301      	adds	r3, #1
 8011fe0:	9306      	str	r3, [sp, #24]
 8011fe2:	2301      	movs	r3, #1
 8011fe4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011fe6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	f000 81b9 	beq.w	8012360 <_dtoa_r+0xa80>
 8011fee:	6922      	ldr	r2, [r4, #16]
 8011ff0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011ff4:	6910      	ldr	r0, [r2, #16]
 8011ff6:	f000 fad5 	bl	80125a4 <__hi0bits>
 8011ffa:	f1c0 0020 	rsb	r0, r0, #32
 8011ffe:	9b06      	ldr	r3, [sp, #24]
 8012000:	4418      	add	r0, r3
 8012002:	f010 001f 	ands.w	r0, r0, #31
 8012006:	f000 8081 	beq.w	801210c <_dtoa_r+0x82c>
 801200a:	f1c0 0220 	rsb	r2, r0, #32
 801200e:	2a04      	cmp	r2, #4
 8012010:	dd73      	ble.n	80120fa <_dtoa_r+0x81a>
 8012012:	9b04      	ldr	r3, [sp, #16]
 8012014:	f1c0 001c 	rsb	r0, r0, #28
 8012018:	4403      	add	r3, r0
 801201a:	9304      	str	r3, [sp, #16]
 801201c:	9b06      	ldr	r3, [sp, #24]
 801201e:	4406      	add	r6, r0
 8012020:	4403      	add	r3, r0
 8012022:	9306      	str	r3, [sp, #24]
 8012024:	9b04      	ldr	r3, [sp, #16]
 8012026:	2b00      	cmp	r3, #0
 8012028:	dd05      	ble.n	8012036 <_dtoa_r+0x756>
 801202a:	9901      	ldr	r1, [sp, #4]
 801202c:	461a      	mov	r2, r3
 801202e:	4648      	mov	r0, r9
 8012030:	f000 fc16 	bl	8012860 <__lshift>
 8012034:	9001      	str	r0, [sp, #4]
 8012036:	9b06      	ldr	r3, [sp, #24]
 8012038:	2b00      	cmp	r3, #0
 801203a:	dd05      	ble.n	8012048 <_dtoa_r+0x768>
 801203c:	4621      	mov	r1, r4
 801203e:	461a      	mov	r2, r3
 8012040:	4648      	mov	r0, r9
 8012042:	f000 fc0d 	bl	8012860 <__lshift>
 8012046:	4604      	mov	r4, r0
 8012048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801204a:	2b00      	cmp	r3, #0
 801204c:	d060      	beq.n	8012110 <_dtoa_r+0x830>
 801204e:	9801      	ldr	r0, [sp, #4]
 8012050:	4621      	mov	r1, r4
 8012052:	f000 fc71 	bl	8012938 <__mcmp>
 8012056:	2800      	cmp	r0, #0
 8012058:	da5a      	bge.n	8012110 <_dtoa_r+0x830>
 801205a:	f108 33ff 	add.w	r3, r8, #4294967295
 801205e:	9305      	str	r3, [sp, #20]
 8012060:	9901      	ldr	r1, [sp, #4]
 8012062:	2300      	movs	r3, #0
 8012064:	220a      	movs	r2, #10
 8012066:	4648      	mov	r0, r9
 8012068:	f000 fa56 	bl	8012518 <__multadd>
 801206c:	9b08      	ldr	r3, [sp, #32]
 801206e:	9001      	str	r0, [sp, #4]
 8012070:	2b00      	cmp	r3, #0
 8012072:	f000 8177 	beq.w	8012364 <_dtoa_r+0xa84>
 8012076:	4629      	mov	r1, r5
 8012078:	2300      	movs	r3, #0
 801207a:	220a      	movs	r2, #10
 801207c:	4648      	mov	r0, r9
 801207e:	f000 fa4b 	bl	8012518 <__multadd>
 8012082:	f1bb 0f00 	cmp.w	fp, #0
 8012086:	4605      	mov	r5, r0
 8012088:	dc6e      	bgt.n	8012168 <_dtoa_r+0x888>
 801208a:	9b07      	ldr	r3, [sp, #28]
 801208c:	2b02      	cmp	r3, #2
 801208e:	dc48      	bgt.n	8012122 <_dtoa_r+0x842>
 8012090:	e06a      	b.n	8012168 <_dtoa_r+0x888>
 8012092:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012094:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012098:	e739      	b.n	8011f0e <_dtoa_r+0x62e>
 801209a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801209e:	42a3      	cmp	r3, r4
 80120a0:	db07      	blt.n	80120b2 <_dtoa_r+0x7d2>
 80120a2:	f1ba 0f00 	cmp.w	sl, #0
 80120a6:	eba3 0404 	sub.w	r4, r3, r4
 80120aa:	db0b      	blt.n	80120c4 <_dtoa_r+0x7e4>
 80120ac:	9e04      	ldr	r6, [sp, #16]
 80120ae:	4652      	mov	r2, sl
 80120b0:	e72f      	b.n	8011f12 <_dtoa_r+0x632>
 80120b2:	1ae2      	subs	r2, r4, r3
 80120b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80120b6:	9e04      	ldr	r6, [sp, #16]
 80120b8:	4413      	add	r3, r2
 80120ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80120bc:	4652      	mov	r2, sl
 80120be:	4623      	mov	r3, r4
 80120c0:	2400      	movs	r4, #0
 80120c2:	e726      	b.n	8011f12 <_dtoa_r+0x632>
 80120c4:	9a04      	ldr	r2, [sp, #16]
 80120c6:	eba2 060a 	sub.w	r6, r2, sl
 80120ca:	2200      	movs	r2, #0
 80120cc:	e721      	b.n	8011f12 <_dtoa_r+0x632>
 80120ce:	9e04      	ldr	r6, [sp, #16]
 80120d0:	9d08      	ldr	r5, [sp, #32]
 80120d2:	461c      	mov	r4, r3
 80120d4:	e72a      	b.n	8011f2c <_dtoa_r+0x64c>
 80120d6:	9a01      	ldr	r2, [sp, #4]
 80120d8:	9205      	str	r2, [sp, #20]
 80120da:	e752      	b.n	8011f82 <_dtoa_r+0x6a2>
 80120dc:	9901      	ldr	r1, [sp, #4]
 80120de:	461a      	mov	r2, r3
 80120e0:	e751      	b.n	8011f86 <_dtoa_r+0x6a6>
 80120e2:	9b05      	ldr	r3, [sp, #20]
 80120e4:	9301      	str	r3, [sp, #4]
 80120e6:	e752      	b.n	8011f8e <_dtoa_r+0x6ae>
 80120e8:	2300      	movs	r3, #0
 80120ea:	e77b      	b.n	8011fe4 <_dtoa_r+0x704>
 80120ec:	9b02      	ldr	r3, [sp, #8]
 80120ee:	e779      	b.n	8011fe4 <_dtoa_r+0x704>
 80120f0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80120f2:	e778      	b.n	8011fe6 <_dtoa_r+0x706>
 80120f4:	2300      	movs	r3, #0
 80120f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80120f8:	e779      	b.n	8011fee <_dtoa_r+0x70e>
 80120fa:	d093      	beq.n	8012024 <_dtoa_r+0x744>
 80120fc:	9b04      	ldr	r3, [sp, #16]
 80120fe:	321c      	adds	r2, #28
 8012100:	4413      	add	r3, r2
 8012102:	9304      	str	r3, [sp, #16]
 8012104:	9b06      	ldr	r3, [sp, #24]
 8012106:	4416      	add	r6, r2
 8012108:	4413      	add	r3, r2
 801210a:	e78a      	b.n	8012022 <_dtoa_r+0x742>
 801210c:	4602      	mov	r2, r0
 801210e:	e7f5      	b.n	80120fc <_dtoa_r+0x81c>
 8012110:	f1ba 0f00 	cmp.w	sl, #0
 8012114:	f8cd 8014 	str.w	r8, [sp, #20]
 8012118:	46d3      	mov	fp, sl
 801211a:	dc21      	bgt.n	8012160 <_dtoa_r+0x880>
 801211c:	9b07      	ldr	r3, [sp, #28]
 801211e:	2b02      	cmp	r3, #2
 8012120:	dd1e      	ble.n	8012160 <_dtoa_r+0x880>
 8012122:	f1bb 0f00 	cmp.w	fp, #0
 8012126:	f47f addc 	bne.w	8011ce2 <_dtoa_r+0x402>
 801212a:	4621      	mov	r1, r4
 801212c:	465b      	mov	r3, fp
 801212e:	2205      	movs	r2, #5
 8012130:	4648      	mov	r0, r9
 8012132:	f000 f9f1 	bl	8012518 <__multadd>
 8012136:	4601      	mov	r1, r0
 8012138:	4604      	mov	r4, r0
 801213a:	9801      	ldr	r0, [sp, #4]
 801213c:	f000 fbfc 	bl	8012938 <__mcmp>
 8012140:	2800      	cmp	r0, #0
 8012142:	f77f adce 	ble.w	8011ce2 <_dtoa_r+0x402>
 8012146:	463e      	mov	r6, r7
 8012148:	2331      	movs	r3, #49	@ 0x31
 801214a:	f806 3b01 	strb.w	r3, [r6], #1
 801214e:	9b05      	ldr	r3, [sp, #20]
 8012150:	3301      	adds	r3, #1
 8012152:	9305      	str	r3, [sp, #20]
 8012154:	e5c9      	b.n	8011cea <_dtoa_r+0x40a>
 8012156:	f8cd 8014 	str.w	r8, [sp, #20]
 801215a:	4654      	mov	r4, sl
 801215c:	4625      	mov	r5, r4
 801215e:	e7f2      	b.n	8012146 <_dtoa_r+0x866>
 8012160:	9b08      	ldr	r3, [sp, #32]
 8012162:	2b00      	cmp	r3, #0
 8012164:	f000 8102 	beq.w	801236c <_dtoa_r+0xa8c>
 8012168:	2e00      	cmp	r6, #0
 801216a:	dd05      	ble.n	8012178 <_dtoa_r+0x898>
 801216c:	4629      	mov	r1, r5
 801216e:	4632      	mov	r2, r6
 8012170:	4648      	mov	r0, r9
 8012172:	f000 fb75 	bl	8012860 <__lshift>
 8012176:	4605      	mov	r5, r0
 8012178:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801217a:	2b00      	cmp	r3, #0
 801217c:	d058      	beq.n	8012230 <_dtoa_r+0x950>
 801217e:	6869      	ldr	r1, [r5, #4]
 8012180:	4648      	mov	r0, r9
 8012182:	f000 f967 	bl	8012454 <_Balloc>
 8012186:	4606      	mov	r6, r0
 8012188:	b928      	cbnz	r0, 8012196 <_dtoa_r+0x8b6>
 801218a:	4b82      	ldr	r3, [pc, #520]	@ (8012394 <_dtoa_r+0xab4>)
 801218c:	4602      	mov	r2, r0
 801218e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012192:	f7ff bbbe 	b.w	8011912 <_dtoa_r+0x32>
 8012196:	692a      	ldr	r2, [r5, #16]
 8012198:	3202      	adds	r2, #2
 801219a:	0092      	lsls	r2, r2, #2
 801219c:	f105 010c 	add.w	r1, r5, #12
 80121a0:	300c      	adds	r0, #12
 80121a2:	f7ff fb06 	bl	80117b2 <memcpy>
 80121a6:	2201      	movs	r2, #1
 80121a8:	4631      	mov	r1, r6
 80121aa:	4648      	mov	r0, r9
 80121ac:	f000 fb58 	bl	8012860 <__lshift>
 80121b0:	1c7b      	adds	r3, r7, #1
 80121b2:	9304      	str	r3, [sp, #16]
 80121b4:	eb07 030b 	add.w	r3, r7, fp
 80121b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80121ba:	9b02      	ldr	r3, [sp, #8]
 80121bc:	f003 0301 	and.w	r3, r3, #1
 80121c0:	46a8      	mov	r8, r5
 80121c2:	9308      	str	r3, [sp, #32]
 80121c4:	4605      	mov	r5, r0
 80121c6:	9b04      	ldr	r3, [sp, #16]
 80121c8:	9801      	ldr	r0, [sp, #4]
 80121ca:	4621      	mov	r1, r4
 80121cc:	f103 3bff 	add.w	fp, r3, #4294967295
 80121d0:	f7ff fafd 	bl	80117ce <quorem>
 80121d4:	4641      	mov	r1, r8
 80121d6:	9002      	str	r0, [sp, #8]
 80121d8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80121dc:	9801      	ldr	r0, [sp, #4]
 80121de:	f000 fbab 	bl	8012938 <__mcmp>
 80121e2:	462a      	mov	r2, r5
 80121e4:	9006      	str	r0, [sp, #24]
 80121e6:	4621      	mov	r1, r4
 80121e8:	4648      	mov	r0, r9
 80121ea:	f000 fbc1 	bl	8012970 <__mdiff>
 80121ee:	68c2      	ldr	r2, [r0, #12]
 80121f0:	4606      	mov	r6, r0
 80121f2:	b9fa      	cbnz	r2, 8012234 <_dtoa_r+0x954>
 80121f4:	4601      	mov	r1, r0
 80121f6:	9801      	ldr	r0, [sp, #4]
 80121f8:	f000 fb9e 	bl	8012938 <__mcmp>
 80121fc:	4602      	mov	r2, r0
 80121fe:	4631      	mov	r1, r6
 8012200:	4648      	mov	r0, r9
 8012202:	920a      	str	r2, [sp, #40]	@ 0x28
 8012204:	f000 f966 	bl	80124d4 <_Bfree>
 8012208:	9b07      	ldr	r3, [sp, #28]
 801220a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801220c:	9e04      	ldr	r6, [sp, #16]
 801220e:	ea42 0103 	orr.w	r1, r2, r3
 8012212:	9b08      	ldr	r3, [sp, #32]
 8012214:	4319      	orrs	r1, r3
 8012216:	d10f      	bne.n	8012238 <_dtoa_r+0x958>
 8012218:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801221c:	d028      	beq.n	8012270 <_dtoa_r+0x990>
 801221e:	9b06      	ldr	r3, [sp, #24]
 8012220:	2b00      	cmp	r3, #0
 8012222:	dd02      	ble.n	801222a <_dtoa_r+0x94a>
 8012224:	9b02      	ldr	r3, [sp, #8]
 8012226:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801222a:	f88b a000 	strb.w	sl, [fp]
 801222e:	e55e      	b.n	8011cee <_dtoa_r+0x40e>
 8012230:	4628      	mov	r0, r5
 8012232:	e7bd      	b.n	80121b0 <_dtoa_r+0x8d0>
 8012234:	2201      	movs	r2, #1
 8012236:	e7e2      	b.n	80121fe <_dtoa_r+0x91e>
 8012238:	9b06      	ldr	r3, [sp, #24]
 801223a:	2b00      	cmp	r3, #0
 801223c:	db04      	blt.n	8012248 <_dtoa_r+0x968>
 801223e:	9907      	ldr	r1, [sp, #28]
 8012240:	430b      	orrs	r3, r1
 8012242:	9908      	ldr	r1, [sp, #32]
 8012244:	430b      	orrs	r3, r1
 8012246:	d120      	bne.n	801228a <_dtoa_r+0x9aa>
 8012248:	2a00      	cmp	r2, #0
 801224a:	ddee      	ble.n	801222a <_dtoa_r+0x94a>
 801224c:	9901      	ldr	r1, [sp, #4]
 801224e:	2201      	movs	r2, #1
 8012250:	4648      	mov	r0, r9
 8012252:	f000 fb05 	bl	8012860 <__lshift>
 8012256:	4621      	mov	r1, r4
 8012258:	9001      	str	r0, [sp, #4]
 801225a:	f000 fb6d 	bl	8012938 <__mcmp>
 801225e:	2800      	cmp	r0, #0
 8012260:	dc03      	bgt.n	801226a <_dtoa_r+0x98a>
 8012262:	d1e2      	bne.n	801222a <_dtoa_r+0x94a>
 8012264:	f01a 0f01 	tst.w	sl, #1
 8012268:	d0df      	beq.n	801222a <_dtoa_r+0x94a>
 801226a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801226e:	d1d9      	bne.n	8012224 <_dtoa_r+0x944>
 8012270:	2339      	movs	r3, #57	@ 0x39
 8012272:	f88b 3000 	strb.w	r3, [fp]
 8012276:	4633      	mov	r3, r6
 8012278:	461e      	mov	r6, r3
 801227a:	3b01      	subs	r3, #1
 801227c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012280:	2a39      	cmp	r2, #57	@ 0x39
 8012282:	d052      	beq.n	801232a <_dtoa_r+0xa4a>
 8012284:	3201      	adds	r2, #1
 8012286:	701a      	strb	r2, [r3, #0]
 8012288:	e531      	b.n	8011cee <_dtoa_r+0x40e>
 801228a:	2a00      	cmp	r2, #0
 801228c:	dd07      	ble.n	801229e <_dtoa_r+0x9be>
 801228e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8012292:	d0ed      	beq.n	8012270 <_dtoa_r+0x990>
 8012294:	f10a 0301 	add.w	r3, sl, #1
 8012298:	f88b 3000 	strb.w	r3, [fp]
 801229c:	e527      	b.n	8011cee <_dtoa_r+0x40e>
 801229e:	9b04      	ldr	r3, [sp, #16]
 80122a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122a2:	f803 ac01 	strb.w	sl, [r3, #-1]
 80122a6:	4293      	cmp	r3, r2
 80122a8:	d029      	beq.n	80122fe <_dtoa_r+0xa1e>
 80122aa:	9901      	ldr	r1, [sp, #4]
 80122ac:	2300      	movs	r3, #0
 80122ae:	220a      	movs	r2, #10
 80122b0:	4648      	mov	r0, r9
 80122b2:	f000 f931 	bl	8012518 <__multadd>
 80122b6:	45a8      	cmp	r8, r5
 80122b8:	9001      	str	r0, [sp, #4]
 80122ba:	f04f 0300 	mov.w	r3, #0
 80122be:	f04f 020a 	mov.w	r2, #10
 80122c2:	4641      	mov	r1, r8
 80122c4:	4648      	mov	r0, r9
 80122c6:	d107      	bne.n	80122d8 <_dtoa_r+0x9f8>
 80122c8:	f000 f926 	bl	8012518 <__multadd>
 80122cc:	4680      	mov	r8, r0
 80122ce:	4605      	mov	r5, r0
 80122d0:	9b04      	ldr	r3, [sp, #16]
 80122d2:	3301      	adds	r3, #1
 80122d4:	9304      	str	r3, [sp, #16]
 80122d6:	e776      	b.n	80121c6 <_dtoa_r+0x8e6>
 80122d8:	f000 f91e 	bl	8012518 <__multadd>
 80122dc:	4629      	mov	r1, r5
 80122de:	4680      	mov	r8, r0
 80122e0:	2300      	movs	r3, #0
 80122e2:	220a      	movs	r2, #10
 80122e4:	4648      	mov	r0, r9
 80122e6:	f000 f917 	bl	8012518 <__multadd>
 80122ea:	4605      	mov	r5, r0
 80122ec:	e7f0      	b.n	80122d0 <_dtoa_r+0x9f0>
 80122ee:	f1bb 0f00 	cmp.w	fp, #0
 80122f2:	bfcc      	ite	gt
 80122f4:	465e      	movgt	r6, fp
 80122f6:	2601      	movle	r6, #1
 80122f8:	443e      	add	r6, r7
 80122fa:	f04f 0800 	mov.w	r8, #0
 80122fe:	9901      	ldr	r1, [sp, #4]
 8012300:	2201      	movs	r2, #1
 8012302:	4648      	mov	r0, r9
 8012304:	f000 faac 	bl	8012860 <__lshift>
 8012308:	4621      	mov	r1, r4
 801230a:	9001      	str	r0, [sp, #4]
 801230c:	f000 fb14 	bl	8012938 <__mcmp>
 8012310:	2800      	cmp	r0, #0
 8012312:	dcb0      	bgt.n	8012276 <_dtoa_r+0x996>
 8012314:	d102      	bne.n	801231c <_dtoa_r+0xa3c>
 8012316:	f01a 0f01 	tst.w	sl, #1
 801231a:	d1ac      	bne.n	8012276 <_dtoa_r+0x996>
 801231c:	4633      	mov	r3, r6
 801231e:	461e      	mov	r6, r3
 8012320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012324:	2a30      	cmp	r2, #48	@ 0x30
 8012326:	d0fa      	beq.n	801231e <_dtoa_r+0xa3e>
 8012328:	e4e1      	b.n	8011cee <_dtoa_r+0x40e>
 801232a:	429f      	cmp	r7, r3
 801232c:	d1a4      	bne.n	8012278 <_dtoa_r+0x998>
 801232e:	9b05      	ldr	r3, [sp, #20]
 8012330:	3301      	adds	r3, #1
 8012332:	9305      	str	r3, [sp, #20]
 8012334:	2331      	movs	r3, #49	@ 0x31
 8012336:	703b      	strb	r3, [r7, #0]
 8012338:	e4d9      	b.n	8011cee <_dtoa_r+0x40e>
 801233a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801233c:	4f16      	ldr	r7, [pc, #88]	@ (8012398 <_dtoa_r+0xab8>)
 801233e:	b11b      	cbz	r3, 8012348 <_dtoa_r+0xa68>
 8012340:	f107 0308 	add.w	r3, r7, #8
 8012344:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012346:	6013      	str	r3, [r2, #0]
 8012348:	4638      	mov	r0, r7
 801234a:	b011      	add	sp, #68	@ 0x44
 801234c:	ecbd 8b02 	vpop	{d8}
 8012350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012354:	9b07      	ldr	r3, [sp, #28]
 8012356:	2b01      	cmp	r3, #1
 8012358:	f77f ae2c 	ble.w	8011fb4 <_dtoa_r+0x6d4>
 801235c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801235e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012360:	2001      	movs	r0, #1
 8012362:	e64c      	b.n	8011ffe <_dtoa_r+0x71e>
 8012364:	f1bb 0f00 	cmp.w	fp, #0
 8012368:	f77f aed8 	ble.w	801211c <_dtoa_r+0x83c>
 801236c:	463e      	mov	r6, r7
 801236e:	9801      	ldr	r0, [sp, #4]
 8012370:	4621      	mov	r1, r4
 8012372:	f7ff fa2c 	bl	80117ce <quorem>
 8012376:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801237a:	f806 ab01 	strb.w	sl, [r6], #1
 801237e:	1bf2      	subs	r2, r6, r7
 8012380:	4593      	cmp	fp, r2
 8012382:	ddb4      	ble.n	80122ee <_dtoa_r+0xa0e>
 8012384:	9901      	ldr	r1, [sp, #4]
 8012386:	2300      	movs	r3, #0
 8012388:	220a      	movs	r2, #10
 801238a:	4648      	mov	r0, r9
 801238c:	f000 f8c4 	bl	8012518 <__multadd>
 8012390:	9001      	str	r0, [sp, #4]
 8012392:	e7ec      	b.n	801236e <_dtoa_r+0xa8e>
 8012394:	08014601 	.word	0x08014601
 8012398:	08014585 	.word	0x08014585

0801239c <_free_r>:
 801239c:	b538      	push	{r3, r4, r5, lr}
 801239e:	4605      	mov	r5, r0
 80123a0:	2900      	cmp	r1, #0
 80123a2:	d041      	beq.n	8012428 <_free_r+0x8c>
 80123a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123a8:	1f0c      	subs	r4, r1, #4
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	bfb8      	it	lt
 80123ae:	18e4      	addlt	r4, r4, r3
 80123b0:	f7fe fa3c 	bl	801082c <__malloc_lock>
 80123b4:	4a1d      	ldr	r2, [pc, #116]	@ (801242c <_free_r+0x90>)
 80123b6:	6813      	ldr	r3, [r2, #0]
 80123b8:	b933      	cbnz	r3, 80123c8 <_free_r+0x2c>
 80123ba:	6063      	str	r3, [r4, #4]
 80123bc:	6014      	str	r4, [r2, #0]
 80123be:	4628      	mov	r0, r5
 80123c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123c4:	f7fe ba38 	b.w	8010838 <__malloc_unlock>
 80123c8:	42a3      	cmp	r3, r4
 80123ca:	d908      	bls.n	80123de <_free_r+0x42>
 80123cc:	6820      	ldr	r0, [r4, #0]
 80123ce:	1821      	adds	r1, r4, r0
 80123d0:	428b      	cmp	r3, r1
 80123d2:	bf01      	itttt	eq
 80123d4:	6819      	ldreq	r1, [r3, #0]
 80123d6:	685b      	ldreq	r3, [r3, #4]
 80123d8:	1809      	addeq	r1, r1, r0
 80123da:	6021      	streq	r1, [r4, #0]
 80123dc:	e7ed      	b.n	80123ba <_free_r+0x1e>
 80123de:	461a      	mov	r2, r3
 80123e0:	685b      	ldr	r3, [r3, #4]
 80123e2:	b10b      	cbz	r3, 80123e8 <_free_r+0x4c>
 80123e4:	42a3      	cmp	r3, r4
 80123e6:	d9fa      	bls.n	80123de <_free_r+0x42>
 80123e8:	6811      	ldr	r1, [r2, #0]
 80123ea:	1850      	adds	r0, r2, r1
 80123ec:	42a0      	cmp	r0, r4
 80123ee:	d10b      	bne.n	8012408 <_free_r+0x6c>
 80123f0:	6820      	ldr	r0, [r4, #0]
 80123f2:	4401      	add	r1, r0
 80123f4:	1850      	adds	r0, r2, r1
 80123f6:	4283      	cmp	r3, r0
 80123f8:	6011      	str	r1, [r2, #0]
 80123fa:	d1e0      	bne.n	80123be <_free_r+0x22>
 80123fc:	6818      	ldr	r0, [r3, #0]
 80123fe:	685b      	ldr	r3, [r3, #4]
 8012400:	6053      	str	r3, [r2, #4]
 8012402:	4408      	add	r0, r1
 8012404:	6010      	str	r0, [r2, #0]
 8012406:	e7da      	b.n	80123be <_free_r+0x22>
 8012408:	d902      	bls.n	8012410 <_free_r+0x74>
 801240a:	230c      	movs	r3, #12
 801240c:	602b      	str	r3, [r5, #0]
 801240e:	e7d6      	b.n	80123be <_free_r+0x22>
 8012410:	6820      	ldr	r0, [r4, #0]
 8012412:	1821      	adds	r1, r4, r0
 8012414:	428b      	cmp	r3, r1
 8012416:	bf04      	itt	eq
 8012418:	6819      	ldreq	r1, [r3, #0]
 801241a:	685b      	ldreq	r3, [r3, #4]
 801241c:	6063      	str	r3, [r4, #4]
 801241e:	bf04      	itt	eq
 8012420:	1809      	addeq	r1, r1, r0
 8012422:	6021      	streq	r1, [r4, #0]
 8012424:	6054      	str	r4, [r2, #4]
 8012426:	e7ca      	b.n	80123be <_free_r+0x22>
 8012428:	bd38      	pop	{r3, r4, r5, pc}
 801242a:	bf00      	nop
 801242c:	240008cc 	.word	0x240008cc

08012430 <__ascii_mbtowc>:
 8012430:	b082      	sub	sp, #8
 8012432:	b901      	cbnz	r1, 8012436 <__ascii_mbtowc+0x6>
 8012434:	a901      	add	r1, sp, #4
 8012436:	b142      	cbz	r2, 801244a <__ascii_mbtowc+0x1a>
 8012438:	b14b      	cbz	r3, 801244e <__ascii_mbtowc+0x1e>
 801243a:	7813      	ldrb	r3, [r2, #0]
 801243c:	600b      	str	r3, [r1, #0]
 801243e:	7812      	ldrb	r2, [r2, #0]
 8012440:	1e10      	subs	r0, r2, #0
 8012442:	bf18      	it	ne
 8012444:	2001      	movne	r0, #1
 8012446:	b002      	add	sp, #8
 8012448:	4770      	bx	lr
 801244a:	4610      	mov	r0, r2
 801244c:	e7fb      	b.n	8012446 <__ascii_mbtowc+0x16>
 801244e:	f06f 0001 	mvn.w	r0, #1
 8012452:	e7f8      	b.n	8012446 <__ascii_mbtowc+0x16>

08012454 <_Balloc>:
 8012454:	b570      	push	{r4, r5, r6, lr}
 8012456:	69c6      	ldr	r6, [r0, #28]
 8012458:	4604      	mov	r4, r0
 801245a:	460d      	mov	r5, r1
 801245c:	b976      	cbnz	r6, 801247c <_Balloc+0x28>
 801245e:	2010      	movs	r0, #16
 8012460:	f7fe f932 	bl	80106c8 <malloc>
 8012464:	4602      	mov	r2, r0
 8012466:	61e0      	str	r0, [r4, #28]
 8012468:	b920      	cbnz	r0, 8012474 <_Balloc+0x20>
 801246a:	4b18      	ldr	r3, [pc, #96]	@ (80124cc <_Balloc+0x78>)
 801246c:	4818      	ldr	r0, [pc, #96]	@ (80124d0 <_Balloc+0x7c>)
 801246e:	216b      	movs	r1, #107	@ 0x6b
 8012470:	f001 faf4 	bl	8013a5c <__assert_func>
 8012474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012478:	6006      	str	r6, [r0, #0]
 801247a:	60c6      	str	r6, [r0, #12]
 801247c:	69e6      	ldr	r6, [r4, #28]
 801247e:	68f3      	ldr	r3, [r6, #12]
 8012480:	b183      	cbz	r3, 80124a4 <_Balloc+0x50>
 8012482:	69e3      	ldr	r3, [r4, #28]
 8012484:	68db      	ldr	r3, [r3, #12]
 8012486:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801248a:	b9b8      	cbnz	r0, 80124bc <_Balloc+0x68>
 801248c:	2101      	movs	r1, #1
 801248e:	fa01 f605 	lsl.w	r6, r1, r5
 8012492:	1d72      	adds	r2, r6, #5
 8012494:	0092      	lsls	r2, r2, #2
 8012496:	4620      	mov	r0, r4
 8012498:	f001 fafe 	bl	8013a98 <_calloc_r>
 801249c:	b160      	cbz	r0, 80124b8 <_Balloc+0x64>
 801249e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80124a2:	e00e      	b.n	80124c2 <_Balloc+0x6e>
 80124a4:	2221      	movs	r2, #33	@ 0x21
 80124a6:	2104      	movs	r1, #4
 80124a8:	4620      	mov	r0, r4
 80124aa:	f001 faf5 	bl	8013a98 <_calloc_r>
 80124ae:	69e3      	ldr	r3, [r4, #28]
 80124b0:	60f0      	str	r0, [r6, #12]
 80124b2:	68db      	ldr	r3, [r3, #12]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d1e4      	bne.n	8012482 <_Balloc+0x2e>
 80124b8:	2000      	movs	r0, #0
 80124ba:	bd70      	pop	{r4, r5, r6, pc}
 80124bc:	6802      	ldr	r2, [r0, #0]
 80124be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80124c2:	2300      	movs	r3, #0
 80124c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80124c8:	e7f7      	b.n	80124ba <_Balloc+0x66>
 80124ca:	bf00      	nop
 80124cc:	08014592 	.word	0x08014592
 80124d0:	08014612 	.word	0x08014612

080124d4 <_Bfree>:
 80124d4:	b570      	push	{r4, r5, r6, lr}
 80124d6:	69c6      	ldr	r6, [r0, #28]
 80124d8:	4605      	mov	r5, r0
 80124da:	460c      	mov	r4, r1
 80124dc:	b976      	cbnz	r6, 80124fc <_Bfree+0x28>
 80124de:	2010      	movs	r0, #16
 80124e0:	f7fe f8f2 	bl	80106c8 <malloc>
 80124e4:	4602      	mov	r2, r0
 80124e6:	61e8      	str	r0, [r5, #28]
 80124e8:	b920      	cbnz	r0, 80124f4 <_Bfree+0x20>
 80124ea:	4b09      	ldr	r3, [pc, #36]	@ (8012510 <_Bfree+0x3c>)
 80124ec:	4809      	ldr	r0, [pc, #36]	@ (8012514 <_Bfree+0x40>)
 80124ee:	218f      	movs	r1, #143	@ 0x8f
 80124f0:	f001 fab4 	bl	8013a5c <__assert_func>
 80124f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80124f8:	6006      	str	r6, [r0, #0]
 80124fa:	60c6      	str	r6, [r0, #12]
 80124fc:	b13c      	cbz	r4, 801250e <_Bfree+0x3a>
 80124fe:	69eb      	ldr	r3, [r5, #28]
 8012500:	6862      	ldr	r2, [r4, #4]
 8012502:	68db      	ldr	r3, [r3, #12]
 8012504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012508:	6021      	str	r1, [r4, #0]
 801250a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801250e:	bd70      	pop	{r4, r5, r6, pc}
 8012510:	08014592 	.word	0x08014592
 8012514:	08014612 	.word	0x08014612

08012518 <__multadd>:
 8012518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801251c:	690d      	ldr	r5, [r1, #16]
 801251e:	4607      	mov	r7, r0
 8012520:	460c      	mov	r4, r1
 8012522:	461e      	mov	r6, r3
 8012524:	f101 0c14 	add.w	ip, r1, #20
 8012528:	2000      	movs	r0, #0
 801252a:	f8dc 3000 	ldr.w	r3, [ip]
 801252e:	b299      	uxth	r1, r3
 8012530:	fb02 6101 	mla	r1, r2, r1, r6
 8012534:	0c1e      	lsrs	r6, r3, #16
 8012536:	0c0b      	lsrs	r3, r1, #16
 8012538:	fb02 3306 	mla	r3, r2, r6, r3
 801253c:	b289      	uxth	r1, r1
 801253e:	3001      	adds	r0, #1
 8012540:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012544:	4285      	cmp	r5, r0
 8012546:	f84c 1b04 	str.w	r1, [ip], #4
 801254a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801254e:	dcec      	bgt.n	801252a <__multadd+0x12>
 8012550:	b30e      	cbz	r6, 8012596 <__multadd+0x7e>
 8012552:	68a3      	ldr	r3, [r4, #8]
 8012554:	42ab      	cmp	r3, r5
 8012556:	dc19      	bgt.n	801258c <__multadd+0x74>
 8012558:	6861      	ldr	r1, [r4, #4]
 801255a:	4638      	mov	r0, r7
 801255c:	3101      	adds	r1, #1
 801255e:	f7ff ff79 	bl	8012454 <_Balloc>
 8012562:	4680      	mov	r8, r0
 8012564:	b928      	cbnz	r0, 8012572 <__multadd+0x5a>
 8012566:	4602      	mov	r2, r0
 8012568:	4b0c      	ldr	r3, [pc, #48]	@ (801259c <__multadd+0x84>)
 801256a:	480d      	ldr	r0, [pc, #52]	@ (80125a0 <__multadd+0x88>)
 801256c:	21ba      	movs	r1, #186	@ 0xba
 801256e:	f001 fa75 	bl	8013a5c <__assert_func>
 8012572:	6922      	ldr	r2, [r4, #16]
 8012574:	3202      	adds	r2, #2
 8012576:	f104 010c 	add.w	r1, r4, #12
 801257a:	0092      	lsls	r2, r2, #2
 801257c:	300c      	adds	r0, #12
 801257e:	f7ff f918 	bl	80117b2 <memcpy>
 8012582:	4621      	mov	r1, r4
 8012584:	4638      	mov	r0, r7
 8012586:	f7ff ffa5 	bl	80124d4 <_Bfree>
 801258a:	4644      	mov	r4, r8
 801258c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012590:	3501      	adds	r5, #1
 8012592:	615e      	str	r6, [r3, #20]
 8012594:	6125      	str	r5, [r4, #16]
 8012596:	4620      	mov	r0, r4
 8012598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801259c:	08014601 	.word	0x08014601
 80125a0:	08014612 	.word	0x08014612

080125a4 <__hi0bits>:
 80125a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80125a8:	4603      	mov	r3, r0
 80125aa:	bf36      	itet	cc
 80125ac:	0403      	lslcc	r3, r0, #16
 80125ae:	2000      	movcs	r0, #0
 80125b0:	2010      	movcc	r0, #16
 80125b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80125b6:	bf3c      	itt	cc
 80125b8:	021b      	lslcc	r3, r3, #8
 80125ba:	3008      	addcc	r0, #8
 80125bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80125c0:	bf3c      	itt	cc
 80125c2:	011b      	lslcc	r3, r3, #4
 80125c4:	3004      	addcc	r0, #4
 80125c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80125ca:	bf3c      	itt	cc
 80125cc:	009b      	lslcc	r3, r3, #2
 80125ce:	3002      	addcc	r0, #2
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	db05      	blt.n	80125e0 <__hi0bits+0x3c>
 80125d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80125d8:	f100 0001 	add.w	r0, r0, #1
 80125dc:	bf08      	it	eq
 80125de:	2020      	moveq	r0, #32
 80125e0:	4770      	bx	lr

080125e2 <__lo0bits>:
 80125e2:	6803      	ldr	r3, [r0, #0]
 80125e4:	4602      	mov	r2, r0
 80125e6:	f013 0007 	ands.w	r0, r3, #7
 80125ea:	d00b      	beq.n	8012604 <__lo0bits+0x22>
 80125ec:	07d9      	lsls	r1, r3, #31
 80125ee:	d421      	bmi.n	8012634 <__lo0bits+0x52>
 80125f0:	0798      	lsls	r0, r3, #30
 80125f2:	bf49      	itett	mi
 80125f4:	085b      	lsrmi	r3, r3, #1
 80125f6:	089b      	lsrpl	r3, r3, #2
 80125f8:	2001      	movmi	r0, #1
 80125fa:	6013      	strmi	r3, [r2, #0]
 80125fc:	bf5c      	itt	pl
 80125fe:	6013      	strpl	r3, [r2, #0]
 8012600:	2002      	movpl	r0, #2
 8012602:	4770      	bx	lr
 8012604:	b299      	uxth	r1, r3
 8012606:	b909      	cbnz	r1, 801260c <__lo0bits+0x2a>
 8012608:	0c1b      	lsrs	r3, r3, #16
 801260a:	2010      	movs	r0, #16
 801260c:	b2d9      	uxtb	r1, r3
 801260e:	b909      	cbnz	r1, 8012614 <__lo0bits+0x32>
 8012610:	3008      	adds	r0, #8
 8012612:	0a1b      	lsrs	r3, r3, #8
 8012614:	0719      	lsls	r1, r3, #28
 8012616:	bf04      	itt	eq
 8012618:	091b      	lsreq	r3, r3, #4
 801261a:	3004      	addeq	r0, #4
 801261c:	0799      	lsls	r1, r3, #30
 801261e:	bf04      	itt	eq
 8012620:	089b      	lsreq	r3, r3, #2
 8012622:	3002      	addeq	r0, #2
 8012624:	07d9      	lsls	r1, r3, #31
 8012626:	d403      	bmi.n	8012630 <__lo0bits+0x4e>
 8012628:	085b      	lsrs	r3, r3, #1
 801262a:	f100 0001 	add.w	r0, r0, #1
 801262e:	d003      	beq.n	8012638 <__lo0bits+0x56>
 8012630:	6013      	str	r3, [r2, #0]
 8012632:	4770      	bx	lr
 8012634:	2000      	movs	r0, #0
 8012636:	4770      	bx	lr
 8012638:	2020      	movs	r0, #32
 801263a:	4770      	bx	lr

0801263c <__i2b>:
 801263c:	b510      	push	{r4, lr}
 801263e:	460c      	mov	r4, r1
 8012640:	2101      	movs	r1, #1
 8012642:	f7ff ff07 	bl	8012454 <_Balloc>
 8012646:	4602      	mov	r2, r0
 8012648:	b928      	cbnz	r0, 8012656 <__i2b+0x1a>
 801264a:	4b05      	ldr	r3, [pc, #20]	@ (8012660 <__i2b+0x24>)
 801264c:	4805      	ldr	r0, [pc, #20]	@ (8012664 <__i2b+0x28>)
 801264e:	f240 1145 	movw	r1, #325	@ 0x145
 8012652:	f001 fa03 	bl	8013a5c <__assert_func>
 8012656:	2301      	movs	r3, #1
 8012658:	6144      	str	r4, [r0, #20]
 801265a:	6103      	str	r3, [r0, #16]
 801265c:	bd10      	pop	{r4, pc}
 801265e:	bf00      	nop
 8012660:	08014601 	.word	0x08014601
 8012664:	08014612 	.word	0x08014612

08012668 <__multiply>:
 8012668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801266c:	4617      	mov	r7, r2
 801266e:	690a      	ldr	r2, [r1, #16]
 8012670:	693b      	ldr	r3, [r7, #16]
 8012672:	429a      	cmp	r2, r3
 8012674:	bfa8      	it	ge
 8012676:	463b      	movge	r3, r7
 8012678:	4689      	mov	r9, r1
 801267a:	bfa4      	itt	ge
 801267c:	460f      	movge	r7, r1
 801267e:	4699      	movge	r9, r3
 8012680:	693d      	ldr	r5, [r7, #16]
 8012682:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	6879      	ldr	r1, [r7, #4]
 801268a:	eb05 060a 	add.w	r6, r5, sl
 801268e:	42b3      	cmp	r3, r6
 8012690:	b085      	sub	sp, #20
 8012692:	bfb8      	it	lt
 8012694:	3101      	addlt	r1, #1
 8012696:	f7ff fedd 	bl	8012454 <_Balloc>
 801269a:	b930      	cbnz	r0, 80126aa <__multiply+0x42>
 801269c:	4602      	mov	r2, r0
 801269e:	4b41      	ldr	r3, [pc, #260]	@ (80127a4 <__multiply+0x13c>)
 80126a0:	4841      	ldr	r0, [pc, #260]	@ (80127a8 <__multiply+0x140>)
 80126a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80126a6:	f001 f9d9 	bl	8013a5c <__assert_func>
 80126aa:	f100 0414 	add.w	r4, r0, #20
 80126ae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80126b2:	4623      	mov	r3, r4
 80126b4:	2200      	movs	r2, #0
 80126b6:	4573      	cmp	r3, lr
 80126b8:	d320      	bcc.n	80126fc <__multiply+0x94>
 80126ba:	f107 0814 	add.w	r8, r7, #20
 80126be:	f109 0114 	add.w	r1, r9, #20
 80126c2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80126c6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80126ca:	9302      	str	r3, [sp, #8]
 80126cc:	1beb      	subs	r3, r5, r7
 80126ce:	3b15      	subs	r3, #21
 80126d0:	f023 0303 	bic.w	r3, r3, #3
 80126d4:	3304      	adds	r3, #4
 80126d6:	3715      	adds	r7, #21
 80126d8:	42bd      	cmp	r5, r7
 80126da:	bf38      	it	cc
 80126dc:	2304      	movcc	r3, #4
 80126de:	9301      	str	r3, [sp, #4]
 80126e0:	9b02      	ldr	r3, [sp, #8]
 80126e2:	9103      	str	r1, [sp, #12]
 80126e4:	428b      	cmp	r3, r1
 80126e6:	d80c      	bhi.n	8012702 <__multiply+0x9a>
 80126e8:	2e00      	cmp	r6, #0
 80126ea:	dd03      	ble.n	80126f4 <__multiply+0x8c>
 80126ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d055      	beq.n	80127a0 <__multiply+0x138>
 80126f4:	6106      	str	r6, [r0, #16]
 80126f6:	b005      	add	sp, #20
 80126f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126fc:	f843 2b04 	str.w	r2, [r3], #4
 8012700:	e7d9      	b.n	80126b6 <__multiply+0x4e>
 8012702:	f8b1 a000 	ldrh.w	sl, [r1]
 8012706:	f1ba 0f00 	cmp.w	sl, #0
 801270a:	d01f      	beq.n	801274c <__multiply+0xe4>
 801270c:	46c4      	mov	ip, r8
 801270e:	46a1      	mov	r9, r4
 8012710:	2700      	movs	r7, #0
 8012712:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012716:	f8d9 3000 	ldr.w	r3, [r9]
 801271a:	fa1f fb82 	uxth.w	fp, r2
 801271e:	b29b      	uxth	r3, r3
 8012720:	fb0a 330b 	mla	r3, sl, fp, r3
 8012724:	443b      	add	r3, r7
 8012726:	f8d9 7000 	ldr.w	r7, [r9]
 801272a:	0c12      	lsrs	r2, r2, #16
 801272c:	0c3f      	lsrs	r7, r7, #16
 801272e:	fb0a 7202 	mla	r2, sl, r2, r7
 8012732:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012736:	b29b      	uxth	r3, r3
 8012738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801273c:	4565      	cmp	r5, ip
 801273e:	f849 3b04 	str.w	r3, [r9], #4
 8012742:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012746:	d8e4      	bhi.n	8012712 <__multiply+0xaa>
 8012748:	9b01      	ldr	r3, [sp, #4]
 801274a:	50e7      	str	r7, [r4, r3]
 801274c:	9b03      	ldr	r3, [sp, #12]
 801274e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012752:	3104      	adds	r1, #4
 8012754:	f1b9 0f00 	cmp.w	r9, #0
 8012758:	d020      	beq.n	801279c <__multiply+0x134>
 801275a:	6823      	ldr	r3, [r4, #0]
 801275c:	4647      	mov	r7, r8
 801275e:	46a4      	mov	ip, r4
 8012760:	f04f 0a00 	mov.w	sl, #0
 8012764:	f8b7 b000 	ldrh.w	fp, [r7]
 8012768:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801276c:	fb09 220b 	mla	r2, r9, fp, r2
 8012770:	4452      	add	r2, sl
 8012772:	b29b      	uxth	r3, r3
 8012774:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012778:	f84c 3b04 	str.w	r3, [ip], #4
 801277c:	f857 3b04 	ldr.w	r3, [r7], #4
 8012780:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012784:	f8bc 3000 	ldrh.w	r3, [ip]
 8012788:	fb09 330a 	mla	r3, r9, sl, r3
 801278c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012790:	42bd      	cmp	r5, r7
 8012792:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012796:	d8e5      	bhi.n	8012764 <__multiply+0xfc>
 8012798:	9a01      	ldr	r2, [sp, #4]
 801279a:	50a3      	str	r3, [r4, r2]
 801279c:	3404      	adds	r4, #4
 801279e:	e79f      	b.n	80126e0 <__multiply+0x78>
 80127a0:	3e01      	subs	r6, #1
 80127a2:	e7a1      	b.n	80126e8 <__multiply+0x80>
 80127a4:	08014601 	.word	0x08014601
 80127a8:	08014612 	.word	0x08014612

080127ac <__pow5mult>:
 80127ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127b0:	4615      	mov	r5, r2
 80127b2:	f012 0203 	ands.w	r2, r2, #3
 80127b6:	4607      	mov	r7, r0
 80127b8:	460e      	mov	r6, r1
 80127ba:	d007      	beq.n	80127cc <__pow5mult+0x20>
 80127bc:	4c25      	ldr	r4, [pc, #148]	@ (8012854 <__pow5mult+0xa8>)
 80127be:	3a01      	subs	r2, #1
 80127c0:	2300      	movs	r3, #0
 80127c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80127c6:	f7ff fea7 	bl	8012518 <__multadd>
 80127ca:	4606      	mov	r6, r0
 80127cc:	10ad      	asrs	r5, r5, #2
 80127ce:	d03d      	beq.n	801284c <__pow5mult+0xa0>
 80127d0:	69fc      	ldr	r4, [r7, #28]
 80127d2:	b97c      	cbnz	r4, 80127f4 <__pow5mult+0x48>
 80127d4:	2010      	movs	r0, #16
 80127d6:	f7fd ff77 	bl	80106c8 <malloc>
 80127da:	4602      	mov	r2, r0
 80127dc:	61f8      	str	r0, [r7, #28]
 80127de:	b928      	cbnz	r0, 80127ec <__pow5mult+0x40>
 80127e0:	4b1d      	ldr	r3, [pc, #116]	@ (8012858 <__pow5mult+0xac>)
 80127e2:	481e      	ldr	r0, [pc, #120]	@ (801285c <__pow5mult+0xb0>)
 80127e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80127e8:	f001 f938 	bl	8013a5c <__assert_func>
 80127ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80127f0:	6004      	str	r4, [r0, #0]
 80127f2:	60c4      	str	r4, [r0, #12]
 80127f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80127f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80127fc:	b94c      	cbnz	r4, 8012812 <__pow5mult+0x66>
 80127fe:	f240 2171 	movw	r1, #625	@ 0x271
 8012802:	4638      	mov	r0, r7
 8012804:	f7ff ff1a 	bl	801263c <__i2b>
 8012808:	2300      	movs	r3, #0
 801280a:	f8c8 0008 	str.w	r0, [r8, #8]
 801280e:	4604      	mov	r4, r0
 8012810:	6003      	str	r3, [r0, #0]
 8012812:	f04f 0900 	mov.w	r9, #0
 8012816:	07eb      	lsls	r3, r5, #31
 8012818:	d50a      	bpl.n	8012830 <__pow5mult+0x84>
 801281a:	4631      	mov	r1, r6
 801281c:	4622      	mov	r2, r4
 801281e:	4638      	mov	r0, r7
 8012820:	f7ff ff22 	bl	8012668 <__multiply>
 8012824:	4631      	mov	r1, r6
 8012826:	4680      	mov	r8, r0
 8012828:	4638      	mov	r0, r7
 801282a:	f7ff fe53 	bl	80124d4 <_Bfree>
 801282e:	4646      	mov	r6, r8
 8012830:	106d      	asrs	r5, r5, #1
 8012832:	d00b      	beq.n	801284c <__pow5mult+0xa0>
 8012834:	6820      	ldr	r0, [r4, #0]
 8012836:	b938      	cbnz	r0, 8012848 <__pow5mult+0x9c>
 8012838:	4622      	mov	r2, r4
 801283a:	4621      	mov	r1, r4
 801283c:	4638      	mov	r0, r7
 801283e:	f7ff ff13 	bl	8012668 <__multiply>
 8012842:	6020      	str	r0, [r4, #0]
 8012844:	f8c0 9000 	str.w	r9, [r0]
 8012848:	4604      	mov	r4, r0
 801284a:	e7e4      	b.n	8012816 <__pow5mult+0x6a>
 801284c:	4630      	mov	r0, r6
 801284e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012852:	bf00      	nop
 8012854:	080146d4 	.word	0x080146d4
 8012858:	08014592 	.word	0x08014592
 801285c:	08014612 	.word	0x08014612

08012860 <__lshift>:
 8012860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012864:	460c      	mov	r4, r1
 8012866:	6849      	ldr	r1, [r1, #4]
 8012868:	6923      	ldr	r3, [r4, #16]
 801286a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801286e:	68a3      	ldr	r3, [r4, #8]
 8012870:	4607      	mov	r7, r0
 8012872:	4691      	mov	r9, r2
 8012874:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012878:	f108 0601 	add.w	r6, r8, #1
 801287c:	42b3      	cmp	r3, r6
 801287e:	db0b      	blt.n	8012898 <__lshift+0x38>
 8012880:	4638      	mov	r0, r7
 8012882:	f7ff fde7 	bl	8012454 <_Balloc>
 8012886:	4605      	mov	r5, r0
 8012888:	b948      	cbnz	r0, 801289e <__lshift+0x3e>
 801288a:	4602      	mov	r2, r0
 801288c:	4b28      	ldr	r3, [pc, #160]	@ (8012930 <__lshift+0xd0>)
 801288e:	4829      	ldr	r0, [pc, #164]	@ (8012934 <__lshift+0xd4>)
 8012890:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012894:	f001 f8e2 	bl	8013a5c <__assert_func>
 8012898:	3101      	adds	r1, #1
 801289a:	005b      	lsls	r3, r3, #1
 801289c:	e7ee      	b.n	801287c <__lshift+0x1c>
 801289e:	2300      	movs	r3, #0
 80128a0:	f100 0114 	add.w	r1, r0, #20
 80128a4:	f100 0210 	add.w	r2, r0, #16
 80128a8:	4618      	mov	r0, r3
 80128aa:	4553      	cmp	r3, sl
 80128ac:	db33      	blt.n	8012916 <__lshift+0xb6>
 80128ae:	6920      	ldr	r0, [r4, #16]
 80128b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80128b4:	f104 0314 	add.w	r3, r4, #20
 80128b8:	f019 091f 	ands.w	r9, r9, #31
 80128bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80128c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80128c4:	d02b      	beq.n	801291e <__lshift+0xbe>
 80128c6:	f1c9 0e20 	rsb	lr, r9, #32
 80128ca:	468a      	mov	sl, r1
 80128cc:	2200      	movs	r2, #0
 80128ce:	6818      	ldr	r0, [r3, #0]
 80128d0:	fa00 f009 	lsl.w	r0, r0, r9
 80128d4:	4310      	orrs	r0, r2
 80128d6:	f84a 0b04 	str.w	r0, [sl], #4
 80128da:	f853 2b04 	ldr.w	r2, [r3], #4
 80128de:	459c      	cmp	ip, r3
 80128e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80128e4:	d8f3      	bhi.n	80128ce <__lshift+0x6e>
 80128e6:	ebac 0304 	sub.w	r3, ip, r4
 80128ea:	3b15      	subs	r3, #21
 80128ec:	f023 0303 	bic.w	r3, r3, #3
 80128f0:	3304      	adds	r3, #4
 80128f2:	f104 0015 	add.w	r0, r4, #21
 80128f6:	4560      	cmp	r0, ip
 80128f8:	bf88      	it	hi
 80128fa:	2304      	movhi	r3, #4
 80128fc:	50ca      	str	r2, [r1, r3]
 80128fe:	b10a      	cbz	r2, 8012904 <__lshift+0xa4>
 8012900:	f108 0602 	add.w	r6, r8, #2
 8012904:	3e01      	subs	r6, #1
 8012906:	4638      	mov	r0, r7
 8012908:	612e      	str	r6, [r5, #16]
 801290a:	4621      	mov	r1, r4
 801290c:	f7ff fde2 	bl	80124d4 <_Bfree>
 8012910:	4628      	mov	r0, r5
 8012912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012916:	f842 0f04 	str.w	r0, [r2, #4]!
 801291a:	3301      	adds	r3, #1
 801291c:	e7c5      	b.n	80128aa <__lshift+0x4a>
 801291e:	3904      	subs	r1, #4
 8012920:	f853 2b04 	ldr.w	r2, [r3], #4
 8012924:	f841 2f04 	str.w	r2, [r1, #4]!
 8012928:	459c      	cmp	ip, r3
 801292a:	d8f9      	bhi.n	8012920 <__lshift+0xc0>
 801292c:	e7ea      	b.n	8012904 <__lshift+0xa4>
 801292e:	bf00      	nop
 8012930:	08014601 	.word	0x08014601
 8012934:	08014612 	.word	0x08014612

08012938 <__mcmp>:
 8012938:	690a      	ldr	r2, [r1, #16]
 801293a:	4603      	mov	r3, r0
 801293c:	6900      	ldr	r0, [r0, #16]
 801293e:	1a80      	subs	r0, r0, r2
 8012940:	b530      	push	{r4, r5, lr}
 8012942:	d10e      	bne.n	8012962 <__mcmp+0x2a>
 8012944:	3314      	adds	r3, #20
 8012946:	3114      	adds	r1, #20
 8012948:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801294c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012950:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012954:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012958:	4295      	cmp	r5, r2
 801295a:	d003      	beq.n	8012964 <__mcmp+0x2c>
 801295c:	d205      	bcs.n	801296a <__mcmp+0x32>
 801295e:	f04f 30ff 	mov.w	r0, #4294967295
 8012962:	bd30      	pop	{r4, r5, pc}
 8012964:	42a3      	cmp	r3, r4
 8012966:	d3f3      	bcc.n	8012950 <__mcmp+0x18>
 8012968:	e7fb      	b.n	8012962 <__mcmp+0x2a>
 801296a:	2001      	movs	r0, #1
 801296c:	e7f9      	b.n	8012962 <__mcmp+0x2a>
	...

08012970 <__mdiff>:
 8012970:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012974:	4689      	mov	r9, r1
 8012976:	4606      	mov	r6, r0
 8012978:	4611      	mov	r1, r2
 801297a:	4648      	mov	r0, r9
 801297c:	4614      	mov	r4, r2
 801297e:	f7ff ffdb 	bl	8012938 <__mcmp>
 8012982:	1e05      	subs	r5, r0, #0
 8012984:	d112      	bne.n	80129ac <__mdiff+0x3c>
 8012986:	4629      	mov	r1, r5
 8012988:	4630      	mov	r0, r6
 801298a:	f7ff fd63 	bl	8012454 <_Balloc>
 801298e:	4602      	mov	r2, r0
 8012990:	b928      	cbnz	r0, 801299e <__mdiff+0x2e>
 8012992:	4b3f      	ldr	r3, [pc, #252]	@ (8012a90 <__mdiff+0x120>)
 8012994:	f240 2137 	movw	r1, #567	@ 0x237
 8012998:	483e      	ldr	r0, [pc, #248]	@ (8012a94 <__mdiff+0x124>)
 801299a:	f001 f85f 	bl	8013a5c <__assert_func>
 801299e:	2301      	movs	r3, #1
 80129a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80129a4:	4610      	mov	r0, r2
 80129a6:	b003      	add	sp, #12
 80129a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129ac:	bfbc      	itt	lt
 80129ae:	464b      	movlt	r3, r9
 80129b0:	46a1      	movlt	r9, r4
 80129b2:	4630      	mov	r0, r6
 80129b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80129b8:	bfba      	itte	lt
 80129ba:	461c      	movlt	r4, r3
 80129bc:	2501      	movlt	r5, #1
 80129be:	2500      	movge	r5, #0
 80129c0:	f7ff fd48 	bl	8012454 <_Balloc>
 80129c4:	4602      	mov	r2, r0
 80129c6:	b918      	cbnz	r0, 80129d0 <__mdiff+0x60>
 80129c8:	4b31      	ldr	r3, [pc, #196]	@ (8012a90 <__mdiff+0x120>)
 80129ca:	f240 2145 	movw	r1, #581	@ 0x245
 80129ce:	e7e3      	b.n	8012998 <__mdiff+0x28>
 80129d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80129d4:	6926      	ldr	r6, [r4, #16]
 80129d6:	60c5      	str	r5, [r0, #12]
 80129d8:	f109 0310 	add.w	r3, r9, #16
 80129dc:	f109 0514 	add.w	r5, r9, #20
 80129e0:	f104 0e14 	add.w	lr, r4, #20
 80129e4:	f100 0b14 	add.w	fp, r0, #20
 80129e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80129ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80129f0:	9301      	str	r3, [sp, #4]
 80129f2:	46d9      	mov	r9, fp
 80129f4:	f04f 0c00 	mov.w	ip, #0
 80129f8:	9b01      	ldr	r3, [sp, #4]
 80129fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80129fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012a02:	9301      	str	r3, [sp, #4]
 8012a04:	fa1f f38a 	uxth.w	r3, sl
 8012a08:	4619      	mov	r1, r3
 8012a0a:	b283      	uxth	r3, r0
 8012a0c:	1acb      	subs	r3, r1, r3
 8012a0e:	0c00      	lsrs	r0, r0, #16
 8012a10:	4463      	add	r3, ip
 8012a12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012a16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012a1a:	b29b      	uxth	r3, r3
 8012a1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012a20:	4576      	cmp	r6, lr
 8012a22:	f849 3b04 	str.w	r3, [r9], #4
 8012a26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a2a:	d8e5      	bhi.n	80129f8 <__mdiff+0x88>
 8012a2c:	1b33      	subs	r3, r6, r4
 8012a2e:	3b15      	subs	r3, #21
 8012a30:	f023 0303 	bic.w	r3, r3, #3
 8012a34:	3415      	adds	r4, #21
 8012a36:	3304      	adds	r3, #4
 8012a38:	42a6      	cmp	r6, r4
 8012a3a:	bf38      	it	cc
 8012a3c:	2304      	movcc	r3, #4
 8012a3e:	441d      	add	r5, r3
 8012a40:	445b      	add	r3, fp
 8012a42:	461e      	mov	r6, r3
 8012a44:	462c      	mov	r4, r5
 8012a46:	4544      	cmp	r4, r8
 8012a48:	d30e      	bcc.n	8012a68 <__mdiff+0xf8>
 8012a4a:	f108 0103 	add.w	r1, r8, #3
 8012a4e:	1b49      	subs	r1, r1, r5
 8012a50:	f021 0103 	bic.w	r1, r1, #3
 8012a54:	3d03      	subs	r5, #3
 8012a56:	45a8      	cmp	r8, r5
 8012a58:	bf38      	it	cc
 8012a5a:	2100      	movcc	r1, #0
 8012a5c:	440b      	add	r3, r1
 8012a5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012a62:	b191      	cbz	r1, 8012a8a <__mdiff+0x11a>
 8012a64:	6117      	str	r7, [r2, #16]
 8012a66:	e79d      	b.n	80129a4 <__mdiff+0x34>
 8012a68:	f854 1b04 	ldr.w	r1, [r4], #4
 8012a6c:	46e6      	mov	lr, ip
 8012a6e:	0c08      	lsrs	r0, r1, #16
 8012a70:	fa1c fc81 	uxtah	ip, ip, r1
 8012a74:	4471      	add	r1, lr
 8012a76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012a7a:	b289      	uxth	r1, r1
 8012a7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012a80:	f846 1b04 	str.w	r1, [r6], #4
 8012a84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a88:	e7dd      	b.n	8012a46 <__mdiff+0xd6>
 8012a8a:	3f01      	subs	r7, #1
 8012a8c:	e7e7      	b.n	8012a5e <__mdiff+0xee>
 8012a8e:	bf00      	nop
 8012a90:	08014601 	.word	0x08014601
 8012a94:	08014612 	.word	0x08014612

08012a98 <__d2b>:
 8012a98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012a9c:	460f      	mov	r7, r1
 8012a9e:	2101      	movs	r1, #1
 8012aa0:	ec59 8b10 	vmov	r8, r9, d0
 8012aa4:	4616      	mov	r6, r2
 8012aa6:	f7ff fcd5 	bl	8012454 <_Balloc>
 8012aaa:	4604      	mov	r4, r0
 8012aac:	b930      	cbnz	r0, 8012abc <__d2b+0x24>
 8012aae:	4602      	mov	r2, r0
 8012ab0:	4b23      	ldr	r3, [pc, #140]	@ (8012b40 <__d2b+0xa8>)
 8012ab2:	4824      	ldr	r0, [pc, #144]	@ (8012b44 <__d2b+0xac>)
 8012ab4:	f240 310f 	movw	r1, #783	@ 0x30f
 8012ab8:	f000 ffd0 	bl	8013a5c <__assert_func>
 8012abc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012ac0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012ac4:	b10d      	cbz	r5, 8012aca <__d2b+0x32>
 8012ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012aca:	9301      	str	r3, [sp, #4]
 8012acc:	f1b8 0300 	subs.w	r3, r8, #0
 8012ad0:	d023      	beq.n	8012b1a <__d2b+0x82>
 8012ad2:	4668      	mov	r0, sp
 8012ad4:	9300      	str	r3, [sp, #0]
 8012ad6:	f7ff fd84 	bl	80125e2 <__lo0bits>
 8012ada:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012ade:	b1d0      	cbz	r0, 8012b16 <__d2b+0x7e>
 8012ae0:	f1c0 0320 	rsb	r3, r0, #32
 8012ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8012ae8:	430b      	orrs	r3, r1
 8012aea:	40c2      	lsrs	r2, r0
 8012aec:	6163      	str	r3, [r4, #20]
 8012aee:	9201      	str	r2, [sp, #4]
 8012af0:	9b01      	ldr	r3, [sp, #4]
 8012af2:	61a3      	str	r3, [r4, #24]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	bf0c      	ite	eq
 8012af8:	2201      	moveq	r2, #1
 8012afa:	2202      	movne	r2, #2
 8012afc:	6122      	str	r2, [r4, #16]
 8012afe:	b1a5      	cbz	r5, 8012b2a <__d2b+0x92>
 8012b00:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012b04:	4405      	add	r5, r0
 8012b06:	603d      	str	r5, [r7, #0]
 8012b08:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012b0c:	6030      	str	r0, [r6, #0]
 8012b0e:	4620      	mov	r0, r4
 8012b10:	b003      	add	sp, #12
 8012b12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b16:	6161      	str	r1, [r4, #20]
 8012b18:	e7ea      	b.n	8012af0 <__d2b+0x58>
 8012b1a:	a801      	add	r0, sp, #4
 8012b1c:	f7ff fd61 	bl	80125e2 <__lo0bits>
 8012b20:	9b01      	ldr	r3, [sp, #4]
 8012b22:	6163      	str	r3, [r4, #20]
 8012b24:	3020      	adds	r0, #32
 8012b26:	2201      	movs	r2, #1
 8012b28:	e7e8      	b.n	8012afc <__d2b+0x64>
 8012b2a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012b2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012b32:	6038      	str	r0, [r7, #0]
 8012b34:	6918      	ldr	r0, [r3, #16]
 8012b36:	f7ff fd35 	bl	80125a4 <__hi0bits>
 8012b3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012b3e:	e7e5      	b.n	8012b0c <__d2b+0x74>
 8012b40:	08014601 	.word	0x08014601
 8012b44:	08014612 	.word	0x08014612

08012b48 <_malloc_usable_size_r>:
 8012b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b4c:	1f18      	subs	r0, r3, #4
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	bfbc      	itt	lt
 8012b52:	580b      	ldrlt	r3, [r1, r0]
 8012b54:	18c0      	addlt	r0, r0, r3
 8012b56:	4770      	bx	lr

08012b58 <__ascii_wctomb>:
 8012b58:	4603      	mov	r3, r0
 8012b5a:	4608      	mov	r0, r1
 8012b5c:	b141      	cbz	r1, 8012b70 <__ascii_wctomb+0x18>
 8012b5e:	2aff      	cmp	r2, #255	@ 0xff
 8012b60:	d904      	bls.n	8012b6c <__ascii_wctomb+0x14>
 8012b62:	228a      	movs	r2, #138	@ 0x8a
 8012b64:	601a      	str	r2, [r3, #0]
 8012b66:	f04f 30ff 	mov.w	r0, #4294967295
 8012b6a:	4770      	bx	lr
 8012b6c:	700a      	strb	r2, [r1, #0]
 8012b6e:	2001      	movs	r0, #1
 8012b70:	4770      	bx	lr

08012b72 <__ssputs_r>:
 8012b72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b76:	688e      	ldr	r6, [r1, #8]
 8012b78:	461f      	mov	r7, r3
 8012b7a:	42be      	cmp	r6, r7
 8012b7c:	680b      	ldr	r3, [r1, #0]
 8012b7e:	4682      	mov	sl, r0
 8012b80:	460c      	mov	r4, r1
 8012b82:	4690      	mov	r8, r2
 8012b84:	d82d      	bhi.n	8012be2 <__ssputs_r+0x70>
 8012b86:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b8a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012b8e:	d026      	beq.n	8012bde <__ssputs_r+0x6c>
 8012b90:	6965      	ldr	r5, [r4, #20]
 8012b92:	6909      	ldr	r1, [r1, #16]
 8012b94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012b98:	eba3 0901 	sub.w	r9, r3, r1
 8012b9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ba0:	1c7b      	adds	r3, r7, #1
 8012ba2:	444b      	add	r3, r9
 8012ba4:	106d      	asrs	r5, r5, #1
 8012ba6:	429d      	cmp	r5, r3
 8012ba8:	bf38      	it	cc
 8012baa:	461d      	movcc	r5, r3
 8012bac:	0553      	lsls	r3, r2, #21
 8012bae:	d527      	bpl.n	8012c00 <__ssputs_r+0x8e>
 8012bb0:	4629      	mov	r1, r5
 8012bb2:	f7fd fdbb 	bl	801072c <_malloc_r>
 8012bb6:	4606      	mov	r6, r0
 8012bb8:	b360      	cbz	r0, 8012c14 <__ssputs_r+0xa2>
 8012bba:	6921      	ldr	r1, [r4, #16]
 8012bbc:	464a      	mov	r2, r9
 8012bbe:	f7fe fdf8 	bl	80117b2 <memcpy>
 8012bc2:	89a3      	ldrh	r3, [r4, #12]
 8012bc4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bcc:	81a3      	strh	r3, [r4, #12]
 8012bce:	6126      	str	r6, [r4, #16]
 8012bd0:	6165      	str	r5, [r4, #20]
 8012bd2:	444e      	add	r6, r9
 8012bd4:	eba5 0509 	sub.w	r5, r5, r9
 8012bd8:	6026      	str	r6, [r4, #0]
 8012bda:	60a5      	str	r5, [r4, #8]
 8012bdc:	463e      	mov	r6, r7
 8012bde:	42be      	cmp	r6, r7
 8012be0:	d900      	bls.n	8012be4 <__ssputs_r+0x72>
 8012be2:	463e      	mov	r6, r7
 8012be4:	6820      	ldr	r0, [r4, #0]
 8012be6:	4632      	mov	r2, r6
 8012be8:	4641      	mov	r1, r8
 8012bea:	f000 fefa 	bl	80139e2 <memmove>
 8012bee:	68a3      	ldr	r3, [r4, #8]
 8012bf0:	1b9b      	subs	r3, r3, r6
 8012bf2:	60a3      	str	r3, [r4, #8]
 8012bf4:	6823      	ldr	r3, [r4, #0]
 8012bf6:	4433      	add	r3, r6
 8012bf8:	6023      	str	r3, [r4, #0]
 8012bfa:	2000      	movs	r0, #0
 8012bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c00:	462a      	mov	r2, r5
 8012c02:	f7fd fe27 	bl	8010854 <_realloc_r>
 8012c06:	4606      	mov	r6, r0
 8012c08:	2800      	cmp	r0, #0
 8012c0a:	d1e0      	bne.n	8012bce <__ssputs_r+0x5c>
 8012c0c:	6921      	ldr	r1, [r4, #16]
 8012c0e:	4650      	mov	r0, sl
 8012c10:	f7ff fbc4 	bl	801239c <_free_r>
 8012c14:	230c      	movs	r3, #12
 8012c16:	f8ca 3000 	str.w	r3, [sl]
 8012c1a:	89a3      	ldrh	r3, [r4, #12]
 8012c1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c20:	81a3      	strh	r3, [r4, #12]
 8012c22:	f04f 30ff 	mov.w	r0, #4294967295
 8012c26:	e7e9      	b.n	8012bfc <__ssputs_r+0x8a>

08012c28 <_svfiprintf_r>:
 8012c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c2c:	4698      	mov	r8, r3
 8012c2e:	898b      	ldrh	r3, [r1, #12]
 8012c30:	061b      	lsls	r3, r3, #24
 8012c32:	b09d      	sub	sp, #116	@ 0x74
 8012c34:	4607      	mov	r7, r0
 8012c36:	460d      	mov	r5, r1
 8012c38:	4614      	mov	r4, r2
 8012c3a:	d510      	bpl.n	8012c5e <_svfiprintf_r+0x36>
 8012c3c:	690b      	ldr	r3, [r1, #16]
 8012c3e:	b973      	cbnz	r3, 8012c5e <_svfiprintf_r+0x36>
 8012c40:	2140      	movs	r1, #64	@ 0x40
 8012c42:	f7fd fd73 	bl	801072c <_malloc_r>
 8012c46:	6028      	str	r0, [r5, #0]
 8012c48:	6128      	str	r0, [r5, #16]
 8012c4a:	b930      	cbnz	r0, 8012c5a <_svfiprintf_r+0x32>
 8012c4c:	230c      	movs	r3, #12
 8012c4e:	603b      	str	r3, [r7, #0]
 8012c50:	f04f 30ff 	mov.w	r0, #4294967295
 8012c54:	b01d      	add	sp, #116	@ 0x74
 8012c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c5a:	2340      	movs	r3, #64	@ 0x40
 8012c5c:	616b      	str	r3, [r5, #20]
 8012c5e:	2300      	movs	r3, #0
 8012c60:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c62:	2320      	movs	r3, #32
 8012c64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c68:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c6c:	2330      	movs	r3, #48	@ 0x30
 8012c6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012e0c <_svfiprintf_r+0x1e4>
 8012c72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c76:	f04f 0901 	mov.w	r9, #1
 8012c7a:	4623      	mov	r3, r4
 8012c7c:	469a      	mov	sl, r3
 8012c7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c82:	b10a      	cbz	r2, 8012c88 <_svfiprintf_r+0x60>
 8012c84:	2a25      	cmp	r2, #37	@ 0x25
 8012c86:	d1f9      	bne.n	8012c7c <_svfiprintf_r+0x54>
 8012c88:	ebba 0b04 	subs.w	fp, sl, r4
 8012c8c:	d00b      	beq.n	8012ca6 <_svfiprintf_r+0x7e>
 8012c8e:	465b      	mov	r3, fp
 8012c90:	4622      	mov	r2, r4
 8012c92:	4629      	mov	r1, r5
 8012c94:	4638      	mov	r0, r7
 8012c96:	f7ff ff6c 	bl	8012b72 <__ssputs_r>
 8012c9a:	3001      	adds	r0, #1
 8012c9c:	f000 80a7 	beq.w	8012dee <_svfiprintf_r+0x1c6>
 8012ca0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ca2:	445a      	add	r2, fp
 8012ca4:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ca6:	f89a 3000 	ldrb.w	r3, [sl]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	f000 809f 	beq.w	8012dee <_svfiprintf_r+0x1c6>
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8012cb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cba:	f10a 0a01 	add.w	sl, sl, #1
 8012cbe:	9304      	str	r3, [sp, #16]
 8012cc0:	9307      	str	r3, [sp, #28]
 8012cc2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012cc6:	931a      	str	r3, [sp, #104]	@ 0x68
 8012cc8:	4654      	mov	r4, sl
 8012cca:	2205      	movs	r2, #5
 8012ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cd0:	484e      	ldr	r0, [pc, #312]	@ (8012e0c <_svfiprintf_r+0x1e4>)
 8012cd2:	f7ed fb05 	bl	80002e0 <memchr>
 8012cd6:	9a04      	ldr	r2, [sp, #16]
 8012cd8:	b9d8      	cbnz	r0, 8012d12 <_svfiprintf_r+0xea>
 8012cda:	06d0      	lsls	r0, r2, #27
 8012cdc:	bf44      	itt	mi
 8012cde:	2320      	movmi	r3, #32
 8012ce0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ce4:	0711      	lsls	r1, r2, #28
 8012ce6:	bf44      	itt	mi
 8012ce8:	232b      	movmi	r3, #43	@ 0x2b
 8012cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cee:	f89a 3000 	ldrb.w	r3, [sl]
 8012cf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8012cf4:	d015      	beq.n	8012d22 <_svfiprintf_r+0xfa>
 8012cf6:	9a07      	ldr	r2, [sp, #28]
 8012cf8:	4654      	mov	r4, sl
 8012cfa:	2000      	movs	r0, #0
 8012cfc:	f04f 0c0a 	mov.w	ip, #10
 8012d00:	4621      	mov	r1, r4
 8012d02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d06:	3b30      	subs	r3, #48	@ 0x30
 8012d08:	2b09      	cmp	r3, #9
 8012d0a:	d94b      	bls.n	8012da4 <_svfiprintf_r+0x17c>
 8012d0c:	b1b0      	cbz	r0, 8012d3c <_svfiprintf_r+0x114>
 8012d0e:	9207      	str	r2, [sp, #28]
 8012d10:	e014      	b.n	8012d3c <_svfiprintf_r+0x114>
 8012d12:	eba0 0308 	sub.w	r3, r0, r8
 8012d16:	fa09 f303 	lsl.w	r3, r9, r3
 8012d1a:	4313      	orrs	r3, r2
 8012d1c:	9304      	str	r3, [sp, #16]
 8012d1e:	46a2      	mov	sl, r4
 8012d20:	e7d2      	b.n	8012cc8 <_svfiprintf_r+0xa0>
 8012d22:	9b03      	ldr	r3, [sp, #12]
 8012d24:	1d19      	adds	r1, r3, #4
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	9103      	str	r1, [sp, #12]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	bfbb      	ittet	lt
 8012d2e:	425b      	neglt	r3, r3
 8012d30:	f042 0202 	orrlt.w	r2, r2, #2
 8012d34:	9307      	strge	r3, [sp, #28]
 8012d36:	9307      	strlt	r3, [sp, #28]
 8012d38:	bfb8      	it	lt
 8012d3a:	9204      	strlt	r2, [sp, #16]
 8012d3c:	7823      	ldrb	r3, [r4, #0]
 8012d3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d40:	d10a      	bne.n	8012d58 <_svfiprintf_r+0x130>
 8012d42:	7863      	ldrb	r3, [r4, #1]
 8012d44:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d46:	d132      	bne.n	8012dae <_svfiprintf_r+0x186>
 8012d48:	9b03      	ldr	r3, [sp, #12]
 8012d4a:	1d1a      	adds	r2, r3, #4
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	9203      	str	r2, [sp, #12]
 8012d50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d54:	3402      	adds	r4, #2
 8012d56:	9305      	str	r3, [sp, #20]
 8012d58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012e1c <_svfiprintf_r+0x1f4>
 8012d5c:	7821      	ldrb	r1, [r4, #0]
 8012d5e:	2203      	movs	r2, #3
 8012d60:	4650      	mov	r0, sl
 8012d62:	f7ed fabd 	bl	80002e0 <memchr>
 8012d66:	b138      	cbz	r0, 8012d78 <_svfiprintf_r+0x150>
 8012d68:	9b04      	ldr	r3, [sp, #16]
 8012d6a:	eba0 000a 	sub.w	r0, r0, sl
 8012d6e:	2240      	movs	r2, #64	@ 0x40
 8012d70:	4082      	lsls	r2, r0
 8012d72:	4313      	orrs	r3, r2
 8012d74:	3401      	adds	r4, #1
 8012d76:	9304      	str	r3, [sp, #16]
 8012d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d7c:	4824      	ldr	r0, [pc, #144]	@ (8012e10 <_svfiprintf_r+0x1e8>)
 8012d7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d82:	2206      	movs	r2, #6
 8012d84:	f7ed faac 	bl	80002e0 <memchr>
 8012d88:	2800      	cmp	r0, #0
 8012d8a:	d036      	beq.n	8012dfa <_svfiprintf_r+0x1d2>
 8012d8c:	4b21      	ldr	r3, [pc, #132]	@ (8012e14 <_svfiprintf_r+0x1ec>)
 8012d8e:	bb1b      	cbnz	r3, 8012dd8 <_svfiprintf_r+0x1b0>
 8012d90:	9b03      	ldr	r3, [sp, #12]
 8012d92:	3307      	adds	r3, #7
 8012d94:	f023 0307 	bic.w	r3, r3, #7
 8012d98:	3308      	adds	r3, #8
 8012d9a:	9303      	str	r3, [sp, #12]
 8012d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d9e:	4433      	add	r3, r6
 8012da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8012da2:	e76a      	b.n	8012c7a <_svfiprintf_r+0x52>
 8012da4:	fb0c 3202 	mla	r2, ip, r2, r3
 8012da8:	460c      	mov	r4, r1
 8012daa:	2001      	movs	r0, #1
 8012dac:	e7a8      	b.n	8012d00 <_svfiprintf_r+0xd8>
 8012dae:	2300      	movs	r3, #0
 8012db0:	3401      	adds	r4, #1
 8012db2:	9305      	str	r3, [sp, #20]
 8012db4:	4619      	mov	r1, r3
 8012db6:	f04f 0c0a 	mov.w	ip, #10
 8012dba:	4620      	mov	r0, r4
 8012dbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012dc0:	3a30      	subs	r2, #48	@ 0x30
 8012dc2:	2a09      	cmp	r2, #9
 8012dc4:	d903      	bls.n	8012dce <_svfiprintf_r+0x1a6>
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d0c6      	beq.n	8012d58 <_svfiprintf_r+0x130>
 8012dca:	9105      	str	r1, [sp, #20]
 8012dcc:	e7c4      	b.n	8012d58 <_svfiprintf_r+0x130>
 8012dce:	fb0c 2101 	mla	r1, ip, r1, r2
 8012dd2:	4604      	mov	r4, r0
 8012dd4:	2301      	movs	r3, #1
 8012dd6:	e7f0      	b.n	8012dba <_svfiprintf_r+0x192>
 8012dd8:	ab03      	add	r3, sp, #12
 8012dda:	9300      	str	r3, [sp, #0]
 8012ddc:	462a      	mov	r2, r5
 8012dde:	4b0e      	ldr	r3, [pc, #56]	@ (8012e18 <_svfiprintf_r+0x1f0>)
 8012de0:	a904      	add	r1, sp, #16
 8012de2:	4638      	mov	r0, r7
 8012de4:	f7fd fdf4 	bl	80109d0 <_printf_float>
 8012de8:	1c42      	adds	r2, r0, #1
 8012dea:	4606      	mov	r6, r0
 8012dec:	d1d6      	bne.n	8012d9c <_svfiprintf_r+0x174>
 8012dee:	89ab      	ldrh	r3, [r5, #12]
 8012df0:	065b      	lsls	r3, r3, #25
 8012df2:	f53f af2d 	bmi.w	8012c50 <_svfiprintf_r+0x28>
 8012df6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012df8:	e72c      	b.n	8012c54 <_svfiprintf_r+0x2c>
 8012dfa:	ab03      	add	r3, sp, #12
 8012dfc:	9300      	str	r3, [sp, #0]
 8012dfe:	462a      	mov	r2, r5
 8012e00:	4b05      	ldr	r3, [pc, #20]	@ (8012e18 <_svfiprintf_r+0x1f0>)
 8012e02:	a904      	add	r1, sp, #16
 8012e04:	4638      	mov	r0, r7
 8012e06:	f7fe f86b 	bl	8010ee0 <_printf_i>
 8012e0a:	e7ed      	b.n	8012de8 <_svfiprintf_r+0x1c0>
 8012e0c:	0801466b 	.word	0x0801466b
 8012e10:	08014675 	.word	0x08014675
 8012e14:	080109d1 	.word	0x080109d1
 8012e18:	08012b73 	.word	0x08012b73
 8012e1c:	08014671 	.word	0x08014671

08012e20 <_sungetc_r>:
 8012e20:	b538      	push	{r3, r4, r5, lr}
 8012e22:	1c4b      	adds	r3, r1, #1
 8012e24:	4614      	mov	r4, r2
 8012e26:	d103      	bne.n	8012e30 <_sungetc_r+0x10>
 8012e28:	f04f 35ff 	mov.w	r5, #4294967295
 8012e2c:	4628      	mov	r0, r5
 8012e2e:	bd38      	pop	{r3, r4, r5, pc}
 8012e30:	8993      	ldrh	r3, [r2, #12]
 8012e32:	f023 0320 	bic.w	r3, r3, #32
 8012e36:	8193      	strh	r3, [r2, #12]
 8012e38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012e3a:	6852      	ldr	r2, [r2, #4]
 8012e3c:	b2cd      	uxtb	r5, r1
 8012e3e:	b18b      	cbz	r3, 8012e64 <_sungetc_r+0x44>
 8012e40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012e42:	4293      	cmp	r3, r2
 8012e44:	dd08      	ble.n	8012e58 <_sungetc_r+0x38>
 8012e46:	6823      	ldr	r3, [r4, #0]
 8012e48:	1e5a      	subs	r2, r3, #1
 8012e4a:	6022      	str	r2, [r4, #0]
 8012e4c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012e50:	6863      	ldr	r3, [r4, #4]
 8012e52:	3301      	adds	r3, #1
 8012e54:	6063      	str	r3, [r4, #4]
 8012e56:	e7e9      	b.n	8012e2c <_sungetc_r+0xc>
 8012e58:	4621      	mov	r1, r4
 8012e5a:	f000 fd88 	bl	801396e <__submore>
 8012e5e:	2800      	cmp	r0, #0
 8012e60:	d0f1      	beq.n	8012e46 <_sungetc_r+0x26>
 8012e62:	e7e1      	b.n	8012e28 <_sungetc_r+0x8>
 8012e64:	6921      	ldr	r1, [r4, #16]
 8012e66:	6823      	ldr	r3, [r4, #0]
 8012e68:	b151      	cbz	r1, 8012e80 <_sungetc_r+0x60>
 8012e6a:	4299      	cmp	r1, r3
 8012e6c:	d208      	bcs.n	8012e80 <_sungetc_r+0x60>
 8012e6e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012e72:	42a9      	cmp	r1, r5
 8012e74:	d104      	bne.n	8012e80 <_sungetc_r+0x60>
 8012e76:	3b01      	subs	r3, #1
 8012e78:	3201      	adds	r2, #1
 8012e7a:	6023      	str	r3, [r4, #0]
 8012e7c:	6062      	str	r2, [r4, #4]
 8012e7e:	e7d5      	b.n	8012e2c <_sungetc_r+0xc>
 8012e80:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e88:	6363      	str	r3, [r4, #52]	@ 0x34
 8012e8a:	2303      	movs	r3, #3
 8012e8c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012e8e:	4623      	mov	r3, r4
 8012e90:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012e94:	6023      	str	r3, [r4, #0]
 8012e96:	2301      	movs	r3, #1
 8012e98:	e7dc      	b.n	8012e54 <_sungetc_r+0x34>

08012e9a <__ssrefill_r>:
 8012e9a:	b510      	push	{r4, lr}
 8012e9c:	460c      	mov	r4, r1
 8012e9e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012ea0:	b169      	cbz	r1, 8012ebe <__ssrefill_r+0x24>
 8012ea2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ea6:	4299      	cmp	r1, r3
 8012ea8:	d001      	beq.n	8012eae <__ssrefill_r+0x14>
 8012eaa:	f7ff fa77 	bl	801239c <_free_r>
 8012eae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012eb0:	6063      	str	r3, [r4, #4]
 8012eb2:	2000      	movs	r0, #0
 8012eb4:	6360      	str	r0, [r4, #52]	@ 0x34
 8012eb6:	b113      	cbz	r3, 8012ebe <__ssrefill_r+0x24>
 8012eb8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012eba:	6023      	str	r3, [r4, #0]
 8012ebc:	bd10      	pop	{r4, pc}
 8012ebe:	6923      	ldr	r3, [r4, #16]
 8012ec0:	6023      	str	r3, [r4, #0]
 8012ec2:	2300      	movs	r3, #0
 8012ec4:	6063      	str	r3, [r4, #4]
 8012ec6:	89a3      	ldrh	r3, [r4, #12]
 8012ec8:	f043 0320 	orr.w	r3, r3, #32
 8012ecc:	81a3      	strh	r3, [r4, #12]
 8012ece:	f04f 30ff 	mov.w	r0, #4294967295
 8012ed2:	e7f3      	b.n	8012ebc <__ssrefill_r+0x22>

08012ed4 <__ssvfiscanf_r>:
 8012ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ed8:	460c      	mov	r4, r1
 8012eda:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8012ede:	2100      	movs	r1, #0
 8012ee0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012ee4:	49a6      	ldr	r1, [pc, #664]	@ (8013180 <__ssvfiscanf_r+0x2ac>)
 8012ee6:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012ee8:	f10d 0804 	add.w	r8, sp, #4
 8012eec:	49a5      	ldr	r1, [pc, #660]	@ (8013184 <__ssvfiscanf_r+0x2b0>)
 8012eee:	4fa6      	ldr	r7, [pc, #664]	@ (8013188 <__ssvfiscanf_r+0x2b4>)
 8012ef0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012ef4:	4606      	mov	r6, r0
 8012ef6:	91a1      	str	r1, [sp, #644]	@ 0x284
 8012ef8:	9300      	str	r3, [sp, #0]
 8012efa:	f892 9000 	ldrb.w	r9, [r2]
 8012efe:	f1b9 0f00 	cmp.w	r9, #0
 8012f02:	f000 8158 	beq.w	80131b6 <__ssvfiscanf_r+0x2e2>
 8012f06:	f817 3009 	ldrb.w	r3, [r7, r9]
 8012f0a:	f013 0308 	ands.w	r3, r3, #8
 8012f0e:	f102 0501 	add.w	r5, r2, #1
 8012f12:	d019      	beq.n	8012f48 <__ssvfiscanf_r+0x74>
 8012f14:	6863      	ldr	r3, [r4, #4]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	dd0f      	ble.n	8012f3a <__ssvfiscanf_r+0x66>
 8012f1a:	6823      	ldr	r3, [r4, #0]
 8012f1c:	781a      	ldrb	r2, [r3, #0]
 8012f1e:	5cba      	ldrb	r2, [r7, r2]
 8012f20:	0712      	lsls	r2, r2, #28
 8012f22:	d401      	bmi.n	8012f28 <__ssvfiscanf_r+0x54>
 8012f24:	462a      	mov	r2, r5
 8012f26:	e7e8      	b.n	8012efa <__ssvfiscanf_r+0x26>
 8012f28:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012f2a:	3201      	adds	r2, #1
 8012f2c:	9245      	str	r2, [sp, #276]	@ 0x114
 8012f2e:	6862      	ldr	r2, [r4, #4]
 8012f30:	3301      	adds	r3, #1
 8012f32:	3a01      	subs	r2, #1
 8012f34:	6062      	str	r2, [r4, #4]
 8012f36:	6023      	str	r3, [r4, #0]
 8012f38:	e7ec      	b.n	8012f14 <__ssvfiscanf_r+0x40>
 8012f3a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012f3c:	4621      	mov	r1, r4
 8012f3e:	4630      	mov	r0, r6
 8012f40:	4798      	blx	r3
 8012f42:	2800      	cmp	r0, #0
 8012f44:	d0e9      	beq.n	8012f1a <__ssvfiscanf_r+0x46>
 8012f46:	e7ed      	b.n	8012f24 <__ssvfiscanf_r+0x50>
 8012f48:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8012f4c:	f040 8085 	bne.w	801305a <__ssvfiscanf_r+0x186>
 8012f50:	9341      	str	r3, [sp, #260]	@ 0x104
 8012f52:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012f54:	7853      	ldrb	r3, [r2, #1]
 8012f56:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f58:	bf02      	ittt	eq
 8012f5a:	2310      	moveq	r3, #16
 8012f5c:	1c95      	addeq	r5, r2, #2
 8012f5e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012f60:	220a      	movs	r2, #10
 8012f62:	46aa      	mov	sl, r5
 8012f64:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8012f68:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8012f6c:	2b09      	cmp	r3, #9
 8012f6e:	d91e      	bls.n	8012fae <__ssvfiscanf_r+0xda>
 8012f70:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801318c <__ssvfiscanf_r+0x2b8>
 8012f74:	2203      	movs	r2, #3
 8012f76:	4658      	mov	r0, fp
 8012f78:	f7ed f9b2 	bl	80002e0 <memchr>
 8012f7c:	b138      	cbz	r0, 8012f8e <__ssvfiscanf_r+0xba>
 8012f7e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012f80:	eba0 000b 	sub.w	r0, r0, fp
 8012f84:	2301      	movs	r3, #1
 8012f86:	4083      	lsls	r3, r0
 8012f88:	4313      	orrs	r3, r2
 8012f8a:	9341      	str	r3, [sp, #260]	@ 0x104
 8012f8c:	4655      	mov	r5, sl
 8012f8e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012f92:	2b78      	cmp	r3, #120	@ 0x78
 8012f94:	d806      	bhi.n	8012fa4 <__ssvfiscanf_r+0xd0>
 8012f96:	2b57      	cmp	r3, #87	@ 0x57
 8012f98:	d810      	bhi.n	8012fbc <__ssvfiscanf_r+0xe8>
 8012f9a:	2b25      	cmp	r3, #37	@ 0x25
 8012f9c:	d05d      	beq.n	801305a <__ssvfiscanf_r+0x186>
 8012f9e:	d857      	bhi.n	8013050 <__ssvfiscanf_r+0x17c>
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d075      	beq.n	8013090 <__ssvfiscanf_r+0x1bc>
 8012fa4:	2303      	movs	r3, #3
 8012fa6:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012fa8:	230a      	movs	r3, #10
 8012faa:	9342      	str	r3, [sp, #264]	@ 0x108
 8012fac:	e088      	b.n	80130c0 <__ssvfiscanf_r+0x1ec>
 8012fae:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012fb0:	fb02 1103 	mla	r1, r2, r3, r1
 8012fb4:	3930      	subs	r1, #48	@ 0x30
 8012fb6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012fb8:	4655      	mov	r5, sl
 8012fba:	e7d2      	b.n	8012f62 <__ssvfiscanf_r+0x8e>
 8012fbc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8012fc0:	2a20      	cmp	r2, #32
 8012fc2:	d8ef      	bhi.n	8012fa4 <__ssvfiscanf_r+0xd0>
 8012fc4:	a101      	add	r1, pc, #4	@ (adr r1, 8012fcc <__ssvfiscanf_r+0xf8>)
 8012fc6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012fca:	bf00      	nop
 8012fcc:	0801309f 	.word	0x0801309f
 8012fd0:	08012fa5 	.word	0x08012fa5
 8012fd4:	08012fa5 	.word	0x08012fa5
 8012fd8:	080130f9 	.word	0x080130f9
 8012fdc:	08012fa5 	.word	0x08012fa5
 8012fe0:	08012fa5 	.word	0x08012fa5
 8012fe4:	08012fa5 	.word	0x08012fa5
 8012fe8:	08012fa5 	.word	0x08012fa5
 8012fec:	08012fa5 	.word	0x08012fa5
 8012ff0:	08012fa5 	.word	0x08012fa5
 8012ff4:	08012fa5 	.word	0x08012fa5
 8012ff8:	0801310f 	.word	0x0801310f
 8012ffc:	080130f5 	.word	0x080130f5
 8013000:	08013057 	.word	0x08013057
 8013004:	08013057 	.word	0x08013057
 8013008:	08013057 	.word	0x08013057
 801300c:	08012fa5 	.word	0x08012fa5
 8013010:	080130b1 	.word	0x080130b1
 8013014:	08012fa5 	.word	0x08012fa5
 8013018:	08012fa5 	.word	0x08012fa5
 801301c:	08012fa5 	.word	0x08012fa5
 8013020:	08012fa5 	.word	0x08012fa5
 8013024:	0801311f 	.word	0x0801311f
 8013028:	080130b9 	.word	0x080130b9
 801302c:	08013097 	.word	0x08013097
 8013030:	08012fa5 	.word	0x08012fa5
 8013034:	08012fa5 	.word	0x08012fa5
 8013038:	0801311b 	.word	0x0801311b
 801303c:	08012fa5 	.word	0x08012fa5
 8013040:	080130f5 	.word	0x080130f5
 8013044:	08012fa5 	.word	0x08012fa5
 8013048:	08012fa5 	.word	0x08012fa5
 801304c:	0801309f 	.word	0x0801309f
 8013050:	3b45      	subs	r3, #69	@ 0x45
 8013052:	2b02      	cmp	r3, #2
 8013054:	d8a6      	bhi.n	8012fa4 <__ssvfiscanf_r+0xd0>
 8013056:	2305      	movs	r3, #5
 8013058:	e031      	b.n	80130be <__ssvfiscanf_r+0x1ea>
 801305a:	6863      	ldr	r3, [r4, #4]
 801305c:	2b00      	cmp	r3, #0
 801305e:	dd0d      	ble.n	801307c <__ssvfiscanf_r+0x1a8>
 8013060:	6823      	ldr	r3, [r4, #0]
 8013062:	781a      	ldrb	r2, [r3, #0]
 8013064:	454a      	cmp	r2, r9
 8013066:	f040 80a6 	bne.w	80131b6 <__ssvfiscanf_r+0x2e2>
 801306a:	3301      	adds	r3, #1
 801306c:	6862      	ldr	r2, [r4, #4]
 801306e:	6023      	str	r3, [r4, #0]
 8013070:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8013072:	3a01      	subs	r2, #1
 8013074:	3301      	adds	r3, #1
 8013076:	6062      	str	r2, [r4, #4]
 8013078:	9345      	str	r3, [sp, #276]	@ 0x114
 801307a:	e753      	b.n	8012f24 <__ssvfiscanf_r+0x50>
 801307c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801307e:	4621      	mov	r1, r4
 8013080:	4630      	mov	r0, r6
 8013082:	4798      	blx	r3
 8013084:	2800      	cmp	r0, #0
 8013086:	d0eb      	beq.n	8013060 <__ssvfiscanf_r+0x18c>
 8013088:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801308a:	2800      	cmp	r0, #0
 801308c:	f040 808b 	bne.w	80131a6 <__ssvfiscanf_r+0x2d2>
 8013090:	f04f 30ff 	mov.w	r0, #4294967295
 8013094:	e08b      	b.n	80131ae <__ssvfiscanf_r+0x2da>
 8013096:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013098:	f042 0220 	orr.w	r2, r2, #32
 801309c:	9241      	str	r2, [sp, #260]	@ 0x104
 801309e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80130a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80130a4:	9241      	str	r2, [sp, #260]	@ 0x104
 80130a6:	2210      	movs	r2, #16
 80130a8:	2b6e      	cmp	r3, #110	@ 0x6e
 80130aa:	9242      	str	r2, [sp, #264]	@ 0x108
 80130ac:	d902      	bls.n	80130b4 <__ssvfiscanf_r+0x1e0>
 80130ae:	e005      	b.n	80130bc <__ssvfiscanf_r+0x1e8>
 80130b0:	2300      	movs	r3, #0
 80130b2:	9342      	str	r3, [sp, #264]	@ 0x108
 80130b4:	2303      	movs	r3, #3
 80130b6:	e002      	b.n	80130be <__ssvfiscanf_r+0x1ea>
 80130b8:	2308      	movs	r3, #8
 80130ba:	9342      	str	r3, [sp, #264]	@ 0x108
 80130bc:	2304      	movs	r3, #4
 80130be:	9347      	str	r3, [sp, #284]	@ 0x11c
 80130c0:	6863      	ldr	r3, [r4, #4]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	dd39      	ble.n	801313a <__ssvfiscanf_r+0x266>
 80130c6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80130c8:	0659      	lsls	r1, r3, #25
 80130ca:	d404      	bmi.n	80130d6 <__ssvfiscanf_r+0x202>
 80130cc:	6823      	ldr	r3, [r4, #0]
 80130ce:	781a      	ldrb	r2, [r3, #0]
 80130d0:	5cba      	ldrb	r2, [r7, r2]
 80130d2:	0712      	lsls	r2, r2, #28
 80130d4:	d438      	bmi.n	8013148 <__ssvfiscanf_r+0x274>
 80130d6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80130d8:	2b02      	cmp	r3, #2
 80130da:	dc47      	bgt.n	801316c <__ssvfiscanf_r+0x298>
 80130dc:	466b      	mov	r3, sp
 80130de:	4622      	mov	r2, r4
 80130e0:	a941      	add	r1, sp, #260	@ 0x104
 80130e2:	4630      	mov	r0, r6
 80130e4:	f000 f9ae 	bl	8013444 <_scanf_chars>
 80130e8:	2801      	cmp	r0, #1
 80130ea:	d064      	beq.n	80131b6 <__ssvfiscanf_r+0x2e2>
 80130ec:	2802      	cmp	r0, #2
 80130ee:	f47f af19 	bne.w	8012f24 <__ssvfiscanf_r+0x50>
 80130f2:	e7c9      	b.n	8013088 <__ssvfiscanf_r+0x1b4>
 80130f4:	220a      	movs	r2, #10
 80130f6:	e7d7      	b.n	80130a8 <__ssvfiscanf_r+0x1d4>
 80130f8:	4629      	mov	r1, r5
 80130fa:	4640      	mov	r0, r8
 80130fc:	f000 fbfe 	bl	80138fc <__sccl>
 8013100:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013106:	9341      	str	r3, [sp, #260]	@ 0x104
 8013108:	4605      	mov	r5, r0
 801310a:	2301      	movs	r3, #1
 801310c:	e7d7      	b.n	80130be <__ssvfiscanf_r+0x1ea>
 801310e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013114:	9341      	str	r3, [sp, #260]	@ 0x104
 8013116:	2300      	movs	r3, #0
 8013118:	e7d1      	b.n	80130be <__ssvfiscanf_r+0x1ea>
 801311a:	2302      	movs	r3, #2
 801311c:	e7cf      	b.n	80130be <__ssvfiscanf_r+0x1ea>
 801311e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8013120:	06c3      	lsls	r3, r0, #27
 8013122:	f53f aeff 	bmi.w	8012f24 <__ssvfiscanf_r+0x50>
 8013126:	9b00      	ldr	r3, [sp, #0]
 8013128:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801312a:	1d19      	adds	r1, r3, #4
 801312c:	9100      	str	r1, [sp, #0]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	07c0      	lsls	r0, r0, #31
 8013132:	bf4c      	ite	mi
 8013134:	801a      	strhmi	r2, [r3, #0]
 8013136:	601a      	strpl	r2, [r3, #0]
 8013138:	e6f4      	b.n	8012f24 <__ssvfiscanf_r+0x50>
 801313a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801313c:	4621      	mov	r1, r4
 801313e:	4630      	mov	r0, r6
 8013140:	4798      	blx	r3
 8013142:	2800      	cmp	r0, #0
 8013144:	d0bf      	beq.n	80130c6 <__ssvfiscanf_r+0x1f2>
 8013146:	e79f      	b.n	8013088 <__ssvfiscanf_r+0x1b4>
 8013148:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801314a:	3201      	adds	r2, #1
 801314c:	9245      	str	r2, [sp, #276]	@ 0x114
 801314e:	6862      	ldr	r2, [r4, #4]
 8013150:	3a01      	subs	r2, #1
 8013152:	2a00      	cmp	r2, #0
 8013154:	6062      	str	r2, [r4, #4]
 8013156:	dd02      	ble.n	801315e <__ssvfiscanf_r+0x28a>
 8013158:	3301      	adds	r3, #1
 801315a:	6023      	str	r3, [r4, #0]
 801315c:	e7b6      	b.n	80130cc <__ssvfiscanf_r+0x1f8>
 801315e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013160:	4621      	mov	r1, r4
 8013162:	4630      	mov	r0, r6
 8013164:	4798      	blx	r3
 8013166:	2800      	cmp	r0, #0
 8013168:	d0b0      	beq.n	80130cc <__ssvfiscanf_r+0x1f8>
 801316a:	e78d      	b.n	8013088 <__ssvfiscanf_r+0x1b4>
 801316c:	2b04      	cmp	r3, #4
 801316e:	dc0f      	bgt.n	8013190 <__ssvfiscanf_r+0x2bc>
 8013170:	466b      	mov	r3, sp
 8013172:	4622      	mov	r2, r4
 8013174:	a941      	add	r1, sp, #260	@ 0x104
 8013176:	4630      	mov	r0, r6
 8013178:	f000 f9be 	bl	80134f8 <_scanf_i>
 801317c:	e7b4      	b.n	80130e8 <__ssvfiscanf_r+0x214>
 801317e:	bf00      	nop
 8013180:	08012e21 	.word	0x08012e21
 8013184:	08012e9b 	.word	0x08012e9b
 8013188:	08014449 	.word	0x08014449
 801318c:	08014671 	.word	0x08014671
 8013190:	4b0a      	ldr	r3, [pc, #40]	@ (80131bc <__ssvfiscanf_r+0x2e8>)
 8013192:	2b00      	cmp	r3, #0
 8013194:	f43f aec6 	beq.w	8012f24 <__ssvfiscanf_r+0x50>
 8013198:	466b      	mov	r3, sp
 801319a:	4622      	mov	r2, r4
 801319c:	a941      	add	r1, sp, #260	@ 0x104
 801319e:	4630      	mov	r0, r6
 80131a0:	f3af 8000 	nop.w
 80131a4:	e7a0      	b.n	80130e8 <__ssvfiscanf_r+0x214>
 80131a6:	89a3      	ldrh	r3, [r4, #12]
 80131a8:	065b      	lsls	r3, r3, #25
 80131aa:	f53f af71 	bmi.w	8013090 <__ssvfiscanf_r+0x1bc>
 80131ae:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80131b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131b6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80131b8:	e7f9      	b.n	80131ae <__ssvfiscanf_r+0x2da>
 80131ba:	bf00      	nop
 80131bc:	00000000 	.word	0x00000000

080131c0 <__sfputc_r>:
 80131c0:	6893      	ldr	r3, [r2, #8]
 80131c2:	3b01      	subs	r3, #1
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	b410      	push	{r4}
 80131c8:	6093      	str	r3, [r2, #8]
 80131ca:	da08      	bge.n	80131de <__sfputc_r+0x1e>
 80131cc:	6994      	ldr	r4, [r2, #24]
 80131ce:	42a3      	cmp	r3, r4
 80131d0:	db01      	blt.n	80131d6 <__sfputc_r+0x16>
 80131d2:	290a      	cmp	r1, #10
 80131d4:	d103      	bne.n	80131de <__sfputc_r+0x1e>
 80131d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131da:	f7fe b99a 	b.w	8011512 <__swbuf_r>
 80131de:	6813      	ldr	r3, [r2, #0]
 80131e0:	1c58      	adds	r0, r3, #1
 80131e2:	6010      	str	r0, [r2, #0]
 80131e4:	7019      	strb	r1, [r3, #0]
 80131e6:	4608      	mov	r0, r1
 80131e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131ec:	4770      	bx	lr

080131ee <__sfputs_r>:
 80131ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131f0:	4606      	mov	r6, r0
 80131f2:	460f      	mov	r7, r1
 80131f4:	4614      	mov	r4, r2
 80131f6:	18d5      	adds	r5, r2, r3
 80131f8:	42ac      	cmp	r4, r5
 80131fa:	d101      	bne.n	8013200 <__sfputs_r+0x12>
 80131fc:	2000      	movs	r0, #0
 80131fe:	e007      	b.n	8013210 <__sfputs_r+0x22>
 8013200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013204:	463a      	mov	r2, r7
 8013206:	4630      	mov	r0, r6
 8013208:	f7ff ffda 	bl	80131c0 <__sfputc_r>
 801320c:	1c43      	adds	r3, r0, #1
 801320e:	d1f3      	bne.n	80131f8 <__sfputs_r+0xa>
 8013210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013214 <_vfiprintf_r>:
 8013214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013218:	460d      	mov	r5, r1
 801321a:	b09d      	sub	sp, #116	@ 0x74
 801321c:	4614      	mov	r4, r2
 801321e:	4698      	mov	r8, r3
 8013220:	4606      	mov	r6, r0
 8013222:	b118      	cbz	r0, 801322c <_vfiprintf_r+0x18>
 8013224:	6a03      	ldr	r3, [r0, #32]
 8013226:	b90b      	cbnz	r3, 801322c <_vfiprintf_r+0x18>
 8013228:	f7fe f804 	bl	8011234 <__sinit>
 801322c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801322e:	07d9      	lsls	r1, r3, #31
 8013230:	d405      	bmi.n	801323e <_vfiprintf_r+0x2a>
 8013232:	89ab      	ldrh	r3, [r5, #12]
 8013234:	059a      	lsls	r2, r3, #22
 8013236:	d402      	bmi.n	801323e <_vfiprintf_r+0x2a>
 8013238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801323a:	f7fe fab0 	bl	801179e <__retarget_lock_acquire_recursive>
 801323e:	89ab      	ldrh	r3, [r5, #12]
 8013240:	071b      	lsls	r3, r3, #28
 8013242:	d501      	bpl.n	8013248 <_vfiprintf_r+0x34>
 8013244:	692b      	ldr	r3, [r5, #16]
 8013246:	b99b      	cbnz	r3, 8013270 <_vfiprintf_r+0x5c>
 8013248:	4629      	mov	r1, r5
 801324a:	4630      	mov	r0, r6
 801324c:	f7fe f9a0 	bl	8011590 <__swsetup_r>
 8013250:	b170      	cbz	r0, 8013270 <_vfiprintf_r+0x5c>
 8013252:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013254:	07dc      	lsls	r4, r3, #31
 8013256:	d504      	bpl.n	8013262 <_vfiprintf_r+0x4e>
 8013258:	f04f 30ff 	mov.w	r0, #4294967295
 801325c:	b01d      	add	sp, #116	@ 0x74
 801325e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013262:	89ab      	ldrh	r3, [r5, #12]
 8013264:	0598      	lsls	r0, r3, #22
 8013266:	d4f7      	bmi.n	8013258 <_vfiprintf_r+0x44>
 8013268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801326a:	f7fe fa99 	bl	80117a0 <__retarget_lock_release_recursive>
 801326e:	e7f3      	b.n	8013258 <_vfiprintf_r+0x44>
 8013270:	2300      	movs	r3, #0
 8013272:	9309      	str	r3, [sp, #36]	@ 0x24
 8013274:	2320      	movs	r3, #32
 8013276:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801327a:	f8cd 800c 	str.w	r8, [sp, #12]
 801327e:	2330      	movs	r3, #48	@ 0x30
 8013280:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013430 <_vfiprintf_r+0x21c>
 8013284:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013288:	f04f 0901 	mov.w	r9, #1
 801328c:	4623      	mov	r3, r4
 801328e:	469a      	mov	sl, r3
 8013290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013294:	b10a      	cbz	r2, 801329a <_vfiprintf_r+0x86>
 8013296:	2a25      	cmp	r2, #37	@ 0x25
 8013298:	d1f9      	bne.n	801328e <_vfiprintf_r+0x7a>
 801329a:	ebba 0b04 	subs.w	fp, sl, r4
 801329e:	d00b      	beq.n	80132b8 <_vfiprintf_r+0xa4>
 80132a0:	465b      	mov	r3, fp
 80132a2:	4622      	mov	r2, r4
 80132a4:	4629      	mov	r1, r5
 80132a6:	4630      	mov	r0, r6
 80132a8:	f7ff ffa1 	bl	80131ee <__sfputs_r>
 80132ac:	3001      	adds	r0, #1
 80132ae:	f000 80a7 	beq.w	8013400 <_vfiprintf_r+0x1ec>
 80132b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80132b4:	445a      	add	r2, fp
 80132b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80132b8:	f89a 3000 	ldrb.w	r3, [sl]
 80132bc:	2b00      	cmp	r3, #0
 80132be:	f000 809f 	beq.w	8013400 <_vfiprintf_r+0x1ec>
 80132c2:	2300      	movs	r3, #0
 80132c4:	f04f 32ff 	mov.w	r2, #4294967295
 80132c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132cc:	f10a 0a01 	add.w	sl, sl, #1
 80132d0:	9304      	str	r3, [sp, #16]
 80132d2:	9307      	str	r3, [sp, #28]
 80132d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80132d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80132da:	4654      	mov	r4, sl
 80132dc:	2205      	movs	r2, #5
 80132de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132e2:	4853      	ldr	r0, [pc, #332]	@ (8013430 <_vfiprintf_r+0x21c>)
 80132e4:	f7ec fffc 	bl	80002e0 <memchr>
 80132e8:	9a04      	ldr	r2, [sp, #16]
 80132ea:	b9d8      	cbnz	r0, 8013324 <_vfiprintf_r+0x110>
 80132ec:	06d1      	lsls	r1, r2, #27
 80132ee:	bf44      	itt	mi
 80132f0:	2320      	movmi	r3, #32
 80132f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132f6:	0713      	lsls	r3, r2, #28
 80132f8:	bf44      	itt	mi
 80132fa:	232b      	movmi	r3, #43	@ 0x2b
 80132fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013300:	f89a 3000 	ldrb.w	r3, [sl]
 8013304:	2b2a      	cmp	r3, #42	@ 0x2a
 8013306:	d015      	beq.n	8013334 <_vfiprintf_r+0x120>
 8013308:	9a07      	ldr	r2, [sp, #28]
 801330a:	4654      	mov	r4, sl
 801330c:	2000      	movs	r0, #0
 801330e:	f04f 0c0a 	mov.w	ip, #10
 8013312:	4621      	mov	r1, r4
 8013314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013318:	3b30      	subs	r3, #48	@ 0x30
 801331a:	2b09      	cmp	r3, #9
 801331c:	d94b      	bls.n	80133b6 <_vfiprintf_r+0x1a2>
 801331e:	b1b0      	cbz	r0, 801334e <_vfiprintf_r+0x13a>
 8013320:	9207      	str	r2, [sp, #28]
 8013322:	e014      	b.n	801334e <_vfiprintf_r+0x13a>
 8013324:	eba0 0308 	sub.w	r3, r0, r8
 8013328:	fa09 f303 	lsl.w	r3, r9, r3
 801332c:	4313      	orrs	r3, r2
 801332e:	9304      	str	r3, [sp, #16]
 8013330:	46a2      	mov	sl, r4
 8013332:	e7d2      	b.n	80132da <_vfiprintf_r+0xc6>
 8013334:	9b03      	ldr	r3, [sp, #12]
 8013336:	1d19      	adds	r1, r3, #4
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	9103      	str	r1, [sp, #12]
 801333c:	2b00      	cmp	r3, #0
 801333e:	bfbb      	ittet	lt
 8013340:	425b      	neglt	r3, r3
 8013342:	f042 0202 	orrlt.w	r2, r2, #2
 8013346:	9307      	strge	r3, [sp, #28]
 8013348:	9307      	strlt	r3, [sp, #28]
 801334a:	bfb8      	it	lt
 801334c:	9204      	strlt	r2, [sp, #16]
 801334e:	7823      	ldrb	r3, [r4, #0]
 8013350:	2b2e      	cmp	r3, #46	@ 0x2e
 8013352:	d10a      	bne.n	801336a <_vfiprintf_r+0x156>
 8013354:	7863      	ldrb	r3, [r4, #1]
 8013356:	2b2a      	cmp	r3, #42	@ 0x2a
 8013358:	d132      	bne.n	80133c0 <_vfiprintf_r+0x1ac>
 801335a:	9b03      	ldr	r3, [sp, #12]
 801335c:	1d1a      	adds	r2, r3, #4
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	9203      	str	r2, [sp, #12]
 8013362:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013366:	3402      	adds	r4, #2
 8013368:	9305      	str	r3, [sp, #20]
 801336a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013440 <_vfiprintf_r+0x22c>
 801336e:	7821      	ldrb	r1, [r4, #0]
 8013370:	2203      	movs	r2, #3
 8013372:	4650      	mov	r0, sl
 8013374:	f7ec ffb4 	bl	80002e0 <memchr>
 8013378:	b138      	cbz	r0, 801338a <_vfiprintf_r+0x176>
 801337a:	9b04      	ldr	r3, [sp, #16]
 801337c:	eba0 000a 	sub.w	r0, r0, sl
 8013380:	2240      	movs	r2, #64	@ 0x40
 8013382:	4082      	lsls	r2, r0
 8013384:	4313      	orrs	r3, r2
 8013386:	3401      	adds	r4, #1
 8013388:	9304      	str	r3, [sp, #16]
 801338a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801338e:	4829      	ldr	r0, [pc, #164]	@ (8013434 <_vfiprintf_r+0x220>)
 8013390:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013394:	2206      	movs	r2, #6
 8013396:	f7ec ffa3 	bl	80002e0 <memchr>
 801339a:	2800      	cmp	r0, #0
 801339c:	d03f      	beq.n	801341e <_vfiprintf_r+0x20a>
 801339e:	4b26      	ldr	r3, [pc, #152]	@ (8013438 <_vfiprintf_r+0x224>)
 80133a0:	bb1b      	cbnz	r3, 80133ea <_vfiprintf_r+0x1d6>
 80133a2:	9b03      	ldr	r3, [sp, #12]
 80133a4:	3307      	adds	r3, #7
 80133a6:	f023 0307 	bic.w	r3, r3, #7
 80133aa:	3308      	adds	r3, #8
 80133ac:	9303      	str	r3, [sp, #12]
 80133ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133b0:	443b      	add	r3, r7
 80133b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80133b4:	e76a      	b.n	801328c <_vfiprintf_r+0x78>
 80133b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80133ba:	460c      	mov	r4, r1
 80133bc:	2001      	movs	r0, #1
 80133be:	e7a8      	b.n	8013312 <_vfiprintf_r+0xfe>
 80133c0:	2300      	movs	r3, #0
 80133c2:	3401      	adds	r4, #1
 80133c4:	9305      	str	r3, [sp, #20]
 80133c6:	4619      	mov	r1, r3
 80133c8:	f04f 0c0a 	mov.w	ip, #10
 80133cc:	4620      	mov	r0, r4
 80133ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80133d2:	3a30      	subs	r2, #48	@ 0x30
 80133d4:	2a09      	cmp	r2, #9
 80133d6:	d903      	bls.n	80133e0 <_vfiprintf_r+0x1cc>
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d0c6      	beq.n	801336a <_vfiprintf_r+0x156>
 80133dc:	9105      	str	r1, [sp, #20]
 80133de:	e7c4      	b.n	801336a <_vfiprintf_r+0x156>
 80133e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80133e4:	4604      	mov	r4, r0
 80133e6:	2301      	movs	r3, #1
 80133e8:	e7f0      	b.n	80133cc <_vfiprintf_r+0x1b8>
 80133ea:	ab03      	add	r3, sp, #12
 80133ec:	9300      	str	r3, [sp, #0]
 80133ee:	462a      	mov	r2, r5
 80133f0:	4b12      	ldr	r3, [pc, #72]	@ (801343c <_vfiprintf_r+0x228>)
 80133f2:	a904      	add	r1, sp, #16
 80133f4:	4630      	mov	r0, r6
 80133f6:	f7fd faeb 	bl	80109d0 <_printf_float>
 80133fa:	4607      	mov	r7, r0
 80133fc:	1c78      	adds	r0, r7, #1
 80133fe:	d1d6      	bne.n	80133ae <_vfiprintf_r+0x19a>
 8013400:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013402:	07d9      	lsls	r1, r3, #31
 8013404:	d405      	bmi.n	8013412 <_vfiprintf_r+0x1fe>
 8013406:	89ab      	ldrh	r3, [r5, #12]
 8013408:	059a      	lsls	r2, r3, #22
 801340a:	d402      	bmi.n	8013412 <_vfiprintf_r+0x1fe>
 801340c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801340e:	f7fe f9c7 	bl	80117a0 <__retarget_lock_release_recursive>
 8013412:	89ab      	ldrh	r3, [r5, #12]
 8013414:	065b      	lsls	r3, r3, #25
 8013416:	f53f af1f 	bmi.w	8013258 <_vfiprintf_r+0x44>
 801341a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801341c:	e71e      	b.n	801325c <_vfiprintf_r+0x48>
 801341e:	ab03      	add	r3, sp, #12
 8013420:	9300      	str	r3, [sp, #0]
 8013422:	462a      	mov	r2, r5
 8013424:	4b05      	ldr	r3, [pc, #20]	@ (801343c <_vfiprintf_r+0x228>)
 8013426:	a904      	add	r1, sp, #16
 8013428:	4630      	mov	r0, r6
 801342a:	f7fd fd59 	bl	8010ee0 <_printf_i>
 801342e:	e7e4      	b.n	80133fa <_vfiprintf_r+0x1e6>
 8013430:	0801466b 	.word	0x0801466b
 8013434:	08014675 	.word	0x08014675
 8013438:	080109d1 	.word	0x080109d1
 801343c:	080131ef 	.word	0x080131ef
 8013440:	08014671 	.word	0x08014671

08013444 <_scanf_chars>:
 8013444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013448:	4615      	mov	r5, r2
 801344a:	688a      	ldr	r2, [r1, #8]
 801344c:	4680      	mov	r8, r0
 801344e:	460c      	mov	r4, r1
 8013450:	b932      	cbnz	r2, 8013460 <_scanf_chars+0x1c>
 8013452:	698a      	ldr	r2, [r1, #24]
 8013454:	2a00      	cmp	r2, #0
 8013456:	bf14      	ite	ne
 8013458:	f04f 32ff 	movne.w	r2, #4294967295
 801345c:	2201      	moveq	r2, #1
 801345e:	608a      	str	r2, [r1, #8]
 8013460:	6822      	ldr	r2, [r4, #0]
 8013462:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80134f4 <_scanf_chars+0xb0>
 8013466:	06d1      	lsls	r1, r2, #27
 8013468:	bf5f      	itttt	pl
 801346a:	681a      	ldrpl	r2, [r3, #0]
 801346c:	1d11      	addpl	r1, r2, #4
 801346e:	6019      	strpl	r1, [r3, #0]
 8013470:	6816      	ldrpl	r6, [r2, #0]
 8013472:	2700      	movs	r7, #0
 8013474:	69a0      	ldr	r0, [r4, #24]
 8013476:	b188      	cbz	r0, 801349c <_scanf_chars+0x58>
 8013478:	2801      	cmp	r0, #1
 801347a:	d107      	bne.n	801348c <_scanf_chars+0x48>
 801347c:	682b      	ldr	r3, [r5, #0]
 801347e:	781a      	ldrb	r2, [r3, #0]
 8013480:	6963      	ldr	r3, [r4, #20]
 8013482:	5c9b      	ldrb	r3, [r3, r2]
 8013484:	b953      	cbnz	r3, 801349c <_scanf_chars+0x58>
 8013486:	2f00      	cmp	r7, #0
 8013488:	d031      	beq.n	80134ee <_scanf_chars+0xaa>
 801348a:	e022      	b.n	80134d2 <_scanf_chars+0x8e>
 801348c:	2802      	cmp	r0, #2
 801348e:	d120      	bne.n	80134d2 <_scanf_chars+0x8e>
 8013490:	682b      	ldr	r3, [r5, #0]
 8013492:	781b      	ldrb	r3, [r3, #0]
 8013494:	f819 3003 	ldrb.w	r3, [r9, r3]
 8013498:	071b      	lsls	r3, r3, #28
 801349a:	d41a      	bmi.n	80134d2 <_scanf_chars+0x8e>
 801349c:	6823      	ldr	r3, [r4, #0]
 801349e:	06da      	lsls	r2, r3, #27
 80134a0:	bf5e      	ittt	pl
 80134a2:	682b      	ldrpl	r3, [r5, #0]
 80134a4:	781b      	ldrbpl	r3, [r3, #0]
 80134a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80134aa:	682a      	ldr	r2, [r5, #0]
 80134ac:	686b      	ldr	r3, [r5, #4]
 80134ae:	3201      	adds	r2, #1
 80134b0:	602a      	str	r2, [r5, #0]
 80134b2:	68a2      	ldr	r2, [r4, #8]
 80134b4:	3b01      	subs	r3, #1
 80134b6:	3a01      	subs	r2, #1
 80134b8:	606b      	str	r3, [r5, #4]
 80134ba:	3701      	adds	r7, #1
 80134bc:	60a2      	str	r2, [r4, #8]
 80134be:	b142      	cbz	r2, 80134d2 <_scanf_chars+0x8e>
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	dcd7      	bgt.n	8013474 <_scanf_chars+0x30>
 80134c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80134c8:	4629      	mov	r1, r5
 80134ca:	4640      	mov	r0, r8
 80134cc:	4798      	blx	r3
 80134ce:	2800      	cmp	r0, #0
 80134d0:	d0d0      	beq.n	8013474 <_scanf_chars+0x30>
 80134d2:	6823      	ldr	r3, [r4, #0]
 80134d4:	f013 0310 	ands.w	r3, r3, #16
 80134d8:	d105      	bne.n	80134e6 <_scanf_chars+0xa2>
 80134da:	68e2      	ldr	r2, [r4, #12]
 80134dc:	3201      	adds	r2, #1
 80134de:	60e2      	str	r2, [r4, #12]
 80134e0:	69a2      	ldr	r2, [r4, #24]
 80134e2:	b102      	cbz	r2, 80134e6 <_scanf_chars+0xa2>
 80134e4:	7033      	strb	r3, [r6, #0]
 80134e6:	6923      	ldr	r3, [r4, #16]
 80134e8:	443b      	add	r3, r7
 80134ea:	6123      	str	r3, [r4, #16]
 80134ec:	2000      	movs	r0, #0
 80134ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134f2:	bf00      	nop
 80134f4:	08014449 	.word	0x08014449

080134f8 <_scanf_i>:
 80134f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134fc:	4698      	mov	r8, r3
 80134fe:	4b74      	ldr	r3, [pc, #464]	@ (80136d0 <_scanf_i+0x1d8>)
 8013500:	460c      	mov	r4, r1
 8013502:	4682      	mov	sl, r0
 8013504:	4616      	mov	r6, r2
 8013506:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801350a:	b087      	sub	sp, #28
 801350c:	ab03      	add	r3, sp, #12
 801350e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013512:	4b70      	ldr	r3, [pc, #448]	@ (80136d4 <_scanf_i+0x1dc>)
 8013514:	69a1      	ldr	r1, [r4, #24]
 8013516:	4a70      	ldr	r2, [pc, #448]	@ (80136d8 <_scanf_i+0x1e0>)
 8013518:	2903      	cmp	r1, #3
 801351a:	bf08      	it	eq
 801351c:	461a      	moveq	r2, r3
 801351e:	68a3      	ldr	r3, [r4, #8]
 8013520:	9201      	str	r2, [sp, #4]
 8013522:	1e5a      	subs	r2, r3, #1
 8013524:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013528:	bf88      	it	hi
 801352a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801352e:	4627      	mov	r7, r4
 8013530:	bf82      	ittt	hi
 8013532:	eb03 0905 	addhi.w	r9, r3, r5
 8013536:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801353a:	60a3      	strhi	r3, [r4, #8]
 801353c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013540:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8013544:	bf98      	it	ls
 8013546:	f04f 0900 	movls.w	r9, #0
 801354a:	6023      	str	r3, [r4, #0]
 801354c:	463d      	mov	r5, r7
 801354e:	f04f 0b00 	mov.w	fp, #0
 8013552:	6831      	ldr	r1, [r6, #0]
 8013554:	ab03      	add	r3, sp, #12
 8013556:	7809      	ldrb	r1, [r1, #0]
 8013558:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801355c:	2202      	movs	r2, #2
 801355e:	f7ec febf 	bl	80002e0 <memchr>
 8013562:	b328      	cbz	r0, 80135b0 <_scanf_i+0xb8>
 8013564:	f1bb 0f01 	cmp.w	fp, #1
 8013568:	d159      	bne.n	801361e <_scanf_i+0x126>
 801356a:	6862      	ldr	r2, [r4, #4]
 801356c:	b92a      	cbnz	r2, 801357a <_scanf_i+0x82>
 801356e:	6822      	ldr	r2, [r4, #0]
 8013570:	2108      	movs	r1, #8
 8013572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013576:	6061      	str	r1, [r4, #4]
 8013578:	6022      	str	r2, [r4, #0]
 801357a:	6822      	ldr	r2, [r4, #0]
 801357c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8013580:	6022      	str	r2, [r4, #0]
 8013582:	68a2      	ldr	r2, [r4, #8]
 8013584:	1e51      	subs	r1, r2, #1
 8013586:	60a1      	str	r1, [r4, #8]
 8013588:	b192      	cbz	r2, 80135b0 <_scanf_i+0xb8>
 801358a:	6832      	ldr	r2, [r6, #0]
 801358c:	1c51      	adds	r1, r2, #1
 801358e:	6031      	str	r1, [r6, #0]
 8013590:	7812      	ldrb	r2, [r2, #0]
 8013592:	f805 2b01 	strb.w	r2, [r5], #1
 8013596:	6872      	ldr	r2, [r6, #4]
 8013598:	3a01      	subs	r2, #1
 801359a:	2a00      	cmp	r2, #0
 801359c:	6072      	str	r2, [r6, #4]
 801359e:	dc07      	bgt.n	80135b0 <_scanf_i+0xb8>
 80135a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80135a4:	4631      	mov	r1, r6
 80135a6:	4650      	mov	r0, sl
 80135a8:	4790      	blx	r2
 80135aa:	2800      	cmp	r0, #0
 80135ac:	f040 8085 	bne.w	80136ba <_scanf_i+0x1c2>
 80135b0:	f10b 0b01 	add.w	fp, fp, #1
 80135b4:	f1bb 0f03 	cmp.w	fp, #3
 80135b8:	d1cb      	bne.n	8013552 <_scanf_i+0x5a>
 80135ba:	6863      	ldr	r3, [r4, #4]
 80135bc:	b90b      	cbnz	r3, 80135c2 <_scanf_i+0xca>
 80135be:	230a      	movs	r3, #10
 80135c0:	6063      	str	r3, [r4, #4]
 80135c2:	6863      	ldr	r3, [r4, #4]
 80135c4:	4945      	ldr	r1, [pc, #276]	@ (80136dc <_scanf_i+0x1e4>)
 80135c6:	6960      	ldr	r0, [r4, #20]
 80135c8:	1ac9      	subs	r1, r1, r3
 80135ca:	f000 f997 	bl	80138fc <__sccl>
 80135ce:	f04f 0b00 	mov.w	fp, #0
 80135d2:	68a3      	ldr	r3, [r4, #8]
 80135d4:	6822      	ldr	r2, [r4, #0]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d03d      	beq.n	8013656 <_scanf_i+0x15e>
 80135da:	6831      	ldr	r1, [r6, #0]
 80135dc:	6960      	ldr	r0, [r4, #20]
 80135de:	f891 c000 	ldrb.w	ip, [r1]
 80135e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80135e6:	2800      	cmp	r0, #0
 80135e8:	d035      	beq.n	8013656 <_scanf_i+0x15e>
 80135ea:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80135ee:	d124      	bne.n	801363a <_scanf_i+0x142>
 80135f0:	0510      	lsls	r0, r2, #20
 80135f2:	d522      	bpl.n	801363a <_scanf_i+0x142>
 80135f4:	f10b 0b01 	add.w	fp, fp, #1
 80135f8:	f1b9 0f00 	cmp.w	r9, #0
 80135fc:	d003      	beq.n	8013606 <_scanf_i+0x10e>
 80135fe:	3301      	adds	r3, #1
 8013600:	f109 39ff 	add.w	r9, r9, #4294967295
 8013604:	60a3      	str	r3, [r4, #8]
 8013606:	6873      	ldr	r3, [r6, #4]
 8013608:	3b01      	subs	r3, #1
 801360a:	2b00      	cmp	r3, #0
 801360c:	6073      	str	r3, [r6, #4]
 801360e:	dd1b      	ble.n	8013648 <_scanf_i+0x150>
 8013610:	6833      	ldr	r3, [r6, #0]
 8013612:	3301      	adds	r3, #1
 8013614:	6033      	str	r3, [r6, #0]
 8013616:	68a3      	ldr	r3, [r4, #8]
 8013618:	3b01      	subs	r3, #1
 801361a:	60a3      	str	r3, [r4, #8]
 801361c:	e7d9      	b.n	80135d2 <_scanf_i+0xda>
 801361e:	f1bb 0f02 	cmp.w	fp, #2
 8013622:	d1ae      	bne.n	8013582 <_scanf_i+0x8a>
 8013624:	6822      	ldr	r2, [r4, #0]
 8013626:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801362a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801362e:	d1c4      	bne.n	80135ba <_scanf_i+0xc2>
 8013630:	2110      	movs	r1, #16
 8013632:	6061      	str	r1, [r4, #4]
 8013634:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013638:	e7a2      	b.n	8013580 <_scanf_i+0x88>
 801363a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801363e:	6022      	str	r2, [r4, #0]
 8013640:	780b      	ldrb	r3, [r1, #0]
 8013642:	f805 3b01 	strb.w	r3, [r5], #1
 8013646:	e7de      	b.n	8013606 <_scanf_i+0x10e>
 8013648:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801364c:	4631      	mov	r1, r6
 801364e:	4650      	mov	r0, sl
 8013650:	4798      	blx	r3
 8013652:	2800      	cmp	r0, #0
 8013654:	d0df      	beq.n	8013616 <_scanf_i+0x11e>
 8013656:	6823      	ldr	r3, [r4, #0]
 8013658:	05d9      	lsls	r1, r3, #23
 801365a:	d50d      	bpl.n	8013678 <_scanf_i+0x180>
 801365c:	42bd      	cmp	r5, r7
 801365e:	d909      	bls.n	8013674 <_scanf_i+0x17c>
 8013660:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013664:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013668:	4632      	mov	r2, r6
 801366a:	4650      	mov	r0, sl
 801366c:	4798      	blx	r3
 801366e:	f105 39ff 	add.w	r9, r5, #4294967295
 8013672:	464d      	mov	r5, r9
 8013674:	42bd      	cmp	r5, r7
 8013676:	d028      	beq.n	80136ca <_scanf_i+0x1d2>
 8013678:	6822      	ldr	r2, [r4, #0]
 801367a:	f012 0210 	ands.w	r2, r2, #16
 801367e:	d113      	bne.n	80136a8 <_scanf_i+0x1b0>
 8013680:	702a      	strb	r2, [r5, #0]
 8013682:	6863      	ldr	r3, [r4, #4]
 8013684:	9e01      	ldr	r6, [sp, #4]
 8013686:	4639      	mov	r1, r7
 8013688:	4650      	mov	r0, sl
 801368a:	47b0      	blx	r6
 801368c:	f8d8 3000 	ldr.w	r3, [r8]
 8013690:	6821      	ldr	r1, [r4, #0]
 8013692:	1d1a      	adds	r2, r3, #4
 8013694:	f8c8 2000 	str.w	r2, [r8]
 8013698:	f011 0f20 	tst.w	r1, #32
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	d00f      	beq.n	80136c0 <_scanf_i+0x1c8>
 80136a0:	6018      	str	r0, [r3, #0]
 80136a2:	68e3      	ldr	r3, [r4, #12]
 80136a4:	3301      	adds	r3, #1
 80136a6:	60e3      	str	r3, [r4, #12]
 80136a8:	6923      	ldr	r3, [r4, #16]
 80136aa:	1bed      	subs	r5, r5, r7
 80136ac:	445d      	add	r5, fp
 80136ae:	442b      	add	r3, r5
 80136b0:	6123      	str	r3, [r4, #16]
 80136b2:	2000      	movs	r0, #0
 80136b4:	b007      	add	sp, #28
 80136b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136ba:	f04f 0b00 	mov.w	fp, #0
 80136be:	e7ca      	b.n	8013656 <_scanf_i+0x15e>
 80136c0:	07ca      	lsls	r2, r1, #31
 80136c2:	bf4c      	ite	mi
 80136c4:	8018      	strhmi	r0, [r3, #0]
 80136c6:	6018      	strpl	r0, [r3, #0]
 80136c8:	e7eb      	b.n	80136a2 <_scanf_i+0x1aa>
 80136ca:	2001      	movs	r0, #1
 80136cc:	e7f2      	b.n	80136b4 <_scanf_i+0x1bc>
 80136ce:	bf00      	nop
 80136d0:	080143f0 	.word	0x080143f0
 80136d4:	08013bb5 	.word	0x08013bb5
 80136d8:	08013c95 	.word	0x08013c95
 80136dc:	0801468c 	.word	0x0801468c

080136e0 <__sflush_r>:
 80136e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80136e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136e8:	0716      	lsls	r6, r2, #28
 80136ea:	4605      	mov	r5, r0
 80136ec:	460c      	mov	r4, r1
 80136ee:	d454      	bmi.n	801379a <__sflush_r+0xba>
 80136f0:	684b      	ldr	r3, [r1, #4]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	dc02      	bgt.n	80136fc <__sflush_r+0x1c>
 80136f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	dd48      	ble.n	801378e <__sflush_r+0xae>
 80136fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80136fe:	2e00      	cmp	r6, #0
 8013700:	d045      	beq.n	801378e <__sflush_r+0xae>
 8013702:	2300      	movs	r3, #0
 8013704:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013708:	682f      	ldr	r7, [r5, #0]
 801370a:	6a21      	ldr	r1, [r4, #32]
 801370c:	602b      	str	r3, [r5, #0]
 801370e:	d030      	beq.n	8013772 <__sflush_r+0x92>
 8013710:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013712:	89a3      	ldrh	r3, [r4, #12]
 8013714:	0759      	lsls	r1, r3, #29
 8013716:	d505      	bpl.n	8013724 <__sflush_r+0x44>
 8013718:	6863      	ldr	r3, [r4, #4]
 801371a:	1ad2      	subs	r2, r2, r3
 801371c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801371e:	b10b      	cbz	r3, 8013724 <__sflush_r+0x44>
 8013720:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013722:	1ad2      	subs	r2, r2, r3
 8013724:	2300      	movs	r3, #0
 8013726:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013728:	6a21      	ldr	r1, [r4, #32]
 801372a:	4628      	mov	r0, r5
 801372c:	47b0      	blx	r6
 801372e:	1c43      	adds	r3, r0, #1
 8013730:	89a3      	ldrh	r3, [r4, #12]
 8013732:	d106      	bne.n	8013742 <__sflush_r+0x62>
 8013734:	6829      	ldr	r1, [r5, #0]
 8013736:	291d      	cmp	r1, #29
 8013738:	d82b      	bhi.n	8013792 <__sflush_r+0xb2>
 801373a:	4a2a      	ldr	r2, [pc, #168]	@ (80137e4 <__sflush_r+0x104>)
 801373c:	40ca      	lsrs	r2, r1
 801373e:	07d6      	lsls	r6, r2, #31
 8013740:	d527      	bpl.n	8013792 <__sflush_r+0xb2>
 8013742:	2200      	movs	r2, #0
 8013744:	6062      	str	r2, [r4, #4]
 8013746:	04d9      	lsls	r1, r3, #19
 8013748:	6922      	ldr	r2, [r4, #16]
 801374a:	6022      	str	r2, [r4, #0]
 801374c:	d504      	bpl.n	8013758 <__sflush_r+0x78>
 801374e:	1c42      	adds	r2, r0, #1
 8013750:	d101      	bne.n	8013756 <__sflush_r+0x76>
 8013752:	682b      	ldr	r3, [r5, #0]
 8013754:	b903      	cbnz	r3, 8013758 <__sflush_r+0x78>
 8013756:	6560      	str	r0, [r4, #84]	@ 0x54
 8013758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801375a:	602f      	str	r7, [r5, #0]
 801375c:	b1b9      	cbz	r1, 801378e <__sflush_r+0xae>
 801375e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013762:	4299      	cmp	r1, r3
 8013764:	d002      	beq.n	801376c <__sflush_r+0x8c>
 8013766:	4628      	mov	r0, r5
 8013768:	f7fe fe18 	bl	801239c <_free_r>
 801376c:	2300      	movs	r3, #0
 801376e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013770:	e00d      	b.n	801378e <__sflush_r+0xae>
 8013772:	2301      	movs	r3, #1
 8013774:	4628      	mov	r0, r5
 8013776:	47b0      	blx	r6
 8013778:	4602      	mov	r2, r0
 801377a:	1c50      	adds	r0, r2, #1
 801377c:	d1c9      	bne.n	8013712 <__sflush_r+0x32>
 801377e:	682b      	ldr	r3, [r5, #0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d0c6      	beq.n	8013712 <__sflush_r+0x32>
 8013784:	2b1d      	cmp	r3, #29
 8013786:	d001      	beq.n	801378c <__sflush_r+0xac>
 8013788:	2b16      	cmp	r3, #22
 801378a:	d11e      	bne.n	80137ca <__sflush_r+0xea>
 801378c:	602f      	str	r7, [r5, #0]
 801378e:	2000      	movs	r0, #0
 8013790:	e022      	b.n	80137d8 <__sflush_r+0xf8>
 8013792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013796:	b21b      	sxth	r3, r3
 8013798:	e01b      	b.n	80137d2 <__sflush_r+0xf2>
 801379a:	690f      	ldr	r7, [r1, #16]
 801379c:	2f00      	cmp	r7, #0
 801379e:	d0f6      	beq.n	801378e <__sflush_r+0xae>
 80137a0:	0793      	lsls	r3, r2, #30
 80137a2:	680e      	ldr	r6, [r1, #0]
 80137a4:	bf08      	it	eq
 80137a6:	694b      	ldreq	r3, [r1, #20]
 80137a8:	600f      	str	r7, [r1, #0]
 80137aa:	bf18      	it	ne
 80137ac:	2300      	movne	r3, #0
 80137ae:	eba6 0807 	sub.w	r8, r6, r7
 80137b2:	608b      	str	r3, [r1, #8]
 80137b4:	f1b8 0f00 	cmp.w	r8, #0
 80137b8:	dde9      	ble.n	801378e <__sflush_r+0xae>
 80137ba:	6a21      	ldr	r1, [r4, #32]
 80137bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80137be:	4643      	mov	r3, r8
 80137c0:	463a      	mov	r2, r7
 80137c2:	4628      	mov	r0, r5
 80137c4:	47b0      	blx	r6
 80137c6:	2800      	cmp	r0, #0
 80137c8:	dc08      	bgt.n	80137dc <__sflush_r+0xfc>
 80137ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137d2:	81a3      	strh	r3, [r4, #12]
 80137d4:	f04f 30ff 	mov.w	r0, #4294967295
 80137d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137dc:	4407      	add	r7, r0
 80137de:	eba8 0800 	sub.w	r8, r8, r0
 80137e2:	e7e7      	b.n	80137b4 <__sflush_r+0xd4>
 80137e4:	20400001 	.word	0x20400001

080137e8 <_fflush_r>:
 80137e8:	b538      	push	{r3, r4, r5, lr}
 80137ea:	690b      	ldr	r3, [r1, #16]
 80137ec:	4605      	mov	r5, r0
 80137ee:	460c      	mov	r4, r1
 80137f0:	b913      	cbnz	r3, 80137f8 <_fflush_r+0x10>
 80137f2:	2500      	movs	r5, #0
 80137f4:	4628      	mov	r0, r5
 80137f6:	bd38      	pop	{r3, r4, r5, pc}
 80137f8:	b118      	cbz	r0, 8013802 <_fflush_r+0x1a>
 80137fa:	6a03      	ldr	r3, [r0, #32]
 80137fc:	b90b      	cbnz	r3, 8013802 <_fflush_r+0x1a>
 80137fe:	f7fd fd19 	bl	8011234 <__sinit>
 8013802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d0f3      	beq.n	80137f2 <_fflush_r+0xa>
 801380a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801380c:	07d0      	lsls	r0, r2, #31
 801380e:	d404      	bmi.n	801381a <_fflush_r+0x32>
 8013810:	0599      	lsls	r1, r3, #22
 8013812:	d402      	bmi.n	801381a <_fflush_r+0x32>
 8013814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013816:	f7fd ffc2 	bl	801179e <__retarget_lock_acquire_recursive>
 801381a:	4628      	mov	r0, r5
 801381c:	4621      	mov	r1, r4
 801381e:	f7ff ff5f 	bl	80136e0 <__sflush_r>
 8013822:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013824:	07da      	lsls	r2, r3, #31
 8013826:	4605      	mov	r5, r0
 8013828:	d4e4      	bmi.n	80137f4 <_fflush_r+0xc>
 801382a:	89a3      	ldrh	r3, [r4, #12]
 801382c:	059b      	lsls	r3, r3, #22
 801382e:	d4e1      	bmi.n	80137f4 <_fflush_r+0xc>
 8013830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013832:	f7fd ffb5 	bl	80117a0 <__retarget_lock_release_recursive>
 8013836:	e7dd      	b.n	80137f4 <_fflush_r+0xc>

08013838 <__swhatbuf_r>:
 8013838:	b570      	push	{r4, r5, r6, lr}
 801383a:	460c      	mov	r4, r1
 801383c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013840:	2900      	cmp	r1, #0
 8013842:	b096      	sub	sp, #88	@ 0x58
 8013844:	4615      	mov	r5, r2
 8013846:	461e      	mov	r6, r3
 8013848:	da0d      	bge.n	8013866 <__swhatbuf_r+0x2e>
 801384a:	89a3      	ldrh	r3, [r4, #12]
 801384c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013850:	f04f 0100 	mov.w	r1, #0
 8013854:	bf14      	ite	ne
 8013856:	2340      	movne	r3, #64	@ 0x40
 8013858:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801385c:	2000      	movs	r0, #0
 801385e:	6031      	str	r1, [r6, #0]
 8013860:	602b      	str	r3, [r5, #0]
 8013862:	b016      	add	sp, #88	@ 0x58
 8013864:	bd70      	pop	{r4, r5, r6, pc}
 8013866:	466a      	mov	r2, sp
 8013868:	f000 f8d6 	bl	8013a18 <_fstat_r>
 801386c:	2800      	cmp	r0, #0
 801386e:	dbec      	blt.n	801384a <__swhatbuf_r+0x12>
 8013870:	9901      	ldr	r1, [sp, #4]
 8013872:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013876:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801387a:	4259      	negs	r1, r3
 801387c:	4159      	adcs	r1, r3
 801387e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013882:	e7eb      	b.n	801385c <__swhatbuf_r+0x24>

08013884 <__smakebuf_r>:
 8013884:	898b      	ldrh	r3, [r1, #12]
 8013886:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013888:	079d      	lsls	r5, r3, #30
 801388a:	4606      	mov	r6, r0
 801388c:	460c      	mov	r4, r1
 801388e:	d507      	bpl.n	80138a0 <__smakebuf_r+0x1c>
 8013890:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013894:	6023      	str	r3, [r4, #0]
 8013896:	6123      	str	r3, [r4, #16]
 8013898:	2301      	movs	r3, #1
 801389a:	6163      	str	r3, [r4, #20]
 801389c:	b003      	add	sp, #12
 801389e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80138a0:	ab01      	add	r3, sp, #4
 80138a2:	466a      	mov	r2, sp
 80138a4:	f7ff ffc8 	bl	8013838 <__swhatbuf_r>
 80138a8:	9f00      	ldr	r7, [sp, #0]
 80138aa:	4605      	mov	r5, r0
 80138ac:	4639      	mov	r1, r7
 80138ae:	4630      	mov	r0, r6
 80138b0:	f7fc ff3c 	bl	801072c <_malloc_r>
 80138b4:	b948      	cbnz	r0, 80138ca <__smakebuf_r+0x46>
 80138b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138ba:	059a      	lsls	r2, r3, #22
 80138bc:	d4ee      	bmi.n	801389c <__smakebuf_r+0x18>
 80138be:	f023 0303 	bic.w	r3, r3, #3
 80138c2:	f043 0302 	orr.w	r3, r3, #2
 80138c6:	81a3      	strh	r3, [r4, #12]
 80138c8:	e7e2      	b.n	8013890 <__smakebuf_r+0xc>
 80138ca:	89a3      	ldrh	r3, [r4, #12]
 80138cc:	6020      	str	r0, [r4, #0]
 80138ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80138d2:	81a3      	strh	r3, [r4, #12]
 80138d4:	9b01      	ldr	r3, [sp, #4]
 80138d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80138da:	b15b      	cbz	r3, 80138f4 <__smakebuf_r+0x70>
 80138dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138e0:	4630      	mov	r0, r6
 80138e2:	f000 f8ab 	bl	8013a3c <_isatty_r>
 80138e6:	b128      	cbz	r0, 80138f4 <__smakebuf_r+0x70>
 80138e8:	89a3      	ldrh	r3, [r4, #12]
 80138ea:	f023 0303 	bic.w	r3, r3, #3
 80138ee:	f043 0301 	orr.w	r3, r3, #1
 80138f2:	81a3      	strh	r3, [r4, #12]
 80138f4:	89a3      	ldrh	r3, [r4, #12]
 80138f6:	431d      	orrs	r5, r3
 80138f8:	81a5      	strh	r5, [r4, #12]
 80138fa:	e7cf      	b.n	801389c <__smakebuf_r+0x18>

080138fc <__sccl>:
 80138fc:	b570      	push	{r4, r5, r6, lr}
 80138fe:	780b      	ldrb	r3, [r1, #0]
 8013900:	4604      	mov	r4, r0
 8013902:	2b5e      	cmp	r3, #94	@ 0x5e
 8013904:	bf0b      	itete	eq
 8013906:	784b      	ldrbeq	r3, [r1, #1]
 8013908:	1c4a      	addne	r2, r1, #1
 801390a:	1c8a      	addeq	r2, r1, #2
 801390c:	2100      	movne	r1, #0
 801390e:	bf08      	it	eq
 8013910:	2101      	moveq	r1, #1
 8013912:	3801      	subs	r0, #1
 8013914:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8013918:	f800 1f01 	strb.w	r1, [r0, #1]!
 801391c:	42a8      	cmp	r0, r5
 801391e:	d1fb      	bne.n	8013918 <__sccl+0x1c>
 8013920:	b90b      	cbnz	r3, 8013926 <__sccl+0x2a>
 8013922:	1e50      	subs	r0, r2, #1
 8013924:	bd70      	pop	{r4, r5, r6, pc}
 8013926:	f081 0101 	eor.w	r1, r1, #1
 801392a:	54e1      	strb	r1, [r4, r3]
 801392c:	4610      	mov	r0, r2
 801392e:	4602      	mov	r2, r0
 8013930:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013934:	2d2d      	cmp	r5, #45	@ 0x2d
 8013936:	d005      	beq.n	8013944 <__sccl+0x48>
 8013938:	2d5d      	cmp	r5, #93	@ 0x5d
 801393a:	d016      	beq.n	801396a <__sccl+0x6e>
 801393c:	2d00      	cmp	r5, #0
 801393e:	d0f1      	beq.n	8013924 <__sccl+0x28>
 8013940:	462b      	mov	r3, r5
 8013942:	e7f2      	b.n	801392a <__sccl+0x2e>
 8013944:	7846      	ldrb	r6, [r0, #1]
 8013946:	2e5d      	cmp	r6, #93	@ 0x5d
 8013948:	d0fa      	beq.n	8013940 <__sccl+0x44>
 801394a:	42b3      	cmp	r3, r6
 801394c:	dcf8      	bgt.n	8013940 <__sccl+0x44>
 801394e:	3002      	adds	r0, #2
 8013950:	461a      	mov	r2, r3
 8013952:	3201      	adds	r2, #1
 8013954:	4296      	cmp	r6, r2
 8013956:	54a1      	strb	r1, [r4, r2]
 8013958:	dcfb      	bgt.n	8013952 <__sccl+0x56>
 801395a:	1af2      	subs	r2, r6, r3
 801395c:	3a01      	subs	r2, #1
 801395e:	1c5d      	adds	r5, r3, #1
 8013960:	42b3      	cmp	r3, r6
 8013962:	bfa8      	it	ge
 8013964:	2200      	movge	r2, #0
 8013966:	18ab      	adds	r3, r5, r2
 8013968:	e7e1      	b.n	801392e <__sccl+0x32>
 801396a:	4610      	mov	r0, r2
 801396c:	e7da      	b.n	8013924 <__sccl+0x28>

0801396e <__submore>:
 801396e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013972:	460c      	mov	r4, r1
 8013974:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013976:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801397a:	4299      	cmp	r1, r3
 801397c:	d11d      	bne.n	80139ba <__submore+0x4c>
 801397e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8013982:	f7fc fed3 	bl	801072c <_malloc_r>
 8013986:	b918      	cbnz	r0, 8013990 <__submore+0x22>
 8013988:	f04f 30ff 	mov.w	r0, #4294967295
 801398c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013990:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013994:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013996:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801399a:	6360      	str	r0, [r4, #52]	@ 0x34
 801399c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80139a0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80139a4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80139a8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80139ac:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80139b0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80139b4:	6020      	str	r0, [r4, #0]
 80139b6:	2000      	movs	r0, #0
 80139b8:	e7e8      	b.n	801398c <__submore+0x1e>
 80139ba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80139bc:	0077      	lsls	r7, r6, #1
 80139be:	463a      	mov	r2, r7
 80139c0:	f7fc ff48 	bl	8010854 <_realloc_r>
 80139c4:	4605      	mov	r5, r0
 80139c6:	2800      	cmp	r0, #0
 80139c8:	d0de      	beq.n	8013988 <__submore+0x1a>
 80139ca:	eb00 0806 	add.w	r8, r0, r6
 80139ce:	4601      	mov	r1, r0
 80139d0:	4632      	mov	r2, r6
 80139d2:	4640      	mov	r0, r8
 80139d4:	f7fd feed 	bl	80117b2 <memcpy>
 80139d8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80139dc:	f8c4 8000 	str.w	r8, [r4]
 80139e0:	e7e9      	b.n	80139b6 <__submore+0x48>

080139e2 <memmove>:
 80139e2:	4288      	cmp	r0, r1
 80139e4:	b510      	push	{r4, lr}
 80139e6:	eb01 0402 	add.w	r4, r1, r2
 80139ea:	d902      	bls.n	80139f2 <memmove+0x10>
 80139ec:	4284      	cmp	r4, r0
 80139ee:	4623      	mov	r3, r4
 80139f0:	d807      	bhi.n	8013a02 <memmove+0x20>
 80139f2:	1e43      	subs	r3, r0, #1
 80139f4:	42a1      	cmp	r1, r4
 80139f6:	d008      	beq.n	8013a0a <memmove+0x28>
 80139f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a00:	e7f8      	b.n	80139f4 <memmove+0x12>
 8013a02:	4402      	add	r2, r0
 8013a04:	4601      	mov	r1, r0
 8013a06:	428a      	cmp	r2, r1
 8013a08:	d100      	bne.n	8013a0c <memmove+0x2a>
 8013a0a:	bd10      	pop	{r4, pc}
 8013a0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a10:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a14:	e7f7      	b.n	8013a06 <memmove+0x24>
	...

08013a18 <_fstat_r>:
 8013a18:	b538      	push	{r3, r4, r5, lr}
 8013a1a:	4d07      	ldr	r5, [pc, #28]	@ (8013a38 <_fstat_r+0x20>)
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	4604      	mov	r4, r0
 8013a20:	4608      	mov	r0, r1
 8013a22:	4611      	mov	r1, r2
 8013a24:	602b      	str	r3, [r5, #0]
 8013a26:	f7f0 fc11 	bl	800424c <_fstat>
 8013a2a:	1c43      	adds	r3, r0, #1
 8013a2c:	d102      	bne.n	8013a34 <_fstat_r+0x1c>
 8013a2e:	682b      	ldr	r3, [r5, #0]
 8013a30:	b103      	cbz	r3, 8013a34 <_fstat_r+0x1c>
 8013a32:	6023      	str	r3, [r4, #0]
 8013a34:	bd38      	pop	{r3, r4, r5, pc}
 8013a36:	bf00      	nop
 8013a38:	24000a0c 	.word	0x24000a0c

08013a3c <_isatty_r>:
 8013a3c:	b538      	push	{r3, r4, r5, lr}
 8013a3e:	4d06      	ldr	r5, [pc, #24]	@ (8013a58 <_isatty_r+0x1c>)
 8013a40:	2300      	movs	r3, #0
 8013a42:	4604      	mov	r4, r0
 8013a44:	4608      	mov	r0, r1
 8013a46:	602b      	str	r3, [r5, #0]
 8013a48:	f7f0 fc10 	bl	800426c <_isatty>
 8013a4c:	1c43      	adds	r3, r0, #1
 8013a4e:	d102      	bne.n	8013a56 <_isatty_r+0x1a>
 8013a50:	682b      	ldr	r3, [r5, #0]
 8013a52:	b103      	cbz	r3, 8013a56 <_isatty_r+0x1a>
 8013a54:	6023      	str	r3, [r4, #0]
 8013a56:	bd38      	pop	{r3, r4, r5, pc}
 8013a58:	24000a0c 	.word	0x24000a0c

08013a5c <__assert_func>:
 8013a5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013a5e:	4614      	mov	r4, r2
 8013a60:	461a      	mov	r2, r3
 8013a62:	4b09      	ldr	r3, [pc, #36]	@ (8013a88 <__assert_func+0x2c>)
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	4605      	mov	r5, r0
 8013a68:	68d8      	ldr	r0, [r3, #12]
 8013a6a:	b14c      	cbz	r4, 8013a80 <__assert_func+0x24>
 8013a6c:	4b07      	ldr	r3, [pc, #28]	@ (8013a8c <__assert_func+0x30>)
 8013a6e:	9100      	str	r1, [sp, #0]
 8013a70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013a74:	4906      	ldr	r1, [pc, #24]	@ (8013a90 <__assert_func+0x34>)
 8013a76:	462b      	mov	r3, r5
 8013a78:	f000 f90e 	bl	8013c98 <fiprintf>
 8013a7c:	f000 f91e 	bl	8013cbc <abort>
 8013a80:	4b04      	ldr	r3, [pc, #16]	@ (8013a94 <__assert_func+0x38>)
 8013a82:	461c      	mov	r4, r3
 8013a84:	e7f3      	b.n	8013a6e <__assert_func+0x12>
 8013a86:	bf00      	nop
 8013a88:	240001d4 	.word	0x240001d4
 8013a8c:	08014697 	.word	0x08014697
 8013a90:	080146a4 	.word	0x080146a4
 8013a94:	080146d2 	.word	0x080146d2

08013a98 <_calloc_r>:
 8013a98:	b570      	push	{r4, r5, r6, lr}
 8013a9a:	fba1 5402 	umull	r5, r4, r1, r2
 8013a9e:	b934      	cbnz	r4, 8013aae <_calloc_r+0x16>
 8013aa0:	4629      	mov	r1, r5
 8013aa2:	f7fc fe43 	bl	801072c <_malloc_r>
 8013aa6:	4606      	mov	r6, r0
 8013aa8:	b928      	cbnz	r0, 8013ab6 <_calloc_r+0x1e>
 8013aaa:	4630      	mov	r0, r6
 8013aac:	bd70      	pop	{r4, r5, r6, pc}
 8013aae:	220c      	movs	r2, #12
 8013ab0:	6002      	str	r2, [r0, #0]
 8013ab2:	2600      	movs	r6, #0
 8013ab4:	e7f9      	b.n	8013aaa <_calloc_r+0x12>
 8013ab6:	462a      	mov	r2, r5
 8013ab8:	4621      	mov	r1, r4
 8013aba:	f7fd fdbf 	bl	801163c <memset>
 8013abe:	e7f4      	b.n	8013aaa <_calloc_r+0x12>

08013ac0 <_strtol_l.isra.0>:
 8013ac0:	2b24      	cmp	r3, #36	@ 0x24
 8013ac2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ac6:	4686      	mov	lr, r0
 8013ac8:	4690      	mov	r8, r2
 8013aca:	d801      	bhi.n	8013ad0 <_strtol_l.isra.0+0x10>
 8013acc:	2b01      	cmp	r3, #1
 8013ace:	d106      	bne.n	8013ade <_strtol_l.isra.0+0x1e>
 8013ad0:	f7fd fe3a 	bl	8011748 <__errno>
 8013ad4:	2316      	movs	r3, #22
 8013ad6:	6003      	str	r3, [r0, #0]
 8013ad8:	2000      	movs	r0, #0
 8013ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ade:	4834      	ldr	r0, [pc, #208]	@ (8013bb0 <_strtol_l.isra.0+0xf0>)
 8013ae0:	460d      	mov	r5, r1
 8013ae2:	462a      	mov	r2, r5
 8013ae4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ae8:	5d06      	ldrb	r6, [r0, r4]
 8013aea:	f016 0608 	ands.w	r6, r6, #8
 8013aee:	d1f8      	bne.n	8013ae2 <_strtol_l.isra.0+0x22>
 8013af0:	2c2d      	cmp	r4, #45	@ 0x2d
 8013af2:	d110      	bne.n	8013b16 <_strtol_l.isra.0+0x56>
 8013af4:	782c      	ldrb	r4, [r5, #0]
 8013af6:	2601      	movs	r6, #1
 8013af8:	1c95      	adds	r5, r2, #2
 8013afa:	f033 0210 	bics.w	r2, r3, #16
 8013afe:	d115      	bne.n	8013b2c <_strtol_l.isra.0+0x6c>
 8013b00:	2c30      	cmp	r4, #48	@ 0x30
 8013b02:	d10d      	bne.n	8013b20 <_strtol_l.isra.0+0x60>
 8013b04:	782a      	ldrb	r2, [r5, #0]
 8013b06:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013b0a:	2a58      	cmp	r2, #88	@ 0x58
 8013b0c:	d108      	bne.n	8013b20 <_strtol_l.isra.0+0x60>
 8013b0e:	786c      	ldrb	r4, [r5, #1]
 8013b10:	3502      	adds	r5, #2
 8013b12:	2310      	movs	r3, #16
 8013b14:	e00a      	b.n	8013b2c <_strtol_l.isra.0+0x6c>
 8013b16:	2c2b      	cmp	r4, #43	@ 0x2b
 8013b18:	bf04      	itt	eq
 8013b1a:	782c      	ldrbeq	r4, [r5, #0]
 8013b1c:	1c95      	addeq	r5, r2, #2
 8013b1e:	e7ec      	b.n	8013afa <_strtol_l.isra.0+0x3a>
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d1f6      	bne.n	8013b12 <_strtol_l.isra.0+0x52>
 8013b24:	2c30      	cmp	r4, #48	@ 0x30
 8013b26:	bf14      	ite	ne
 8013b28:	230a      	movne	r3, #10
 8013b2a:	2308      	moveq	r3, #8
 8013b2c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013b30:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013b34:	2200      	movs	r2, #0
 8013b36:	fbbc f9f3 	udiv	r9, ip, r3
 8013b3a:	4610      	mov	r0, r2
 8013b3c:	fb03 ca19 	mls	sl, r3, r9, ip
 8013b40:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013b44:	2f09      	cmp	r7, #9
 8013b46:	d80f      	bhi.n	8013b68 <_strtol_l.isra.0+0xa8>
 8013b48:	463c      	mov	r4, r7
 8013b4a:	42a3      	cmp	r3, r4
 8013b4c:	dd1b      	ble.n	8013b86 <_strtol_l.isra.0+0xc6>
 8013b4e:	1c57      	adds	r7, r2, #1
 8013b50:	d007      	beq.n	8013b62 <_strtol_l.isra.0+0xa2>
 8013b52:	4581      	cmp	r9, r0
 8013b54:	d314      	bcc.n	8013b80 <_strtol_l.isra.0+0xc0>
 8013b56:	d101      	bne.n	8013b5c <_strtol_l.isra.0+0x9c>
 8013b58:	45a2      	cmp	sl, r4
 8013b5a:	db11      	blt.n	8013b80 <_strtol_l.isra.0+0xc0>
 8013b5c:	fb00 4003 	mla	r0, r0, r3, r4
 8013b60:	2201      	movs	r2, #1
 8013b62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013b66:	e7eb      	b.n	8013b40 <_strtol_l.isra.0+0x80>
 8013b68:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013b6c:	2f19      	cmp	r7, #25
 8013b6e:	d801      	bhi.n	8013b74 <_strtol_l.isra.0+0xb4>
 8013b70:	3c37      	subs	r4, #55	@ 0x37
 8013b72:	e7ea      	b.n	8013b4a <_strtol_l.isra.0+0x8a>
 8013b74:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013b78:	2f19      	cmp	r7, #25
 8013b7a:	d804      	bhi.n	8013b86 <_strtol_l.isra.0+0xc6>
 8013b7c:	3c57      	subs	r4, #87	@ 0x57
 8013b7e:	e7e4      	b.n	8013b4a <_strtol_l.isra.0+0x8a>
 8013b80:	f04f 32ff 	mov.w	r2, #4294967295
 8013b84:	e7ed      	b.n	8013b62 <_strtol_l.isra.0+0xa2>
 8013b86:	1c53      	adds	r3, r2, #1
 8013b88:	d108      	bne.n	8013b9c <_strtol_l.isra.0+0xdc>
 8013b8a:	2322      	movs	r3, #34	@ 0x22
 8013b8c:	f8ce 3000 	str.w	r3, [lr]
 8013b90:	4660      	mov	r0, ip
 8013b92:	f1b8 0f00 	cmp.w	r8, #0
 8013b96:	d0a0      	beq.n	8013ada <_strtol_l.isra.0+0x1a>
 8013b98:	1e69      	subs	r1, r5, #1
 8013b9a:	e006      	b.n	8013baa <_strtol_l.isra.0+0xea>
 8013b9c:	b106      	cbz	r6, 8013ba0 <_strtol_l.isra.0+0xe0>
 8013b9e:	4240      	negs	r0, r0
 8013ba0:	f1b8 0f00 	cmp.w	r8, #0
 8013ba4:	d099      	beq.n	8013ada <_strtol_l.isra.0+0x1a>
 8013ba6:	2a00      	cmp	r2, #0
 8013ba8:	d1f6      	bne.n	8013b98 <_strtol_l.isra.0+0xd8>
 8013baa:	f8c8 1000 	str.w	r1, [r8]
 8013bae:	e794      	b.n	8013ada <_strtol_l.isra.0+0x1a>
 8013bb0:	08014449 	.word	0x08014449

08013bb4 <_strtol_r>:
 8013bb4:	f7ff bf84 	b.w	8013ac0 <_strtol_l.isra.0>

08013bb8 <_strtoul_l.isra.0>:
 8013bb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013bbc:	4e34      	ldr	r6, [pc, #208]	@ (8013c90 <_strtoul_l.isra.0+0xd8>)
 8013bbe:	4686      	mov	lr, r0
 8013bc0:	460d      	mov	r5, r1
 8013bc2:	4628      	mov	r0, r5
 8013bc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013bc8:	5d37      	ldrb	r7, [r6, r4]
 8013bca:	f017 0708 	ands.w	r7, r7, #8
 8013bce:	d1f8      	bne.n	8013bc2 <_strtoul_l.isra.0+0xa>
 8013bd0:	2c2d      	cmp	r4, #45	@ 0x2d
 8013bd2:	d110      	bne.n	8013bf6 <_strtoul_l.isra.0+0x3e>
 8013bd4:	782c      	ldrb	r4, [r5, #0]
 8013bd6:	2701      	movs	r7, #1
 8013bd8:	1c85      	adds	r5, r0, #2
 8013bda:	f033 0010 	bics.w	r0, r3, #16
 8013bde:	d115      	bne.n	8013c0c <_strtoul_l.isra.0+0x54>
 8013be0:	2c30      	cmp	r4, #48	@ 0x30
 8013be2:	d10d      	bne.n	8013c00 <_strtoul_l.isra.0+0x48>
 8013be4:	7828      	ldrb	r0, [r5, #0]
 8013be6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013bea:	2858      	cmp	r0, #88	@ 0x58
 8013bec:	d108      	bne.n	8013c00 <_strtoul_l.isra.0+0x48>
 8013bee:	786c      	ldrb	r4, [r5, #1]
 8013bf0:	3502      	adds	r5, #2
 8013bf2:	2310      	movs	r3, #16
 8013bf4:	e00a      	b.n	8013c0c <_strtoul_l.isra.0+0x54>
 8013bf6:	2c2b      	cmp	r4, #43	@ 0x2b
 8013bf8:	bf04      	itt	eq
 8013bfa:	782c      	ldrbeq	r4, [r5, #0]
 8013bfc:	1c85      	addeq	r5, r0, #2
 8013bfe:	e7ec      	b.n	8013bda <_strtoul_l.isra.0+0x22>
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d1f6      	bne.n	8013bf2 <_strtoul_l.isra.0+0x3a>
 8013c04:	2c30      	cmp	r4, #48	@ 0x30
 8013c06:	bf14      	ite	ne
 8013c08:	230a      	movne	r3, #10
 8013c0a:	2308      	moveq	r3, #8
 8013c0c:	f04f 38ff 	mov.w	r8, #4294967295
 8013c10:	2600      	movs	r6, #0
 8013c12:	fbb8 f8f3 	udiv	r8, r8, r3
 8013c16:	fb03 f908 	mul.w	r9, r3, r8
 8013c1a:	ea6f 0909 	mvn.w	r9, r9
 8013c1e:	4630      	mov	r0, r6
 8013c20:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013c24:	f1bc 0f09 	cmp.w	ip, #9
 8013c28:	d810      	bhi.n	8013c4c <_strtoul_l.isra.0+0x94>
 8013c2a:	4664      	mov	r4, ip
 8013c2c:	42a3      	cmp	r3, r4
 8013c2e:	dd1e      	ble.n	8013c6e <_strtoul_l.isra.0+0xb6>
 8013c30:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013c34:	d007      	beq.n	8013c46 <_strtoul_l.isra.0+0x8e>
 8013c36:	4580      	cmp	r8, r0
 8013c38:	d316      	bcc.n	8013c68 <_strtoul_l.isra.0+0xb0>
 8013c3a:	d101      	bne.n	8013c40 <_strtoul_l.isra.0+0x88>
 8013c3c:	45a1      	cmp	r9, r4
 8013c3e:	db13      	blt.n	8013c68 <_strtoul_l.isra.0+0xb0>
 8013c40:	fb00 4003 	mla	r0, r0, r3, r4
 8013c44:	2601      	movs	r6, #1
 8013c46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c4a:	e7e9      	b.n	8013c20 <_strtoul_l.isra.0+0x68>
 8013c4c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013c50:	f1bc 0f19 	cmp.w	ip, #25
 8013c54:	d801      	bhi.n	8013c5a <_strtoul_l.isra.0+0xa2>
 8013c56:	3c37      	subs	r4, #55	@ 0x37
 8013c58:	e7e8      	b.n	8013c2c <_strtoul_l.isra.0+0x74>
 8013c5a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013c5e:	f1bc 0f19 	cmp.w	ip, #25
 8013c62:	d804      	bhi.n	8013c6e <_strtoul_l.isra.0+0xb6>
 8013c64:	3c57      	subs	r4, #87	@ 0x57
 8013c66:	e7e1      	b.n	8013c2c <_strtoul_l.isra.0+0x74>
 8013c68:	f04f 36ff 	mov.w	r6, #4294967295
 8013c6c:	e7eb      	b.n	8013c46 <_strtoul_l.isra.0+0x8e>
 8013c6e:	1c73      	adds	r3, r6, #1
 8013c70:	d106      	bne.n	8013c80 <_strtoul_l.isra.0+0xc8>
 8013c72:	2322      	movs	r3, #34	@ 0x22
 8013c74:	f8ce 3000 	str.w	r3, [lr]
 8013c78:	4630      	mov	r0, r6
 8013c7a:	b932      	cbnz	r2, 8013c8a <_strtoul_l.isra.0+0xd2>
 8013c7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013c80:	b107      	cbz	r7, 8013c84 <_strtoul_l.isra.0+0xcc>
 8013c82:	4240      	negs	r0, r0
 8013c84:	2a00      	cmp	r2, #0
 8013c86:	d0f9      	beq.n	8013c7c <_strtoul_l.isra.0+0xc4>
 8013c88:	b106      	cbz	r6, 8013c8c <_strtoul_l.isra.0+0xd4>
 8013c8a:	1e69      	subs	r1, r5, #1
 8013c8c:	6011      	str	r1, [r2, #0]
 8013c8e:	e7f5      	b.n	8013c7c <_strtoul_l.isra.0+0xc4>
 8013c90:	08014449 	.word	0x08014449

08013c94 <_strtoul_r>:
 8013c94:	f7ff bf90 	b.w	8013bb8 <_strtoul_l.isra.0>

08013c98 <fiprintf>:
 8013c98:	b40e      	push	{r1, r2, r3}
 8013c9a:	b503      	push	{r0, r1, lr}
 8013c9c:	4601      	mov	r1, r0
 8013c9e:	ab03      	add	r3, sp, #12
 8013ca0:	4805      	ldr	r0, [pc, #20]	@ (8013cb8 <fiprintf+0x20>)
 8013ca2:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ca6:	6800      	ldr	r0, [r0, #0]
 8013ca8:	9301      	str	r3, [sp, #4]
 8013caa:	f7ff fab3 	bl	8013214 <_vfiprintf_r>
 8013cae:	b002      	add	sp, #8
 8013cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cb4:	b003      	add	sp, #12
 8013cb6:	4770      	bx	lr
 8013cb8:	240001d4 	.word	0x240001d4

08013cbc <abort>:
 8013cbc:	b508      	push	{r3, lr}
 8013cbe:	2006      	movs	r0, #6
 8013cc0:	f000 f82c 	bl	8013d1c <raise>
 8013cc4:	2001      	movs	r0, #1
 8013cc6:	f7f0 fa8d 	bl	80041e4 <_exit>

08013cca <_raise_r>:
 8013cca:	291f      	cmp	r1, #31
 8013ccc:	b538      	push	{r3, r4, r5, lr}
 8013cce:	4605      	mov	r5, r0
 8013cd0:	460c      	mov	r4, r1
 8013cd2:	d904      	bls.n	8013cde <_raise_r+0x14>
 8013cd4:	2316      	movs	r3, #22
 8013cd6:	6003      	str	r3, [r0, #0]
 8013cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8013cdc:	bd38      	pop	{r3, r4, r5, pc}
 8013cde:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013ce0:	b112      	cbz	r2, 8013ce8 <_raise_r+0x1e>
 8013ce2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013ce6:	b94b      	cbnz	r3, 8013cfc <_raise_r+0x32>
 8013ce8:	4628      	mov	r0, r5
 8013cea:	f000 f831 	bl	8013d50 <_getpid_r>
 8013cee:	4622      	mov	r2, r4
 8013cf0:	4601      	mov	r1, r0
 8013cf2:	4628      	mov	r0, r5
 8013cf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cf8:	f000 b818 	b.w	8013d2c <_kill_r>
 8013cfc:	2b01      	cmp	r3, #1
 8013cfe:	d00a      	beq.n	8013d16 <_raise_r+0x4c>
 8013d00:	1c59      	adds	r1, r3, #1
 8013d02:	d103      	bne.n	8013d0c <_raise_r+0x42>
 8013d04:	2316      	movs	r3, #22
 8013d06:	6003      	str	r3, [r0, #0]
 8013d08:	2001      	movs	r0, #1
 8013d0a:	e7e7      	b.n	8013cdc <_raise_r+0x12>
 8013d0c:	2100      	movs	r1, #0
 8013d0e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013d12:	4620      	mov	r0, r4
 8013d14:	4798      	blx	r3
 8013d16:	2000      	movs	r0, #0
 8013d18:	e7e0      	b.n	8013cdc <_raise_r+0x12>
	...

08013d1c <raise>:
 8013d1c:	4b02      	ldr	r3, [pc, #8]	@ (8013d28 <raise+0xc>)
 8013d1e:	4601      	mov	r1, r0
 8013d20:	6818      	ldr	r0, [r3, #0]
 8013d22:	f7ff bfd2 	b.w	8013cca <_raise_r>
 8013d26:	bf00      	nop
 8013d28:	240001d4 	.word	0x240001d4

08013d2c <_kill_r>:
 8013d2c:	b538      	push	{r3, r4, r5, lr}
 8013d2e:	4d07      	ldr	r5, [pc, #28]	@ (8013d4c <_kill_r+0x20>)
 8013d30:	2300      	movs	r3, #0
 8013d32:	4604      	mov	r4, r0
 8013d34:	4608      	mov	r0, r1
 8013d36:	4611      	mov	r1, r2
 8013d38:	602b      	str	r3, [r5, #0]
 8013d3a:	f7f0 fa43 	bl	80041c4 <_kill>
 8013d3e:	1c43      	adds	r3, r0, #1
 8013d40:	d102      	bne.n	8013d48 <_kill_r+0x1c>
 8013d42:	682b      	ldr	r3, [r5, #0]
 8013d44:	b103      	cbz	r3, 8013d48 <_kill_r+0x1c>
 8013d46:	6023      	str	r3, [r4, #0]
 8013d48:	bd38      	pop	{r3, r4, r5, pc}
 8013d4a:	bf00      	nop
 8013d4c:	24000a0c 	.word	0x24000a0c

08013d50 <_getpid_r>:
 8013d50:	f7f0 ba30 	b.w	80041b4 <_getpid>

08013d54 <_init>:
 8013d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d56:	bf00      	nop
 8013d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d5a:	bc08      	pop	{r3}
 8013d5c:	469e      	mov	lr, r3
 8013d5e:	4770      	bx	lr

08013d60 <_fini>:
 8013d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d62:	bf00      	nop
 8013d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d66:	bc08      	pop	{r3}
 8013d68:	469e      	mov	lr, r3
 8013d6a:	4770      	bx	lr
