TimeQuest Timing Analyzer report for MTL_DEMO
Tue Dec 10 19:54:49 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 15. Slow Model Setup: 'vga_pll_inst|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 18. Slow Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 19. Slow Model Hold: 'vga_pll_inst|altpll_component|pll|clk[0]'
 20. Slow Model Recovery: 'vga_pll_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 24. Slow Model Removal: 'vga_pll_inst|altpll_component|pll|clk[0]'
 25. Slow Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 26. Slow Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 27. Slow Model Removal: 'CLOCK_50'
 28. Slow Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 31. Slow Model Minimum Pulse Width: 'vga_pll_inst|altpll_component|pll|clk[0]'
 32. Slow Model Minimum Pulse Width: 'CLOCK_27'
 33. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 49. Fast Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 50. Fast Model Setup: 'vga_pll_inst|altpll_component|pll|clk[0]'
 51. Fast Model Hold: 'CLOCK_50'
 52. Fast Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 53. Fast Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 54. Fast Model Hold: 'vga_pll_inst|altpll_component|pll|clk[0]'
 55. Fast Model Recovery: 'vga_pll_inst|altpll_component|pll|clk[0]'
 56. Fast Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 57. Fast Model Recovery: 'CLOCK_50'
 58. Fast Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 59. Fast Model Removal: 'vga_pll_inst|altpll_component|pll|clk[0]'
 60. Fast Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 61. Fast Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 62. Fast Model Removal: 'CLOCK_50'
 63. Fast Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'CLOCK_50'
 65. Fast Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'
 66. Fast Model Minimum Pulse Width: 'vga_pll_inst|altpll_component|pll|clk[0]'
 67. Fast Model Minimum Pulse Width: 'CLOCK_27'
 68. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MTL_DEMO                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Dec 10 19:54:43 2013 ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc            ; OK     ; Tue Dec 10 19:54:43 2013 ;
; MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc       ; OK     ; Tue Dec 10 19:54:43 2013 ;
; MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc       ; OK     ; Tue Dec 10 19:54:43 2013 ;
; MTL_DEMO.SDC                                              ; OK     ; Tue Dec 10 19:54:43 2013 ;
+-----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; altera_reserved_tck                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { altera_reserved_tck }                      ;
; CLOCK_27                                 ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_27 }                                 ;
; CLOCK_50                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]  ; { MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] }  ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]  ; { MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1] }  ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]  ; { MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] }  ;
; vga_pll_inst|altpll_component|pll|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 9         ; 11          ;       ;        ;           ;            ; false    ; CLOCK_27 ; vga_pll_inst|altpll_component|pll|inclk[0] ; { vga_pll_inst|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 99.4 MHz   ; 99.4 MHz        ; CLOCK_50                                 ;      ;
; 100.7 MHz  ; 100.7 MHz       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;      ;
; 103.08 MHz ; 103.08 MHz      ; vga_pll_inst|altpll_component|pll|clk[0] ;      ;
; 129.32 MHz ; 129.32 MHz      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 0.070  ; 0.000         ;
; CLOCK_50                                 ; 0.083  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 12.267 ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 20.602 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; -2.671 ; -5.965        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 0.391  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 0.391  ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Recovery Summary                                       ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; vga_pll_inst|altpll_component|pll|clk[0] ; -3.212 ; -271.108      ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 1.590  ; 0.000         ;
; CLOCK_50                                 ; 14.278 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 15.862 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Removal Summary                                       ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; vga_pll_inst|altpll_component|pll|clk[0] ; 1.042 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 2.527 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 3.908 ; 0.000         ;
; CLOCK_50                                 ; 5.144 ; 0.000         ;
+------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 2.873  ; 0.000         ;
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 7.873  ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 13.024 ; 0.000         ;
; CLOCK_27                                 ; 18.518 ; 0.000         ;
; altera_reserved_tck                      ; 97.778 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[4]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[31]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[30]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[17]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[19]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[28]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[16]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[15]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.967      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[4]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[31]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[30]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[17]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[19]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[28]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[16]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.088 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[15]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.944      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[10]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[7]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[5]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[18]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[11]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[12]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[22]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[9]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[24]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.154 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[23]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.884      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[10]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[7]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[5]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[18]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[11]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[12]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[22]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[9]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[24]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.172 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[23]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.861      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[1]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[0]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[13]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[6]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[3]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[2]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[14]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[20]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.197 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[21]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.007      ; 9.846      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[1]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[0]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[13]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[6]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[3]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[2]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[14]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[20]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[21]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.002      ; 9.823      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[4]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[31]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[30]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[17]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[19]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[28]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[16]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.225 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[15]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.807      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[4] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.230 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[12] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[6] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.000      ; 9.806      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[4] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[2] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[6] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 9.783      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[4]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[31]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[30]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[17]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[19]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[28]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[16]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_tag_field[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[15]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.001      ; 9.788      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[4]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[31]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[30]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[17]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[19]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[28]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[16]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.306 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[1] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[15]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 9.726      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[10]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[7]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[5]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[18]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[11]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[12]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[22]~reg0                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_line_field[3] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_writedata[9]~reg0                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.003     ; 9.724      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                              ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.083  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                 ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 2.700      ; 2.654      ;
; 0.083  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                    ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 2.700      ; 2.654      ;
; 0.083  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                 ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 2.700      ; 2.654      ;
; 0.083  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                    ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 2.700      ; 2.654      ;
; 2.441  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 5.053      ; 2.649      ;
; 2.441  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 5.053      ; 2.649      ;
; 2.442  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 5.053      ; 2.648      ;
; 2.442  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 5.053      ; 2.648      ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.940  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 10.061     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 9.943  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 10.087     ;
; 10.077 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; 0.003      ; 9.962      ;
; 10.148 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[11]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.034     ; 9.854      ;
; 10.148 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[15]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.034     ; 9.854      ;
; 10.148 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[20]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.034     ; 9.854      ;
; 10.148 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[21]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.034     ; 9.854      ;
; 10.151 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[2]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 9.857      ;
; 10.151 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[3]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 9.857      ;
; 10.151 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[4]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 9.857      ;
; 10.151 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[5]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 9.857      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[6]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[7]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[8]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[12]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[13]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[17]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.158 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[19]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.032     ; 9.846      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[21]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[19]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[20]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[22]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[17]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[16]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[18]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[2]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[23]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[14]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.164 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[18]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.837      ;
; 10.204 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[9]                                  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.022     ; 9.810      ;
; 10.204 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[10]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.022     ; 9.810      ;
; 10.228 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; 0.003      ; 9.811      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.749      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.255 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.775      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.339 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                 ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.662      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.342 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 9.688      ;
; 10.350 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; 0.003      ; 9.689      ;
; 10.395 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.606      ;
; 10.395 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.606      ;
; 10.395 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.606      ;
; 10.395 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.035     ; 9.606      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 12.267 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 7.784      ;
; 12.279 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 7.772      ;
; 12.282 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 7.768      ;
; 12.370 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 7.666      ;
; 12.543 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.505      ;
; 12.562 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 7.488      ;
; 12.562 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.486      ;
; 12.570 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 7.480      ;
; 12.574 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.474      ;
; 12.581 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.467      ;
; 12.595 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.453      ;
; 12.624 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 7.426      ;
; 12.678 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.382      ;
; 12.690 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.370      ;
; 12.693 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.366      ;
; 12.722 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.338      ;
; 12.734 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.326      ;
; 12.737 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.322      ;
; 12.781 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 7.264      ;
; 12.825 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 7.220      ;
; 12.858 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 7.192      ;
; 12.866 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 7.185      ;
; 12.869 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 7.182      ;
; 12.903 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 7.148      ;
; 12.915 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.145      ;
; 12.918 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.083      ; 7.130      ;
; 12.927 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.133      ;
; 12.930 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.129      ;
; 12.949 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.111      ;
; 12.954 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.103      ;
; 12.961 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 7.099      ;
; 12.964 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.095      ;
; 12.973 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.086      ;
; 12.973 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.084      ;
; 12.979 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|usedw_is_2_dff                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 7.057      ;
; 12.981 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.078      ;
; 12.985 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.072      ;
; 12.992 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.065      ;
; 12.998 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.059      ;
; 13.006 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.051      ;
; 13.017 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.042      ;
; 13.017 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.040      ;
; 13.018 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|usedw_is_1_dff                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 7.018      ;
; 13.018 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 7.027      ;
; 13.025 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.034      ;
; 13.029 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.028      ;
; 13.035 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 7.024      ;
; 13.036 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.021      ;
; 13.050 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 7.007      ;
; 13.052 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 6.993      ;
; 13.079 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.980      ;
; 13.091 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 6.969      ;
; 13.103 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 6.957      ;
; 13.106 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.953      ;
; 13.167 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[0]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.007     ; 6.862      ;
; 13.167 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[1]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.007     ; 6.862      ;
; 13.167 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[2]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.007     ; 6.862      ;
; 13.167 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[3]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.007     ; 6.862      ;
; 13.167 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[4]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.007     ; 6.862      ;
; 13.191 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.866      ;
; 13.194 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 6.851      ;
; 13.210 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.849      ;
; 13.210 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.847      ;
; 13.214 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.086      ; 6.837      ;
; 13.218 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.841      ;
; 13.222 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.835      ;
; 13.224 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.085      ; 6.826      ;
; 13.225 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.832      ;
; 13.229 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.828      ;
; 13.243 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.814      ;
; 13.244 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.815      ;
; 13.244 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.813      ;
; 13.252 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.807      ;
; 13.256 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.801      ;
; 13.263 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.794      ;
; 13.269 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.790      ;
; 13.272 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.094      ; 6.787      ;
; 13.277 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 6.783      ;
; 13.277 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.092      ; 6.780      ;
; 13.280 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.095      ; 6.780      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[71]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[68]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[67]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[63]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[60]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[59]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[58]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[57]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[55]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
; 13.296 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.033      ; 6.702      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 20.602 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 9.727      ;
; 21.020 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 9.300      ;
; 21.035 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 9.286      ;
; 21.072 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 9.256      ;
; 21.083 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 9.238      ;
; 21.117 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 9.213      ;
; 21.179 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 9.142      ;
; 21.207 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 9.122      ;
; 21.282 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 9.046      ;
; 21.299 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 9.031      ;
; 21.399 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.929      ;
; 21.437 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.883      ;
; 21.476 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.844      ;
; 21.507 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.821      ;
; 21.535 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.786      ;
; 21.550 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.772      ;
; 21.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.734      ;
; 21.587 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.742      ;
; 21.598 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.724      ;
; 21.625 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.695      ;
; 21.640 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.681      ;
; 21.659 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.670      ;
; 21.677 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.651      ;
; 21.688 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.633      ;
; 21.694 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.628      ;
; 21.717 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.604      ;
; 21.722 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.599      ;
; 21.732 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.590      ;
; 21.752 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.576      ;
; 21.767 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.554      ;
; 21.769 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.560      ;
; 21.780 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.542      ;
; 21.784 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.537      ;
; 21.797 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.532      ;
; 21.847 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.474      ;
; 21.852 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.477      ;
; 21.873 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.456      ;
; 21.876 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.446      ;
; 21.887 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.441      ;
; 21.894 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.435      ;
; 21.914 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.415      ;
; 21.952 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.369      ;
; 21.973 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.355      ;
; 21.973 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.356      ;
; 21.979 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.350      ;
; 21.981 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.340      ;
; 21.991 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.330      ;
; 22.004 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.324      ;
; 22.022 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.307      ;
; 22.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.278      ;
; 22.081 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.239      ;
; 22.096 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.233      ;
; 22.101 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.220      ;
; 22.110 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.219      ;
; 22.112 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.216      ;
; 22.134 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.187      ;
; 22.173 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.148      ;
; 22.174 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 8.156      ;
; 22.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.129      ;
; 22.204 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.125      ;
; 22.237 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.085      ;
; 22.264 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.065      ;
; 22.267 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.062      ;
; 22.270 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.050      ;
; 22.273 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 8.056      ;
; 22.282 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 8.040      ;
; 22.283 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.038      ;
; 22.285 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.036      ;
; 22.291 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.019     ; 8.029      ;
; 22.306 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 8.015      ;
; 22.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 8.006      ;
; 22.327 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.994      ;
; 22.333 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.988      ;
; 22.343 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 7.985      ;
; 22.354 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.967      ;
; 22.356 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 7.974      ;
; 22.357 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 7.971      ;
; 22.362 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 7.960      ;
; 22.372 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.949      ;
; 22.409 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 7.921      ;
; 22.419 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 7.903      ;
; 22.429 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.892      ;
; 22.449 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 7.880      ;
; 22.450 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.871      ;
; 22.452 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.869      ;
; 22.464 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 7.858      ;
; 22.488 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 7.841      ;
; 22.488 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 7.842      ;
; 22.496 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 7.826      ;
; 22.499 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 7.830      ;
; 22.532 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 7.796      ;
; 22.544 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 7.778      ;
; 22.548 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.773      ;
; 22.553 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.768      ;
; 22.553 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 7.775      ;
; 22.578 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.011     ; 7.750      ;
; 22.578 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 7.751      ;
; 22.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 7.735      ;
; 22.591 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 7.739      ;
; 22.625 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 7.705      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.671 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.053      ; 2.648      ;
; -2.671 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.053      ; 2.648      ;
; -2.670 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.053      ; 2.649      ;
; -2.670 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.053      ; 2.649      ;
; -0.312 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                      ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 2.700      ; 2.654      ;
; -0.312 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                         ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 2.700      ; 2.654      ;
; -0.312 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                      ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 2.700      ; 2.654      ;
; -0.312 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                         ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 2.700      ; 2.654      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|has_pending_responses                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|has_pending_responses                                                                                                    ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|timeout_occurred                                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|timeout_occurred                                                                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|slowcount[0]                        ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|slowcount[0]                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|state[4]                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|state[4]                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|tx_holding_primed                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|tx_holding_primed                   ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|transmitting                        ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|transmitting                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                     ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[0]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                               ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][9]                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][9]                                                                   ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|TOE                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|TOE                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|RRDY                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|RRDY                                ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|ROE                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|ROE                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|SCLK_reg                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|SCLK_reg                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|MISO_reg                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|MISO_reg                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[0]                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[0]                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|complete                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|complete                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0]                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0]                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.WAITING_END_FRAME                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.WAITING_END_FRAME                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sram_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sram_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[96]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[96]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][94]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][94]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][70]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][70]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][115]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][115]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\single_clock_small_gen:logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\single_clock_small_gen:logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]                                                                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                             ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                          ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|rd_ptr_lsb                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|rd_ptr_lsb                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[5]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[5]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[2]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[2]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[0]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[0]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|irq_n                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|irq_n                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[4]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.524 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[10]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[15]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.801      ;
; 0.538 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.552 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[0] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[3] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.558 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[2] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.571 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.837      ;
; 0.574 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.840      ;
; 0.581 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.847      ;
; 0.656 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.659 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.926      ;
; 0.669 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[12]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[12]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.934      ;
; 0.671 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.686 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|wrreq_delaya[1]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|wrreq_delaya[0]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.686 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[15]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.694 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[5]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.984      ;
; 0.694 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[0]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.984      ;
; 0.700 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[3]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.990      ;
; 0.702 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[4]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.992      ;
; 0.702 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[1]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.992      ;
; 0.703 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[14]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[14]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.968      ;
; 0.705 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[2]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.056      ; 0.995      ;
; 0.706 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.973      ;
; 0.707 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[11]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.973      ;
; 0.708 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[3]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.974      ;
; 0.709 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[2]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.975      ;
; 0.710 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.975      ;
; 0.710 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.975      ;
; 0.714 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.979      ;
; 0.715 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.980      ;
; 0.717 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[14]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[14]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.983      ;
; 0.717 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.983      ;
; 0.719 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[12]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.985      ;
; 0.719 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[11]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[11]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.984      ;
; 0.719 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[12]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.985      ;
; 0.726 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[9]                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.992      ;
; 0.732 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[1]                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.011     ; 0.987      ;
; 0.736 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[9]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[9]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.001      ;
; 0.750 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.017      ;
; 0.751 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.018      ;
; 0.777 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.043      ;
; 0.780 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.782 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.784 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.794 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[0]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[1]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[1]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync0[0]                                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[9]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[9]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[6]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[5]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.535 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.540 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[5]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.551 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.555 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.661 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[3]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[2]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.666 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.669 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.672 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[10] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[10]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.674 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[7]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.678 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.681 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.681 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.683 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.688 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg2 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.985      ;
; 0.694 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg1 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.991      ;
; 0.697 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.698 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg0 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.995      ;
; 0.700 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.965      ;
; 0.706 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.708 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.729 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[2]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.988      ;
; 0.731 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.997      ;
; 0.732 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.999      ;
; 0.734 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.001      ;
; 0.736 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.002      ;
; 0.769 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.035      ;
; 0.796 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.808 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[1]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.816 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.083      ;
; 0.823 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.832 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.102      ;
; 0.840 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.106      ;
; 0.849 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[8]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[8]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.114      ;
; 0.872 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.138      ;
; 0.877 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.143      ;
; 0.881 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
; 0.881 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.048     ; 3.130      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.048     ; 3.130      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.048     ; 3.130      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.048     ; 3.130      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.077     ; 3.101      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.077     ; 3.101      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.077     ; 3.101      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.077     ; 3.101      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 3.110      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 3.110      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 3.110      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 3.110      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.060     ; 3.118      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.060     ; 3.118      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.060     ; 3.118      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.060     ; 3.118      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.053     ; 3.125      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.053     ; 3.125      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.053     ; 3.125      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.053     ; 3.125      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.044     ; 3.134      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.044     ; 3.134      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.044     ; 3.134      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.044     ; 3.134      ;
; -3.212 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.067     ; 3.111      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[7]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[7]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[10]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[10]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[8]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[8]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[9]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[9]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[6]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.106     ; 2.737      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[6]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[6]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[1]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[2]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[3]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[3]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[1]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[1]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[2]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[4]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.090     ; 2.753      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[4]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[4]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[5]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[0]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.097     ; 2.746      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.098     ; 2.745      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[4]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.081     ; 2.762      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.080     ; 2.763      ;
; -2.806 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.088     ; 2.755      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
; 13.413 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.017     ; 1.758      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 3.415      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.036     ; 3.410      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.039     ; 3.407      ;
; 1.590 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.032     ; 3.414      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.004     ; 4.023      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 5.926 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.004      ; 4.031      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; -0.005     ; 3.834      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 3.842      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 3.842      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 3.842      ;
; 6.114 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 3.842      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.278 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 5.728      ;
; 14.278 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 5.728      ;
; 14.278 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.721      ;
; 14.284 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.706      ;
; 14.284 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.706      ;
; 14.284 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.706      ;
; 14.284 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.706      ;
; 14.284 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 5.706      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.285 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.707      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.286 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.712      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|wait_latency_counter[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|wait_latency_counter[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_0:cse_3|data_out                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|av_readdata_pre[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_2_s1_translator|read_latency_shift_reg[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.287 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.690      ;
; 14.291 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.733      ;
; 14.291 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.733      ;
; 14.291 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_1:pio_1|readdata[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.733      ;
; 14.302 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.712      ;
; 14.302 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.712      ;
; 14.302 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.712      ;
; 14.302 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.712      ;
; 14.302 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.712      ;
; 14.311 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.705      ;
; 14.311 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.705      ;
; 14.311 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.705      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.417      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.417      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.415      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.415      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[3]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.415      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[4]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.415      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[5]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.415      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.417      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.417      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.417      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.424      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.425      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.425      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.425      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.424      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.424      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[13]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sw:sw|readdata[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.424      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.425      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.423      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.425      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sw:sw|readdata[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
; 14.604 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.422      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|waitrequest_reset_override                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 4.177      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 4.165      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 4.178      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.009      ; 4.183      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|pre_ready                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.010     ; 4.164      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[2]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[3]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[4]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[5]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[6]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[7]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[8]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[10]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[11]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[13]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 4.176      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[13]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[8]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[1]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 4.175      ;
; 15.862 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 4.174      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.191 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.456      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.490 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.754      ;
; 1.766 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.029      ;
; 1.766 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.029      ;
; 1.766 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.029      ;
; 1.766 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.029      ;
; 1.766 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.029      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.040      ;
; 1.770 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.032      ;
; 1.770 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.032      ;
; 1.770 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.032      ;
; 1.770 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.032      ;
; 1.770 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.032      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.773 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.027      ;
; 1.779 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.042      ;
; 1.779 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.042      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.782 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.061      ;
; 1.795 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.073      ;
; 1.795 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.073      ;
; 1.795 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.073      ;
; 2.000 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.280      ;
; 2.000 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.280      ;
; 2.000 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.280      ;
; 2.000 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.280      ;
; 2.010 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.281      ;
; 2.010 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[3]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.281      ;
; 2.010 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.281      ;
; 2.010 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.281      ;
; 2.010 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[0]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.281      ;
; 2.011 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.282      ;
; 2.011 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.282      ;
; 2.028 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.297      ;
; 2.028 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.297      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.322 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.583      ;
; 2.577 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.090     ; 2.753      ;
; 2.577 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.090     ; 2.753      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.041     ; 2.752      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.791      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 2.784      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.791      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 2.784      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 2.780      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 2.780      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 2.780      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[6]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.031     ; 2.762      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.030     ; 2.763      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 2.782      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 2.788      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[2]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 2.764      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[1]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 2.764      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[0]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.025     ; 2.768      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.028     ; 2.765      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 2.780      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.032     ; 2.761      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50]                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.790      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.034     ; 2.759      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[53]                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 2.770      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 2.770      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 2.767      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 2.778      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 2.778      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 2.769      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 2.767      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 2.771      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 2.775      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 2.776      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 2.767      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 2.774      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 2.774      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 2.777      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 2.777      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 2.778      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 2.778      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 2.767      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 2.772      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 2.773      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 2.774      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 2.774      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 2.778      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 2.777      ;
; 2.527 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 2.767      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|waitrequest_reset_override                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 4.177      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.009     ; 4.165      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 4.178      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 4.183      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|pre_ready                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 4.164      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[2]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[3]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[4]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[5]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[6]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[7]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[8]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[10]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[11]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[13]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 4.176      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[13]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[8]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[1]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 4.175      ;
; 3.908 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 4.174      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 5.374      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 5.374      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|read_latency_shift_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 5.376      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 5.375      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 5.376      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 5.376      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 5.375      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rx_holding_reg[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 5.376      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|pfdena_reg                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|prev_reset                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 5.389      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_2_s1_translator|read_latency_shift_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_0:cse_2|data_out                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_2_s1_translator|av_readdata_pre[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 5.380      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 5.381      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 5.382      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 5.374      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 5.374      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.040     ; 5.370      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.040     ; 5.370      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.040     ; 5.370      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 5.376      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 5.373      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 5.371      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 5.375      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.057     ; 5.353      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
; 5.144 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.058     ; 5.352      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[0]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[0]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[1]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[1]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_we_reg               ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_we_reg               ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_re_reg               ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_re_reg               ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[0]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[0]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[10] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[10] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[11] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[11] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[12] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[12] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[13] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[13] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[14] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[14] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[15] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[15] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[16] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[16] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[17] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[17] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[18] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[18] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[19] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[19] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[1]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[1]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[20] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[20] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[21] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[21] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[22] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[22] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[23] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[23] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[24] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[24] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[25] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[25] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[26] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[26] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[27] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[27] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[28] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[28] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[29] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[29] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[2]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[2]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[30] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[30] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[31] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[31] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[32] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[32] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[33] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[33] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[34] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[34] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[37] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[37] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[38] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[38] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[3]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[3]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[45] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[45] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[46] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[46] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[48] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[48] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[49] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[49] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[4]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[4]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[50] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[50] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[53] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[53] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[54] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[54] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg9  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg9  ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                           ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                           ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; -0.082 ; -0.082 ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; 4.363  ; 4.363  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; 4.363  ; 4.363  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; 3.767  ; 3.767  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; 4.080  ; 4.080  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; 4.213  ; 4.213  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; 4.196  ; 4.196  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; 4.267  ; 4.267  ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; 4.466  ; 4.466  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; 4.652  ; 4.652  ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; 4.796  ; 4.796  ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; 4.527  ; 4.527  ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; 4.679  ; 4.679  ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; 4.000  ; 4.000  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; 4.268  ; 4.268  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; 4.191  ; 4.191  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; 4.053  ; 4.053  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; 3.804  ; 3.804  ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; 0.493  ; 0.493  ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; 0.518  ; 0.518  ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; 0.731  ; 0.731  ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; 0.661  ; 0.661  ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; 0.358  ; 0.358  ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; 0.431  ; 0.431  ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; 0.498  ; 0.498  ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; 0.312  ; 0.312  ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; 0.430  ; 0.430  ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; 1.018  ; 1.018  ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; -0.374 ; -0.374 ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; -0.127 ; -0.127 ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; 3.902  ; 3.902  ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; 4.151  ; 4.151  ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; 3.536  ; 3.536  ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; 3.835  ; 3.835  ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.149  ; 1.149  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 6.169  ; 6.169  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 6.215  ; 6.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 6.533  ; 6.533  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 6.341  ; 6.341  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 6.566  ; 6.566  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 6.667  ; 6.667  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 6.168  ; 6.168  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 6.275  ; 6.275  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 6.218  ; 6.218  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 6.029  ; 6.029  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 5.975  ; 5.975  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 5.976  ; 5.976  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 6.253  ; 6.253  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 5.969  ; 5.969  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; 0.312  ; 0.312  ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; -3.537 ; -3.537 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; -4.133 ; -4.133 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; -3.991 ; -3.991 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; -3.537 ; -3.537 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; -3.850 ; -3.850 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; -3.983 ; -3.983 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; -3.832 ; -3.832 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; -3.966 ; -3.966 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; -4.037 ; -4.037 ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; -4.236 ; -4.236 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; -4.236 ; -4.236 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; -5.024 ; -5.024 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; -4.422 ; -4.422 ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; -4.297 ; -4.297 ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; -4.566 ; -4.566 ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; -4.297 ; -4.297 ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; -4.449 ; -4.449 ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; -4.594 ; -4.594 ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; -3.574 ; -3.574 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; -4.038 ; -4.038 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; -4.124 ; -4.124 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; -3.797 ; -3.797 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; -3.961 ; -3.961 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; -3.574 ; -3.574 ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 0.604  ; 0.604  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; -0.267 ; -0.267 ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; -0.263 ; -0.263 ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; -0.288 ; -0.288 ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; -0.501 ; -0.501 ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; -0.431 ; -0.431 ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; -0.128 ; -0.128 ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; -0.201 ; -0.201 ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; -0.268 ; -0.268 ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; -0.082 ; -0.082 ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; -0.200 ; -0.200 ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; -0.788 ; -0.788 ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; 0.604  ; 0.604  ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; 0.357  ; 0.357  ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; -3.672 ; -3.672 ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; -3.921 ; -3.921 ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; -3.954 ; -3.954 ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; -3.306 ; -3.306 ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; -3.605 ; -3.605 ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; -5.739 ; -5.739 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -5.939 ; -5.939 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -6.467 ; -6.467 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -5.985 ; -5.985 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -6.303 ; -6.303 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -6.111 ; -6.111 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -6.336 ; -6.336 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -6.437 ; -6.437 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -5.873 ; -5.873 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -5.938 ; -5.938 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -6.045 ; -6.045 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -5.988 ; -5.988 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -5.799 ; -5.799 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -5.745 ; -5.745 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -5.746 ; -5.746 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -6.023 ; -6.023 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -5.739 ; -5.739 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; -5.560 ; -5.560 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 7.441  ; 7.441  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 7.330  ; 7.330  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 7.413  ; 7.413  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 7.405  ; 7.405  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 7.385  ; 7.385  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 7.319  ; 7.319  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 7.177  ; 7.177  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 7.169  ; 7.169  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 7.149  ; 7.149  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 7.441  ; 7.441  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 7.124  ; 7.124  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 7.396  ; 7.396  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 7.139  ; 7.139  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 7.110  ; 7.110  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 6.875  ; 6.875  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 6.901  ; 6.901  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 7.382  ; 7.382  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 8.272  ; 8.272  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 7.939  ; 7.939  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 8.272  ; 8.272  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 8.144  ; 8.144  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 8.115  ; 8.115  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 7.372  ; 7.372  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 8.082  ; 8.082  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 8.743  ; 8.743  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 7.575  ; 7.575  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 7.670  ; 7.670  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 7.572  ; 7.572  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 7.574  ; 7.574  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 10.344 ; 10.344 ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 7.723  ; 7.723  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 8.215  ; 8.215  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 8.776  ; 8.776  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 9.548  ; 9.548  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 9.156  ; 9.156  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 9.543  ; 9.543  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 9.572  ; 9.572  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 10.380 ; 10.380 ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 8.444  ; 8.444  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 9.613  ; 9.613  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 9.344  ; 9.344  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 9.783  ; 9.783  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 9.799  ; 9.799  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 13.931 ; 13.931 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 13.331 ; 13.331 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 13.931 ; 13.931 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 12.421 ; 12.421 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 12.719 ; 12.719 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 13.629 ; 13.629 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 12.671 ; 12.671 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 11.681 ; 11.681 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 12.385 ; 12.385 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 12.260 ; 12.260 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 13.322 ; 13.322 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 11.564 ; 11.564 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 11.981 ; 11.981 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 12.802 ; 12.802 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 12.571 ; 12.571 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 12.838 ; 12.838 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 12.983 ; 12.983 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 13.224 ; 13.224 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 12.081 ; 12.081 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 11.246 ; 11.246 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 11.990 ; 11.990 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 11.999 ; 11.999 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 11.060 ; 11.060 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 11.739 ; 11.739 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 10.986 ; 10.986 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 11.095 ; 11.095 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 11.779 ; 11.779 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 11.780 ; 11.780 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 11.666 ; 11.666 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 11.528 ; 11.528 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 11.667 ; 11.667 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 11.721 ; 11.721 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 10.598 ; 10.598 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 11.438 ; 11.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 11.327 ; 11.327 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 11.959 ; 11.959 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 11.360 ; 11.360 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 12.892 ; 12.892 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -0.798 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.798 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 5.396  ; 5.396  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 4.326  ; 4.326  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 3.896  ; 3.896  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 3.814  ; 3.814  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 4.071  ; 4.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 4.326  ; 4.326  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 4.259  ; 4.259  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 4.248  ; 4.248  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 4.301  ; 4.301  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 2.644  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 4.283  ; 4.283  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 4.269  ; 4.269  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 4.274  ; 4.274  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 3.837  ; 3.837  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 3.816  ; 3.816  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 4.019  ; 4.019  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 4.387  ; 4.387  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 4.387  ; 4.387  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 4.295  ; 4.295  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 4.130  ; 4.130  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 4.103  ; 4.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 4.280  ; 4.280  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 4.328  ; 4.328  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 4.108  ; 4.108  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 4.036  ; 4.036  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 2.644  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 6.875  ; 6.875  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 7.330  ; 7.330  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 7.413  ; 7.413  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 7.405  ; 7.405  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 7.385  ; 7.385  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 7.319  ; 7.319  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 7.177  ; 7.177  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 7.169  ; 7.169  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 7.149  ; 7.149  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 7.441  ; 7.441  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 7.124  ; 7.124  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 7.396  ; 7.396  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 7.139  ; 7.139  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 7.110  ; 7.110  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 6.875  ; 6.875  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 6.901  ; 6.901  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 7.382  ; 7.382  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 7.939  ; 7.939  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 8.272  ; 8.272  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 8.144  ; 8.144  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 8.115  ; 8.115  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 7.372  ; 7.372  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 8.082  ; 8.082  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 8.082  ; 8.082  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 8.743  ; 8.743  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 7.575  ; 7.575  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 7.670  ; 7.670  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 7.572  ; 7.572  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 7.574  ; 7.574  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 8.286  ; 8.286  ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 7.723  ; 7.723  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 8.215  ; 8.215  ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 8.215  ; 8.215  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 8.776  ; 8.776  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 9.548  ; 9.548  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 9.156  ; 9.156  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 9.543  ; 9.543  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 9.572  ; 9.572  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 10.380 ; 10.380 ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 8.444  ; 8.444  ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 8.444  ; 8.444  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 9.613  ; 9.613  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 9.344  ; 9.344  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 9.783  ; 9.783  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 9.799  ; 9.799  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 5.995  ; 5.995  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 7.901  ; 7.901  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 8.102  ; 8.102  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 6.838  ; 6.838  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 6.941  ; 6.941  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 7.703  ; 7.703  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 7.100  ; 7.100  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 6.297  ; 6.297  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 6.767  ; 6.767  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 7.918  ; 7.918  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 6.537  ; 6.537  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 5.995  ; 5.995  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 6.817  ; 6.817  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 6.952  ; 6.952  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 7.089  ; 7.089  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 6.332  ; 6.332  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 6.613  ; 6.613  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 5.984  ; 5.984  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 6.466  ; 6.466  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 6.645  ; 6.645  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 6.623  ; 6.623  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 6.623  ; 6.623  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 6.463  ; 6.463  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 6.090  ; 6.090  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 6.351  ; 6.351  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 6.315  ; 6.315  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 6.373  ; 6.373  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 5.984  ; 5.984  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 6.330  ; 6.330  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 6.470  ; 6.470  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 6.312  ; 6.312  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 6.227  ; 6.227  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 6.062  ; 6.062  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 6.850  ; 6.850  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 6.746  ; 6.746  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -0.798 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.798 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 5.396  ; 5.396  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 3.896  ; 3.896  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 3.814  ; 3.814  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 4.071  ; 4.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 4.326  ; 4.326  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 4.259  ; 4.259  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 4.248  ; 4.248  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 4.301  ; 4.301  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 2.644  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 4.283  ; 4.283  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 4.269  ; 4.269  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 4.274  ; 4.274  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 3.837  ; 3.837  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 3.816  ; 3.816  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 4.019  ; 4.019  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 4.103  ; 4.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 4.387  ; 4.387  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 4.295  ; 4.295  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 4.130  ; 4.130  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 4.103  ; 4.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 4.280  ; 4.280  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 4.328  ; 4.328  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 4.108  ; 4.108  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 4.036  ; 4.036  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 2.644  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                              ;
+--------------+------------+--------+------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                         ;
+--------------+------------+--------+------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 6.341  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 6.341  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 6.341  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 6.361  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 6.361  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 6.595  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 6.595  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 6.555  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 6.565  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 6.591  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 6.591  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 6.601  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 6.601  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 6.807  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 6.797  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 6.807  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 6.817  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 7.050  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 7.030  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 7.030  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 7.030  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 7.028  ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 7.028  ;      ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 6.367  ;      ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 6.817  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 6.817  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 6.817  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 6.852  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 6.852  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 6.852  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 6.852  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 7.063  ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 7.063  ;      ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 6.379  ;      ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 6.580  ;      ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.685  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.685  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.685  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.711  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.711  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.691  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.701  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.711  ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.720  ;      ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 13.232 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 13.319 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 13.329 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 13.306 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 13.286 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 13.256 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 13.468 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 13.468 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 13.232 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 13.282 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 13.282 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 13.275 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 13.275 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 13.265 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 13.265 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 13.247 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 13.247 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+--------+------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 6.341 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 6.341 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 6.341 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 6.361 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 6.361 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 6.595 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 6.595 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 6.555 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 6.565 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 6.591 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 6.591 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 6.601 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 6.601 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 6.807 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 6.797 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 6.807 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 6.817 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 7.050 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 7.030 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 7.030 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 7.030 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 7.028 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 7.028 ;      ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 6.367 ;      ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 6.817 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 6.817 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 6.817 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 6.852 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 6.852 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 6.852 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 6.852 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 7.063 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 7.063 ;      ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 6.379 ;      ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 6.580 ;      ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.685 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.685 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.685 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.711 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.711 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.691 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.701 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.711 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.720 ;      ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.711 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.798 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.808 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.785 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.765 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.735 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.947 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.947 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.711 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.761 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.761 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.754 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.754 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.744 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.744 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.726 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.726 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-------+------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 6.361     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 6.361     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 6.595     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 6.595     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 6.555     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 6.565     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 6.591     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 6.591     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 6.601     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 6.601     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 6.807     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 6.797     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 6.807     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 7.050     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 7.028     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 7.028     ;           ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 6.367     ;           ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 7.063     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 7.063     ;           ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 6.379     ;           ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 6.580     ;           ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.691     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.701     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.720     ;           ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 13.232    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 13.319    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 13.329    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 13.306    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 13.286    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 13.256    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 13.468    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 13.468    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 13.232    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 13.282    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 13.282    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 13.275    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 13.275    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 13.265    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 13.265    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 13.247    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 13.247    ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 6.341     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 6.361     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 6.361     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 6.595     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 6.595     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 6.555     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 6.565     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 6.591     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 6.591     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 6.601     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 6.601     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 6.807     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 6.797     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 6.807     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 7.050     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 7.030     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 7.028     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 7.028     ;           ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 6.367     ;           ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 6.817     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 6.852     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 7.063     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 7.063     ;           ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 6.379     ;           ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 6.580     ;           ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.685     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.691     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.701     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.711     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.720     ;           ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.711     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.798     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.808     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.785     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.765     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.735     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.947     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.947     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.711     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.761     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.761     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.754     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.754     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.744     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.744     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.726     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.726     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 0.398  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 3.691  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 16.525 ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 26.057 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; -1.855 ; -4.743        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 0.215  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 0.215  ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Recovery Summary                                       ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; vga_pll_inst|altpll_component|pll|clk[0] ; -1.966 ; -163.594      ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 3.054  ; 0.000         ;
; CLOCK_50                                 ; 16.888 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 17.657 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Removal Summary                                       ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; vga_pll_inst|altpll_component|pll|clk[0] ; 0.586 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 1.523 ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 2.223 ; 0.000         ;
; CLOCK_50                                 ; 2.819 ; 0.000         ;
+------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 2.873  ; 0.000         ;
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 7.873  ; 0.000         ;
; vga_pll_inst|altpll_component|pll|clk[0] ; 13.024 ; 0.000         ;
; CLOCK_27                                 ; 18.518 ; 0.000         ;
; altera_reserved_tck                      ; 97.778 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                              ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.398  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                 ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 1.673      ; 1.308      ;
; 0.398  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                    ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 1.673      ; 1.308      ;
; 0.398  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                 ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 1.673      ; 1.308      ;
; 0.398  ; CLOCK_27                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                    ; CLOCK_27                                 ; CLOCK_50    ; 0.001        ; 1.673      ; 1.308      ;
; 1.735  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 3.339      ; 1.637      ;
; 1.735  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 3.339      ; 1.637      ;
; 1.736  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 3.339      ; 1.636      ;
; 1.736  ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.001        ; 3.339      ; 1.636      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.443 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.559      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.450 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.577      ;
; 15.528 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[2]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.479      ;
; 15.528 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[3]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.479      ;
; 15.528 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[4]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.479      ;
; 15.528 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[5]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.479      ;
; 15.529 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[11] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.475      ;
; 15.529 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[15] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.475      ;
; 15.529 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[20] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.475      ;
; 15.529 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[21] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.475      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[6]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[7]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[8]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[12] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[13] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[17] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.534 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[19] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.026     ; 4.472      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.537 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.465      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[21]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[19]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[20]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[22]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[17]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[16]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[18]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[2]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[23]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[14] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.542 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[18] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.030     ; 4.460      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.544 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.005     ; 4.483      ;
; 15.566 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[9]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.019     ; 4.447      ;
; 15.566 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[10] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.019     ; 4.447      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[13]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[5]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[14]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[6]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[9]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[1]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[8]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[0]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.617 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.031     ; 4.384      ;
; 15.622 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[2]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.385      ;
; 15.622 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[3]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.385      ;
; 15.622 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[4]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.385      ;
; 15.622 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[5]  ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.025     ; 4.385      ;
; 15.623 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[11] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.381      ;
; 15.623 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[15] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.381      ;
; 15.623 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[20] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.381      ;
; 15.623 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|address_reg[21] ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.028     ; 4.381      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]     ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]   ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
; 15.624 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]    ; CLOCK_50                                 ; CLOCK_50    ; 20.000       ; -0.006     ; 4.402      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 3.691 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.344      ;
; 3.710 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.325      ;
; 3.722 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[25] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.316      ;
; 3.763 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.275      ;
; 3.772 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.263      ;
; 3.776 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.265      ;
; 3.803 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[27] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.232      ;
; 3.815 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.223      ;
; 3.821 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.214      ;
; 3.823 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.215      ;
; 3.823 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[26] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.219      ;
; 3.835 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.206      ;
; 3.837 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.204      ;
; 3.844 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.197      ;
; 3.850 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.188      ;
; 3.850 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.192      ;
; 3.856 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.186      ;
; 3.863 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.172      ;
; 3.869 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[28] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.172      ;
; 3.877 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[11] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 1.151      ;
; 3.890 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[7]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 1.138      ;
; 3.891 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.150      ;
; 3.898 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[31] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.137      ;
; 3.901 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.134      ;
; 3.902 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.139      ;
; 3.902 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.140      ;
; 3.909 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.132      ;
; 3.912 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.129      ;
; 3.925 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.113      ;
; 3.930 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.108      ;
; 3.935 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.103      ;
; 3.946 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[30] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.096      ;
; 3.950 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[30] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.012      ; 1.094      ;
; 3.954 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 1.080      ;
; 3.964 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[26] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 1.073      ;
; 3.983 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[11] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 1.045      ;
; 3.988 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[18] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[26] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 1.050      ;
; 3.990 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[21] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 1.044      ;
; 3.991 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[30] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.013      ; 1.054      ;
; 4.000 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[2]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.035      ;
; 4.009 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[3]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 1.019      ;
; 4.015 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[5]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 1.016      ;
; 4.019 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.010      ; 1.023      ;
; 4.019 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[28] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[28] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 1.018      ;
; 4.020 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[16] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 1.017      ;
; 4.025 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[5]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 1.006      ;
; 4.032 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[15] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.999      ;
; 4.034 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[25] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 1.000      ;
; 4.034 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[10] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 1.001      ;
; 4.035 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[29] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 1.006      ;
; 4.037 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.997      ;
; 4.042 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[14] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.993      ;
; 4.044 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[29] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 0.997      ;
; 4.044 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[3]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 0.984      ;
; 4.045 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[26] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[26] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.993      ;
; 4.053 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[28] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 0.984      ;
; 4.059 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[28] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 0.978      ;
; 4.061 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[31] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.977      ;
; 4.062 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[23] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.969      ;
; 4.062 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[2]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 0.979      ;
; 4.069 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[23] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[31] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.962      ;
; 4.070 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[20] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 0.967      ;
; 4.073 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[9]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.958      ;
; 4.076 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[18] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[30] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.962      ;
; 4.079 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_rot[7]         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.001      ; 0.954      ;
; 4.080 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[13] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[25] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.951      ;
; 4.080 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[25] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.954      ;
; 4.080 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[20] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[28] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.005      ; 0.957      ;
; 4.080 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[21] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.954      ;
; 4.082 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_rot[23]        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.001      ; 0.951      ;
; 4.082 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[15] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[27] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.949      ;
; 4.082 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[3]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.004     ; 0.946      ;
; 4.083 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[9]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.001     ; 0.948      ;
; 4.083 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[26] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.955      ;
; 4.085 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[0]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.949      ;
; 4.086 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[25] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.948      ;
; 4.087 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[0]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.947      ;
; 4.089 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[6]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.945      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[25] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.090 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[31] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.006      ; 0.948      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[27] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[31] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_rn[3]     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.944      ;
; 4.091 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[12] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.943      ;
; 4.093 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[14] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.942      ;
; 4.096 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[29] ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.009      ; 0.945      ;
; 4.096 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[2]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.003      ; 0.939      ;
; 4.097 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|M_rot_step1[8]  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; 0.002      ; 0.937      ;
+-------+---------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 16.525 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.067      ; 3.541      ;
; 16.529 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.067      ; 3.537      ;
; 16.538 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.066      ; 3.527      ;
; 16.603 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 3.430      ;
; 16.652 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.411      ;
; 16.661 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.402      ;
; 16.663 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.400      ;
; 16.667 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.066      ; 3.398      ;
; 16.667 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.396      ;
; 16.672 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.066      ; 3.393      ;
; 16.672 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.391      ;
; 16.678 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.395      ;
; 16.682 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.391      ;
; 16.685 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.066      ; 3.380      ;
; 16.691 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.381      ;
; 16.693 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.380      ;
; 16.697 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.376      ;
; 16.706 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.366      ;
; 16.756 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 3.284      ;
; 16.771 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 3.269      ;
; 16.796 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.066      ; 3.269      ;
; 16.800 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.067      ; 3.266      ;
; 16.805 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.265      ;
; 16.806 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.067      ; 3.260      ;
; 16.810 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.067      ; 3.256      ;
; 16.811 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.262      ;
; 16.814 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.256      ;
; 16.815 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.258      ;
; 16.816 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.254      ;
; 16.818 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.255      ;
; 16.820 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.252      ;
; 16.820 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.250      ;
; 16.820 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.250      ;
; 16.822 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.251      ;
; 16.824 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.248      ;
; 16.825 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.064      ; 3.238      ;
; 16.825 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.247      ;
; 16.825 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.245      ;
; 16.829 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.241      ;
; 16.831 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.241      ;
; 16.831 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.239      ;
; 16.835 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.237      ;
; 16.835 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.235      ;
; 16.837 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[0]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 3.186      ;
; 16.837 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[1]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 3.186      ;
; 16.837 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[2]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 3.186      ;
; 16.837 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[3]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 3.186      ;
; 16.837 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[4]                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.009     ; 3.186      ;
; 16.838 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.234      ;
; 16.840 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.232      ;
; 16.840 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.230      ;
; 16.848 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.225      ;
; 16.852 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a3~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.074      ; 3.221      ;
; 16.853 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.219      ;
; 16.861 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a1~portb_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.073      ; 3.211      ;
; 16.862 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|usedw_is_1_dff                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 3.171      ;
; 16.862 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|usedw_is_2_dff                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 3.171      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 3.151      ;
; 16.896 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 3.144      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[71]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[68]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[67]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[63]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[60]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[59]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[58]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[57]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[55]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[31]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[28]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[27]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[26]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[25]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[23]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[20]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[19]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[15]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[12]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[11]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[10]                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[9]                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[7]                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[4]                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.922 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[3]                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.047      ; 3.124      ;
; 16.926 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|empty_dff                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 3.114      ;
; 16.938 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.132      ;
; 16.945 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.125      ;
; 16.947 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.123      ;
; 16.949 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~portb_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.071      ; 3.121      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                         ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 26.057 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 4.269      ;
; 26.229 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 4.088      ;
; 26.244 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 4.074      ;
; 26.256 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 4.069      ;
; 26.260 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 4.058      ;
; 26.283 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.008     ; 4.044      ;
; 26.298 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 4.028      ;
; 26.328 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.990      ;
; 26.342 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.983      ;
; 26.369 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.008     ; 3.958      ;
; 26.427 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.898      ;
; 26.432 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.885      ;
; 26.453 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.864      ;
; 26.455 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.863      ;
; 26.464 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.861      ;
; 26.470 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.849      ;
; 26.470 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.847      ;
; 26.481 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.836      ;
; 26.482 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.844      ;
; 26.485 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.833      ;
; 26.486 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.833      ;
; 26.497 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.828      ;
; 26.501 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.817      ;
; 26.528 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.790      ;
; 26.539 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.786      ;
; 26.541 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.777      ;
; 26.543 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.775      ;
; 26.553 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.772      ;
; 26.554 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.765      ;
; 26.556 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.763      ;
; 26.564 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.762      ;
; 26.568 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.758      ;
; 26.568 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.758      ;
; 26.569 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.749      ;
; 26.572 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.747      ;
; 26.581 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.745      ;
; 26.583 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.742      ;
; 26.602 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.716      ;
; 26.635 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.691      ;
; 26.640 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.679      ;
; 26.653 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.673      ;
; 26.654 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.672      ;
; 26.658 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.660      ;
; 26.658 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.660      ;
; 26.668 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.657      ;
; 26.673 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.644      ;
; 26.674 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.651      ;
; 26.679 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.639      ;
; 26.690 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.636      ;
; 26.694 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.632      ;
; 26.694 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.623      ;
; 26.705 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.620      ;
; 26.707 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.611      ;
; 26.722 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.595      ;
; 26.736 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.581      ;
; 26.739 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.587      ;
; 26.744 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.574      ;
; 26.751 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.575      ;
; 26.751 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.567      ;
; 26.753 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.018     ; 3.564      ;
; 26.754 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.565      ;
; 26.763 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.562      ;
; 26.765 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.561      ;
; 26.765 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.553      ;
; 26.767 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.551      ;
; 26.768 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.550      ;
; 26.769 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.549      ;
; 26.769 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.550      ;
; 26.776 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.550      ;
; 26.779 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.547      ;
; 26.780 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.545      ;
; 26.780 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.545      ;
; 26.784 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.534      ;
; 26.784 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.534      ;
; 26.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[0]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.534      ;
; 26.793 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.525      ;
; 26.794 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.531      ;
; 26.828 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.491      ;
; 26.835 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.483      ;
; 26.840 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.479      ;
; 26.843 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.475      ;
; 26.849 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.476      ;
; 26.851 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.475      ;
; 26.852 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.466      ;
; 26.855 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.464      ;
; 26.861 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.008     ; 3.466      ;
; 26.861 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.034     ; 3.440      ;
; 26.865 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.461      ;
; 26.866 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.459      ;
; 26.876 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.450      ;
; 26.884 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.435      ;
; 26.899 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.419      ;
; 26.900 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.009     ; 3.426      ;
; 26.914 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.017     ; 3.404      ;
; 26.914 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.016     ; 3.405      ;
; 26.915 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; -0.010     ; 3.410      ;
; 26.917 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; 0.009      ; 3.427      ;
; 26.917 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; 0.009      ; 3.427      ;
; 26.917 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; 0.009      ; 3.427      ;
; 26.917 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1] ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 30.303       ; 0.009      ; 3.427      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -1.855 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.339      ; 1.636      ;
; -1.855 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.339      ; 1.636      ;
; -1.854 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.339      ; 1.637      ;
; -1.854 ; vga_pll_inst|altpll_component|pll|clk[0]                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.339      ; 1.637      ;
; -0.517 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                      ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 1.673      ; 1.308      ;
; -0.517 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                         ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 1.673      ; 1.308      ;
; -0.517 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                      ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 1.673      ; 1.308      ;
; -0.517 ; CLOCK_27                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                         ; CLOCK_27                                 ; CLOCK_50    ; 0.000        ; 1.673      ; 1.308      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|has_pending_responses                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_002|has_pending_responses                                                                                                    ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|timeout_occurred                                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|timeout_occurred                                                                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|slowcount[0]                        ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|slowcount[0]                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|state[4]                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|state[4]                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|tx_holding_primed                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|tx_holding_primed                   ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|transmitting                        ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|transmitting                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                     ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[0]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_004|prev_request[1]                                                                                                             ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[0]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                               ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][9]                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][9]                                                                   ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                  ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                      ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                      ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|TOE                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|TOE                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe                           ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|RRDY                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|RRDY                                ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|ROE                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|ROE                                 ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|SCLK_reg                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|SCLK_reg                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|MISO_reg                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|MISO_reg                            ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                       ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                              ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                        ; CLOCK_50                                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                        ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[0]                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[0]                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|complete                                                                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|complete                                                                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0]                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0]                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.WAITING_END_FRAME                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state.WAITING_END_FRAME                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                                                                                                 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sram_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sram_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[96]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[96]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][94]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][94]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][70]                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][70]                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][115]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][115]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\single_clock_small_gen:logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\single_clock_small_gen:logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]                                                                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                             ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                          ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|rd_ptr_lsb                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|rd_ptr_lsb                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[5]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[5]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[2]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[2]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[0]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[0]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|irq_n                                                                                                                            ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|irq_n                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[4]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[10]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[15]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                                       ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                   ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.258 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[0] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[1]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[3] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[4]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_c5b:rd_ptr_msb|safe_q[2] ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|low_addressa[3]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.267 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.419      ;
; 0.273 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                  ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.425      ;
; 0.291 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[5]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg5 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.491      ;
; 0.291 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[0]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg0 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.491      ;
; 0.294 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[3]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg3 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.494      ;
; 0.295 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[4]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg4 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.495      ;
; 0.295 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[1]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg1 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.495      ;
; 0.297 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[2]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a0~porta_address_reg2 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.062      ; 0.497      ;
; 0.309 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                                                          ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.462      ;
; 0.314 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[12]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[12]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.465      ;
; 0.314 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.466      ;
; 0.322 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[14]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[14]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[15]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[15]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[11]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.476      ;
; 0.324 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[3]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[2]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[14]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[14]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.479      ;
; 0.328 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                              ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[12]                                                                                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[12]                                                                           ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[11]                                                                                                                   ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[11]                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.482      ;
; 0.332 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[9]                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1              ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.340 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|wrreq_delaya[1]               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|wrreq_delaya[0]                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[9]                                                                                                                    ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[9]                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 0.492      ;
; 0.344 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|s_readdata[1]                                                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.014     ; 0.482      ;
; 0.348 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.501      ;
; 0.349 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                                     ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.502      ;
; 0.355 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                               ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[1]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[1]                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[4]     ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|cntr_d5b:wr_ptr|safe_q[4]                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[0]                                                                            ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                    ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                                                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[0]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[1]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[1]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync0[0]                                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[9]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[9]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[6]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[5]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[5]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.285 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg2 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.493      ;
; 0.286 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg1 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.494      ;
; 0.288 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg0 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.496      ;
; 0.298 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.300 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                              ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.303 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.455      ;
; 0.307 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.459      ;
; 0.308 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.460      ;
; 0.312 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.464      ;
; 0.325 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[2]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[3]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                          ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.333 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[7]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[10] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[10]                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7]                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[2]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.482      ;
; 0.336 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.490      ;
; 0.336 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.489      ;
; 0.339 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.493      ;
; 0.341 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.357 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.361 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                    ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.373 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8]                                                   ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.390 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.545      ;
; 0.396 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                               ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[1]                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.548      ;
; 0.397 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.549      ;
; 0.400 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                                               ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.610      ;
; 0.404 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.555      ;
; 0.405 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.406 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.558      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.021     ; 1.945      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.021     ; 1.945      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.021     ; 1.945      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.021     ; 1.945      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.047     ; 1.919      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.047     ; 1.919      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.047     ; 1.919      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.047     ; 1.919      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.039     ; 1.927      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.039     ; 1.927      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.039     ; 1.927      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.039     ; 1.927      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.032     ; 1.934      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.032     ; 1.934      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.032     ; 1.934      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.032     ; 1.934      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.025     ; 1.941      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.025     ; 1.941      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.025     ; 1.941      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.025     ; 1.941      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.017     ; 1.949      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.017     ; 1.949      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.017     ; 1.949      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.017     ; 1.949      ;
; -1.966 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.038     ; 1.928      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.076     ; 1.640      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[7]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[7]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[7]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[10]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[10]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[8]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[8]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[9]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[9]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[6]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.093     ; 1.623      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[6]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[6]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[1]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[2]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[3]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[3]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[3]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[1]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[1]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[2]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[2]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[4]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.078     ; 1.638      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[4]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[4]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[5]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[0]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[0]   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.084     ; 1.632      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[8]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[8]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe16a[9]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe16a[9]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.086     ; 1.630      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[4]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.069     ; 1.647      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0]                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.068     ; 1.648      ;
; -1.683 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.001        ; -0.075     ; 1.641      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                      ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
; 14.219 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 15.152       ; -0.016     ; 0.949      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.030     ; 1.948      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.034     ; 1.944      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.037     ; 1.941      ;
; 3.054 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 5.000        ; -0.031     ; 1.947      ;
; 7.784 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.032      ; 2.247      ;
; 7.784 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.032      ; 2.247      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.154      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.824 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.162      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.003      ; 2.147      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.155      ;
; 7.831 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 10.000       ; 0.011      ; 2.155      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.888 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 3.118      ;
; 16.888 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 3.118      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|wait_latency_counter[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|wait_latency_counter[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_0:cse_3|data_out                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:cse_3_s1_translator|av_readdata_pre[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.109      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_2_s1_translator|read_latency_shift_reg[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.889 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.092      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.891 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.100      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.097      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.097      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.097      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.097      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.097      ;
; 16.892 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.105      ;
; 16.895 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 3.127      ;
; 16.895 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 3.127      ;
; 16.895 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_1:pio_1|readdata[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 3.127      ;
; 16.905 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.108      ;
; 16.905 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.108      ;
; 16.905 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.108      ;
; 16.905 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.108      ;
; 16.905 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_timer:timer|counter_snapshot[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.108      ;
; 16.915 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.099      ;
; 16.915 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.099      ;
; 16.915 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.099      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[16]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.933      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.933      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.933      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_pio_0:pio_2|data_out                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.933      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.933      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.947      ;
; 17.039 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.953      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.966      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.966      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.966      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_led:led|data_out[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[13]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sw:sw|readdata[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sw:sw|readdata[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
; 17.040 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.984      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.001     ; 2.374      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.001     ; 2.374      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|waitrequest_reset_override                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.001     ; 2.374      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.008     ; 2.367      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 2.379      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 2.379      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 2.379      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.003      ; 2.378      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.004      ; 2.379      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.008      ; 2.383      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|pre_ready                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; -0.011     ; 2.364      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[2]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[3]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[4]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[5]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[6]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[7]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[8]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[10]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[11]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[13]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.002      ; 2.377      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[13]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[8]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[1]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.001      ; 2.376      ;
; 17.657 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 20.000       ; 0.000      ; 2.375      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.660 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.811      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                   ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.792 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.942      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[9]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[5]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[7]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[10]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[11]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[8]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.913 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.070      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.920 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.062      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[9]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[10]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[5]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[8]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[6]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[7]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[4]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.922 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[11]                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.086      ;
; 0.924 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.073      ;
; 0.924 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.073      ;
; 0.924 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.073      ;
; 0.924 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.073      ;
; 0.924 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.073      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.077      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.077      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.077      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.077      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.077      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.933 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.082      ;
; 0.933 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.082      ;
; 1.019 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[2]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.184      ;
; 1.019 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[3]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.184      ;
; 1.019 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[0]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.184      ;
; 1.019 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:v_counter|count[1]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.184      ;
; 1.025 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[6]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.182      ;
; 1.025 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.182      ;
; 1.027 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[1]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 1.027 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[3]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 1.027 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[2]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 1.027 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[4]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 1.027 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_generic_count:h_counter|count[0]                                                                                         ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.183      ;
; 1.037 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.191      ;
; 1.037 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.191      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                       ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.172 ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                           ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                    ; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.319      ;
; 1.564 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.078     ; 1.638      ;
; 1.564 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe17|dffe19a[5] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.078     ; 1.638      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.038     ; 1.637      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.674      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.668      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.674      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.668      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.664      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.664      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.664      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[6]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.026     ; 1.649      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.665      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.671      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[2]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.025     ; 1.650      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[1]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.025     ; 1.650      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[0]                                                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state.ENDING                                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.664      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 1.646      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50]                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.673      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.660      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.660      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.033     ; 1.642      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[53]                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[7]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 1.663      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.661      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.022     ; 1.653      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.021     ; 1.654      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.658      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.016     ; 1.659      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.657      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.657      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.660      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.660      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.661      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.661      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 1.655      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.656      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.657      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.657      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.661      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.660      ;
; 1.523 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; 0.000        ; -0.024     ; 1.651      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.374      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.374      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|waitrequest_reset_override                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[0]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|wait_latency_counter[1]                                                           ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|read_latency_shift_reg[0]                                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.374      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.008     ; 2.367      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.379      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.379      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.379      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.378      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.379      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[0]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step[1]                                                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                              ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.383      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|pre_ready                                                                                                            ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; -0.011     ; 2.364      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[0]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[1]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[2]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[3]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[4]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[5]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[6]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[7]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[8]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[9]                                                                                                   ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[10]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[11]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[12]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|total_touch_cnt[13]                                                                                                  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.377      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[13]                                                               ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[8]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[7]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[6]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[5]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[4]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[3]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[2]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:multi_touch_avalon_slave_translator|av_readdata_pre[1]                                                                ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:multi_touch_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                        ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.376      ;
; 2.223 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.375      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.945      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.945      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:cse_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 2.944      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.945      ;
; 2.819 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.945      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 2.921      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.955      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 2.938      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.034     ; 2.938      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|read_latency_shift_reg[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.956      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.956      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.948      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.949      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 2.944      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|wr_strobe               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|data_wr_strobe          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|tx_holding_primed       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 2.947      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.930      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 2.940      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[29]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 2.937      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 2.935      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 2.937      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.930      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.955      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.930      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.955      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.033     ; 2.939      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 2.937      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][115]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.948      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][115]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.948      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 2.940      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 2.940      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.955      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.962      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[31]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 2.952      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 2.942      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rd_strobe               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.946      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.033     ; 2.939      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 2.952      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 2.937      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|rx_holding_reg[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 2.940      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|endofpacketvalue_reg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|data_to_cpu[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 2.942      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 2.937      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_epcs_flash_controller:epcs_flash_controller|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub|endofpacketvalue_reg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 2.943      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
; 2.820 ; MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.957      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[0]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[0]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[1]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|D_bht_data[1]                                                                                                                             ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_we_reg               ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~porta_we_reg               ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_re_reg               ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a0~portb_re_reg               ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_erc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[0]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[0]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[10] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[10] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[11] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[11] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[12] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[12] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[13] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[13] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[14] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[14] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[15] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[15] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[16] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[16] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[17] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[17] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[18] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[18] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[19] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[19] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[1]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[1]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[20] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[20] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[21] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[21] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[22] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[22] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[23] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[23] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[24] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[24] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[25] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[25] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[26] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[26] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[27] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[27] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[28] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[28] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[29] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[29] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[2]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[2]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[30] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[30] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[31] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[31] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[32] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[32] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[33] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[33] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[34] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[34] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[35] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[36] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[37] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[37] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[38] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[38] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[39] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[3]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[3]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[40] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[41] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[42] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[43] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[44] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[45] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[45] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[46] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[46] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[47] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[48] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[48] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[49] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[49] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[4]  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[4]  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[50] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[50] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[51] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[52] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[53] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[53] ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[54] ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|q_b[54] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24]                           ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]                            ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg0 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg1 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg2 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg3 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg4 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg5 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg6 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg7 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg8 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg9 ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg9  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg0  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg1  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg2  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg3  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg4  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg5  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg6  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg7  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg8  ;
; 13.024 ; 15.151       ; 2.127          ; High Pulse Width ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg9  ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 13.025 ; 15.152       ; 2.127          ; Low Pulse Width  ; vga_pll_inst|altpll_component|pll|clk[0] ; Rise       ; MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                           ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                           ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; vga_pll_inst|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; -0.397 ; -0.397 ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; 2.302  ; 2.302  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; 2.026  ; 2.026  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; 2.293  ; 2.293  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; 2.200  ; 2.200  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; 2.282  ; 2.282  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; 2.331  ; 2.331  ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; 2.434  ; 2.434  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; 2.554  ; 2.554  ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; 2.623  ; 2.623  ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; 2.476  ; 2.476  ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; 2.521  ; 2.521  ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; 2.623  ; 2.623  ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; 2.362  ; 2.362  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; 2.186  ; 2.186  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; 2.182  ; 2.182  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; 2.306  ; 2.306  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; 2.362  ; 2.362  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; 2.160  ; 2.160  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; 2.261  ; 2.261  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; 2.182  ; 2.182  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; 2.065  ; 2.065  ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 2.267  ; 2.267  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; -0.016 ; -0.016 ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; 0.174  ; 0.174  ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; 0.114  ; 0.114  ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; -0.082 ; -0.082 ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; -0.036 ; -0.036 ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; -0.002 ; -0.002 ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; -0.048 ; -0.048 ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; 0.150  ; 0.150  ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; -0.490 ; -0.490 ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; -0.370 ; -0.370 ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; 2.106  ; 2.106  ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; 2.231  ; 2.231  ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; 2.267  ; 2.267  ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; 1.937  ; 1.937  ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; 2.077  ; 2.077  ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 0.830  ; 0.830  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 0.860  ; 0.860  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 0.833  ; 0.833  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 0.827  ; 0.827  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 0.857  ; 0.857  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 0.842  ; 0.842  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 0.842  ; 0.842  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 0.852  ; 0.852  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 0.852  ; 0.852  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 0.818  ; 0.818  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; 3.966  ; 3.966  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 3.643  ; 3.643  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 3.966  ; 3.966  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 3.678  ; 3.678  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 3.826  ; 3.826  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 3.836  ; 3.836  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 3.951  ; 3.951  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 3.634  ; 3.634  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 3.692  ; 3.692  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 3.709  ; 3.709  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 3.670  ; 3.670  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 3.597  ; 3.597  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 3.567  ; 3.567  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 3.567  ; 3.567  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 3.693  ; 3.693  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 3.558  ; 3.558  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; 4.010  ; 4.010  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; 0.517  ; 0.517  ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; -2.215 ; -2.215 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; -2.182 ; -2.182 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; -2.087 ; -2.087 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; -2.173 ; -2.173 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; -2.162 ; -2.162 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; -2.211 ; -2.211 ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; -2.707 ; -2.707 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; -2.434 ; -2.434 ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; -2.356 ; -2.356 ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; -2.482 ; -2.482 ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; -2.356 ; -2.356 ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; -2.401 ; -2.401 ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; -2.503 ; -2.503 ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; -2.066 ; -2.066 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; -2.062 ; -2.062 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; -2.186 ; -2.186 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; -2.242 ; -2.242 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; -2.141 ; -2.141 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; -2.062 ; -2.062 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 0.610  ; 0.610  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; 0.136  ; 0.136  ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; 0.132  ; 0.132  ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; 0.124  ; 0.124  ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; -0.054 ; -0.054 ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; 0.006  ; 0.006  ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; 0.202  ; 0.202  ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; 0.156  ; 0.156  ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; 0.168  ; 0.168  ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; 0.158  ; 0.158  ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; -0.030 ; -0.030 ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; 0.610  ; 0.610  ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; 0.490  ; 0.490  ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; -1.986 ; -1.986 ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; -2.111 ; -2.111 ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; -2.147 ; -2.147 ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; -1.957 ; -1.957 ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; -3.438 ; -3.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -3.523 ; -3.523 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -3.846 ; -3.846 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -3.706 ; -3.706 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -3.613 ; -3.613 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -3.716 ; -3.716 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -3.831 ; -3.831 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -3.514 ; -3.514 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -3.572 ; -3.572 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -3.589 ; -3.589 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -3.550 ; -3.550 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -3.477 ; -3.477 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -3.573 ; -3.573 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -3.438 ; -3.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; -3.335 ; -3.335 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 4.078  ; 4.078  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 4.128  ; 4.128  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 4.115  ; 4.115  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 4.084  ; 4.084  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 4.022  ; 4.022  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 4.013  ; 4.013  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 3.992  ; 3.992  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 3.886  ; 3.886  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 3.871  ; 3.871  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 3.884  ; 3.884  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 4.562  ; 4.562  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 4.319  ; 4.319  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 4.562  ; 4.562  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 4.510  ; 4.510  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 4.471  ; 4.471  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 4.225  ; 4.225  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 4.181  ; 4.181  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 4.439  ; 4.439  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 4.661  ; 4.661  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 4.667  ; 4.667  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 4.262  ; 4.262  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 4.262  ; 4.262  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 4.189  ; 4.189  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 4.205  ; 4.205  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 4.211  ; 4.211  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 4.252  ; 4.252  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 5.417  ; 5.417  ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 4.242  ; 4.242  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 5.708  ; 5.708  ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 4.653  ; 4.653  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 5.708  ; 5.708  ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 5.211  ; 5.211  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 4.748  ; 4.748  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 5.119  ; 5.119  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 5.288  ; 5.288  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 5.328  ; 5.328  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 5.446  ; 5.446  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 4.681  ; 4.681  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.205  ; 1.205  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.225  ; 1.225  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 1.228  ; 1.228  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 1.258  ; 1.258  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 1.251  ; 1.251  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 1.281  ; 1.281  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 1.276  ; 1.276  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 1.286  ; 1.286  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 1.260  ; 1.260  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 1.247  ; 1.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 6.632  ; 6.632  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 3.489  ; 3.489  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 6.310  ; 6.310  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 6.632  ; 6.632  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 5.922  ; 5.922  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 6.047  ; 6.047  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 6.600  ; 6.600  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 5.844  ; 5.844  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 6.430  ; 6.430  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 5.518  ; 5.518  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 5.691  ; 5.691  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 6.073  ; 6.073  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 5.919  ; 5.919  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 6.057  ; 6.057  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 6.154  ; 6.154  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 6.304  ; 6.304  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 5.703  ; 5.703  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 5.705  ; 5.705  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 5.381  ; 5.381  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 5.705  ; 5.705  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 5.688  ; 5.688  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 5.689  ; 5.689  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 5.280  ; 5.280  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 5.243  ; 5.243  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 5.247  ; 5.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 5.588  ; 5.588  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 5.588  ; 5.588  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 5.464  ; 5.464  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 5.544  ; 5.544  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 5.548  ; 5.548  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 5.044  ; 5.044  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 5.420  ; 5.420  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 5.362  ; 5.362  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 5.659  ; 5.659  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 5.417  ; 5.417  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 6.028  ; 6.028  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -1.512 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.512 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 2.131  ; 2.131  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 1.892  ; 1.892  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 1.967  ; 1.967  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 1.885  ; 1.885  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 2.131  ; 2.131  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 2.076  ; 2.076  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 2.071  ; 2.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 2.103  ; 2.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 1.233  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 2.101  ; 2.101  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 2.101  ; 2.101  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 2.093  ; 2.093  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 2.098  ; 2.098  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 1.890  ; 1.890  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 1.906  ; 1.906  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 1.881  ; 1.881  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 1.893  ; 1.893  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 1.985  ; 1.985  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 2.178  ; 2.178  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 2.178  ; 2.178  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 2.113  ; 2.113  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 2.046  ; 2.046  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 2.021  ; 2.021  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 2.096  ; 2.096  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 2.109  ; 2.109  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 2.135  ; 2.135  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 2.027  ; 2.027  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 1.233  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 3.871  ; 3.871  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 4.078  ; 4.078  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 4.128  ; 4.128  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 4.115  ; 4.115  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 4.084  ; 4.084  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 4.022  ; 4.022  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 4.013  ; 4.013  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 3.992  ; 3.992  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 3.886  ; 3.886  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 3.871  ; 3.871  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 3.884  ; 3.884  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 4.319  ; 4.319  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 4.562  ; 4.562  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 4.510  ; 4.510  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 4.471  ; 4.471  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 4.225  ; 4.225  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 4.181  ; 4.181  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 4.439  ; 4.439  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 4.439  ; 4.439  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 4.661  ; 4.661  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 4.667  ; 4.667  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 4.262  ; 4.262  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 4.189  ; 4.189  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 4.205  ; 4.205  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 4.211  ; 4.211  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 4.252  ; 4.252  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 4.242  ; 4.242  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 4.653  ; 4.653  ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 4.653  ; 4.653  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 5.708  ; 5.708  ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 5.211  ; 5.211  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 4.681  ; 4.681  ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 4.748  ; 4.748  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 5.119  ; 5.119  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 5.288  ; 5.288  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 5.328  ; 5.328  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 5.446  ; 5.446  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 4.681  ; 4.681  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 1.205  ; 1.205  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.205  ; 1.205  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.225  ; 1.225  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 1.238  ; 1.238  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 1.263  ; 1.263  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 1.263  ; 1.263  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 1.247  ; 1.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 1.247  ; 1.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 3.376  ; 3.376  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 3.853  ; 3.853  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 4.031  ; 4.031  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 3.456  ; 3.456  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 3.916  ; 3.916  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 3.501  ; 3.501  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 3.198  ; 3.198  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 3.341  ; 3.341  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 3.086  ; 3.086  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 4.005  ; 4.005  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 3.246  ; 3.246  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 3.498  ; 3.498  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 3.272  ; 3.272  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 3.253  ; 3.253  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 3.000  ; 3.000  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 3.292  ; 3.292  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 3.269  ; 3.269  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 3.183  ; 3.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 3.128  ; 3.128  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 3.163  ; 3.163  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 3.043  ; 3.043  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 3.002  ; 3.002  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 3.127  ; 3.127  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 3.213  ; 3.213  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 3.119  ; 3.119  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 3.084  ; 3.084  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 3.000  ; 3.000  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 3.395  ; 3.395  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -1.512 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.512 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 1.885  ; 1.885  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 1.892  ; 1.892  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 1.967  ; 1.967  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 1.885  ; 1.885  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 2.131  ; 2.131  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 2.076  ; 2.076  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 2.071  ; 2.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 2.103  ; 2.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 1.233  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 1.881  ; 1.881  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 2.101  ; 2.101  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 2.093  ; 2.093  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 2.098  ; 2.098  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 1.890  ; 1.890  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 1.906  ; 1.906  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 1.881  ; 1.881  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 1.893  ; 1.893  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 1.985  ; 1.985  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 2.021  ; 2.021  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 2.178  ; 2.178  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 2.113  ; 2.113  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 2.046  ; 2.046  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 2.021  ; 2.021  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 2.096  ; 2.096  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 2.109  ; 2.109  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 2.135  ; 2.135  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 2.027  ; 2.027  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 1.233  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 3.640 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 3.640 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 3.745 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 3.745 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 3.705 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 3.715 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 3.741 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 3.741 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 3.751 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 3.751 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 3.830 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 3.820 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 3.830 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 3.840 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 3.944 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 3.923 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 3.923 ;      ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 3.633 ;      ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 3.965 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 3.965 ;      ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 3.644 ;      ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 3.735 ;      ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.202 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.212 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.231 ;      ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.178 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.252 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.262 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.247 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.227 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.197 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.282 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.282 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.178 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.228 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.228 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.222 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.222 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.212 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.212 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.195 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.195 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-------+------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-------+------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 3.620 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 3.640 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 3.640 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 3.745 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 3.745 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 3.705 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 3.715 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 3.741 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 3.741 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 3.751 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 3.751 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 3.830 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 3.820 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 3.830 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 3.840 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 3.944 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 3.924 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 3.923 ;      ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 3.923 ;      ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 3.633 ;      ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 3.844 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 3.965 ;      ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 3.965 ;      ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 3.644 ;      ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 3.735 ;      ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.199 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.202 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.212 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.222 ;      ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.231 ;      ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.830 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.904 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.914 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.899 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.879 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.849 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.934 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.934 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.830 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.880 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.880 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.874 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.874 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.864 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.864 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.847 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.847 ;      ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-------+------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 3.640     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 3.640     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 3.745     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 3.745     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 3.705     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 3.715     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 3.741     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 3.741     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 3.751     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 3.751     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 3.830     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 3.820     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 3.830     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 3.840     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 3.944     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 3.923     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 3.923     ;           ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 3.633     ;           ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 3.965     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 3.965     ;           ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 3.644     ;           ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 3.735     ;           ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.202     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.212     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.231     ;           ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.178     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.252     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.262     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.247     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.227     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.197     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.282     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.282     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.178     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.228     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.228     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.222     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.222     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.212     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.212     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.195     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.195     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+
; FL_ADDR[*]   ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[0]  ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[1]  ; CLOCK_50   ; 3.620     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[2]  ; CLOCK_50   ; 3.640     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[3]  ; CLOCK_50   ; 3.640     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[4]  ; CLOCK_50   ; 3.745     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[5]  ; CLOCK_50   ; 3.745     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[6]  ; CLOCK_50   ; 3.705     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[7]  ; CLOCK_50   ; 3.715     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[8]  ; CLOCK_50   ; 3.741     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[9]  ; CLOCK_50   ; 3.741     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[10] ; CLOCK_50   ; 3.751     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[11] ; CLOCK_50   ; 3.751     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[12] ; CLOCK_50   ; 3.830     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[13] ; CLOCK_50   ; 3.820     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[14] ; CLOCK_50   ; 3.830     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[15] ; CLOCK_50   ; 3.840     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[16] ; CLOCK_50   ; 3.944     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[17] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[18] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[19] ; CLOCK_50   ; 3.924     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[20] ; CLOCK_50   ; 3.923     ;           ; Rise       ; CLOCK_50                                ;
;  FL_ADDR[21] ; CLOCK_50   ; 3.923     ;           ; Rise       ; CLOCK_50                                ;
; FL_CE_N      ; CLOCK_50   ; 3.633     ;           ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]     ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]    ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]    ; CLOCK_50   ; 3.844     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]    ; CLOCK_50   ; 3.965     ;           ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]    ; CLOCK_50   ; 3.965     ;           ; Rise       ; CLOCK_50                                ;
; FL_OE_N      ; CLOCK_50   ; 3.644     ;           ; Rise       ; CLOCK_50                                ;
; FL_WE_N      ; CLOCK_50   ; 3.735     ;           ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.199     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.202     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.212     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.222     ;           ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.231     ;           ; Rise       ; CLOCK_50                                ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.830     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.904     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.914     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.899     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.879     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.849     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.934     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.934     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.830     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.880     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.880     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.874     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.874     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.864     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.864     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.847     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.847     ;           ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                          ; 0.070  ; -2.671 ; -3.212   ; 0.586   ; 2.873               ;
;  CLOCK_27                                 ; N/A    ; N/A    ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                                 ; 0.083  ; -2.671 ; 14.278   ; 2.819   ; 7.620               ;
;  MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 0.070  ; 0.215  ; 1.590    ; 1.523   ; 2.873               ;
;  MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 12.267 ; 0.215  ; 15.862   ; 2.223   ; 7.873               ;
;  altera_reserved_tck                      ; N/A    ; N/A    ; N/A      ; N/A     ; 97.778              ;
;  vga_pll_inst|altpll_component|pll|clk[0] ; 20.602 ; 0.215  ; -3.212   ; 0.586   ; 13.024              ;
; Design-wide TNS                           ; 0.0    ; -5.965 ; -271.108 ; 0.0     ; 0.0                 ;
;  CLOCK_27                                 ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                 ; 0.000  ; -5.965 ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                      ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  vga_pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000  ; -271.108 ; 0.000   ; 0.000               ;
+-------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; -0.082 ; -0.082 ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; 4.363  ; 4.363  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; 4.363  ; 4.363  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; 3.767  ; 3.767  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; 4.080  ; 4.080  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; 4.213  ; 4.213  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; 4.196  ; 4.196  ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; 4.267  ; 4.267  ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; 4.466  ; 4.466  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; 4.652  ; 4.652  ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; 4.796  ; 4.796  ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; 4.527  ; 4.527  ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; 4.679  ; 4.679  ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; 4.000  ; 4.000  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; 4.268  ; 4.268  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; 4.191  ; 4.191  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; 4.053  ; 4.053  ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; 3.804  ; 3.804  ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; 0.493  ; 0.493  ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; 0.518  ; 0.518  ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; 0.731  ; 0.731  ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; 0.661  ; 0.661  ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; 0.358  ; 0.358  ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; 0.431  ; 0.431  ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; 0.498  ; 0.498  ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; 0.312  ; 0.312  ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; 0.430  ; 0.430  ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; 1.018  ; 1.018  ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; -0.374 ; -0.374 ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; -0.127 ; -0.127 ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; 3.902  ; 3.902  ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; 4.151  ; 4.151  ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; 3.536  ; 3.536  ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; 3.835  ; 3.835  ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 1.162  ; 1.162  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 1.192  ; 1.192  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 1.164  ; 1.164  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.158  ; 1.158  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.188  ; 1.188  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.173  ; 1.173  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.183  ; 1.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.149  ; 1.149  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 6.169  ; 6.169  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 6.215  ; 6.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 6.533  ; 6.533  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 6.341  ; 6.341  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 6.566  ; 6.566  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 6.667  ; 6.667  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 6.168  ; 6.168  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 6.275  ; 6.275  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 6.218  ; 6.218  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 6.029  ; 6.029  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 5.975  ; 5.975  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 5.976  ; 5.976  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 6.253  ; 6.253  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 5.969  ; 5.969  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+
; CLOCK_27        ; CLOCK_50   ; 0.517  ; 0.517  ; Rise       ; CLOCK_50                                ;
; FL_DQ[*]        ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[0]       ; CLOCK_50   ; -2.215 ; -2.215 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[1]       ; CLOCK_50   ; -2.182 ; -2.182 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[2]       ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[3]       ; CLOCK_50   ; -2.087 ; -2.087 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[4]       ; CLOCK_50   ; -2.173 ; -2.173 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[5]       ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[6]       ; CLOCK_50   ; -2.162 ; -2.162 ; Rise       ; CLOCK_50                                ;
;  FL_DQ[7]       ; CLOCK_50   ; -2.211 ; -2.211 ; Rise       ; CLOCK_50                                ;
; GPIO_1[*]       ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[3]      ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[5]      ; CLOCK_50   ; -2.707 ; -2.707 ; Rise       ; CLOCK_50                                ;
;  GPIO_1[7]      ; CLOCK_50   ; -2.434 ; -2.434 ; Rise       ; CLOCK_50                                ;
; KEY[*]          ; CLOCK_50   ; -2.356 ; -2.356 ; Rise       ; CLOCK_50                                ;
;  KEY[0]         ; CLOCK_50   ; -2.482 ; -2.482 ; Rise       ; CLOCK_50                                ;
;  KEY[1]         ; CLOCK_50   ; -2.356 ; -2.356 ; Rise       ; CLOCK_50                                ;
;  KEY[2]         ; CLOCK_50   ; -2.401 ; -2.401 ; Rise       ; CLOCK_50                                ;
;  KEY[3]         ; CLOCK_50   ; -2.503 ; -2.503 ; Rise       ; CLOCK_50                                ;
; LCD_DATA[*]     ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[0]    ; CLOCK_50   ; -2.066 ; -2.066 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[1]    ; CLOCK_50   ; -2.062 ; -2.062 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[2]    ; CLOCK_50   ; -2.186 ; -2.186 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[3]    ; CLOCK_50   ; -2.242 ; -2.242 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[4]    ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[5]    ; CLOCK_50   ; -2.141 ; -2.141 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[6]    ; CLOCK_50   ; -2.062 ; -2.062 ; Rise       ; CLOCK_50                                ;
;  LCD_DATA[7]    ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50                                ;
; SW[*]           ; CLOCK_50   ; 0.610  ; 0.610  ; Rise       ; CLOCK_50                                ;
;  SW[0]          ; CLOCK_50   ; 0.136  ; 0.136  ; Rise       ; CLOCK_50                                ;
;  SW[1]          ; CLOCK_50   ; 0.132  ; 0.132  ; Rise       ; CLOCK_50                                ;
;  SW[2]          ; CLOCK_50   ; 0.124  ; 0.124  ; Rise       ; CLOCK_50                                ;
;  SW[3]          ; CLOCK_50   ; -0.054 ; -0.054 ; Rise       ; CLOCK_50                                ;
;  SW[4]          ; CLOCK_50   ; 0.006  ; 0.006  ; Rise       ; CLOCK_50                                ;
;  SW[5]          ; CLOCK_50   ; 0.202  ; 0.202  ; Rise       ; CLOCK_50                                ;
;  SW[6]          ; CLOCK_50   ; 0.156  ; 0.156  ; Rise       ; CLOCK_50                                ;
;  SW[7]          ; CLOCK_50   ; 0.122  ; 0.122  ; Rise       ; CLOCK_50                                ;
;  SW[8]          ; CLOCK_50   ; 0.168  ; 0.168  ; Rise       ; CLOCK_50                                ;
;  SW[9]          ; CLOCK_50   ; 0.158  ; 0.158  ; Rise       ; CLOCK_50                                ;
;  SW[10]         ; CLOCK_50   ; -0.030 ; -0.030 ; Rise       ; CLOCK_50                                ;
;  SW[11]         ; CLOCK_50   ; 0.610  ; 0.610  ; Rise       ; CLOCK_50                                ;
;  SW[12]         ; CLOCK_50   ; 0.490  ; 0.490  ; Rise       ; CLOCK_50                                ;
;  SW[13]         ; CLOCK_50   ; -1.986 ; -1.986 ; Rise       ; CLOCK_50                                ;
;  SW[14]         ; CLOCK_50   ; -2.111 ; -2.111 ; Rise       ; CLOCK_50                                ;
;  SW[15]         ; CLOCK_50   ; -2.147 ; -2.147 ; Rise       ; CLOCK_50                                ;
;  SW[16]         ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                ;
;  SW[17]         ; CLOCK_50   ; -1.957 ; -1.957 ; Rise       ; CLOCK_50                                ;
; DRAM_DQ[*]      ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; SRAM_DQ[*]      ; CLOCK_50   ; -3.438 ; -3.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -3.523 ; -3.523 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -3.846 ; -3.846 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -3.706 ; -3.706 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -3.613 ; -3.613 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -3.716 ; -3.716 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -3.831 ; -3.831 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -3.514 ; -3.514 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -3.572 ; -3.572 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -3.589 ; -3.589 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -3.550 ; -3.550 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -3.477 ; -3.477 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -3.573 ; -3.573 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -3.438 ; -3.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] ;
; MTL_TOUCH_INT_n ; CLOCK_50   ; -3.335 ; -3.335 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 7.441  ; 7.441  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 7.330  ; 7.330  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 7.413  ; 7.413  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 7.405  ; 7.405  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 7.385  ; 7.385  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 7.319  ; 7.319  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 7.177  ; 7.177  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 7.169  ; 7.169  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 7.149  ; 7.149  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 7.441  ; 7.441  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 7.124  ; 7.124  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 7.396  ; 7.396  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 7.139  ; 7.139  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 7.110  ; 7.110  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 6.875  ; 6.875  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 6.901  ; 6.901  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 7.382  ; 7.382  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 8.272  ; 8.272  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 7.939  ; 7.939  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 8.272  ; 8.272  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 8.192  ; 8.192  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 8.144  ; 8.144  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 8.115  ; 8.115  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 7.372  ; 7.372  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 8.082  ; 8.082  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 8.743  ; 8.743  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 7.423  ; 7.423  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 7.575  ; 7.575  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 7.670  ; 7.670  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 7.572  ; 7.572  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 7.574  ; 7.574  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 7.717  ; 7.717  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 10.344 ; 10.344 ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 7.723  ; 7.723  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 8.215  ; 8.215  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 8.776  ; 8.776  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 9.548  ; 9.548  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 9.156  ; 9.156  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 9.543  ; 9.543  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 9.572  ; 9.572  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 10.380 ; 10.380 ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 8.642  ; 8.642  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 8.444  ; 8.444  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 10.114 ; 10.114 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 9.613  ; 9.613  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 9.344  ; 9.344  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 9.783  ; 9.783  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 9.799  ; 9.799  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 13.931 ; 13.931 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 13.331 ; 13.331 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 13.931 ; 13.931 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 12.421 ; 12.421 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 12.719 ; 12.719 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 13.629 ; 13.629 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 12.671 ; 12.671 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 11.681 ; 11.681 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 12.385 ; 12.385 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 12.260 ; 12.260 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 13.322 ; 13.322 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 11.564 ; 11.564 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 11.981 ; 11.981 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 12.802 ; 12.802 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 12.571 ; 12.571 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 12.838 ; 12.838 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 12.983 ; 12.983 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 13.224 ; 13.224 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 12.081 ; 12.081 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 11.246 ; 11.246 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 11.990 ; 11.990 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 11.999 ; 11.999 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 11.060 ; 11.060 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 11.739 ; 11.739 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 10.986 ; 10.986 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 11.095 ; 11.095 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 11.779 ; 11.779 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 11.780 ; 11.780 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 11.666 ; 11.666 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 11.528 ; 11.528 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 11.667 ; 11.667 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 11.721 ; 11.721 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 10.598 ; 10.598 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 11.438 ; 11.438 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 11.327 ; 11.327 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 11.959 ; 11.959 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 11.360 ; 11.360 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 12.892 ; 12.892 ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -0.798 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.798 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 5.396  ; 5.396  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 4.326  ; 4.326  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 3.896  ; 3.896  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 3.814  ; 3.814  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 4.071  ; 4.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 4.326  ; 4.326  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 4.259  ; 4.259  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 4.248  ; 4.248  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 4.301  ; 4.301  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 2.644  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 4.283  ; 4.283  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 4.269  ; 4.269  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 4.274  ; 4.274  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 3.810  ; 3.810  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 3.837  ; 3.837  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 3.803  ; 3.803  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 3.816  ; 3.816  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 4.019  ; 4.019  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 4.387  ; 4.387  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 4.387  ; 4.387  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 4.295  ; 4.295  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 4.130  ; 4.130  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 4.103  ; 4.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 4.280  ; 4.280  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 4.291  ; 4.291  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 4.328  ; 4.328  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 4.108  ; 4.108  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 4.036  ; 4.036  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 2.644  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------------+------------+--------+--------+------------+------------------------------------------+
; FL_ADDR[*]        ; CLOCK_50   ; 3.871  ; 3.871  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[0]       ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[1]       ; CLOCK_50   ; 4.078  ; 4.078  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[2]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[3]       ; CLOCK_50   ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[4]       ; CLOCK_50   ; 4.128  ; 4.128  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[5]       ; CLOCK_50   ; 4.115  ; 4.115  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[6]       ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[7]       ; CLOCK_50   ; 4.084  ; 4.084  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[8]       ; CLOCK_50   ; 4.022  ; 4.022  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[9]       ; CLOCK_50   ; 4.017  ; 4.017  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[10]      ; CLOCK_50   ; 4.013  ; 4.013  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[11]      ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[12]      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[13]      ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[14]      ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[15]      ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[16]      ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[17]      ; CLOCK_50   ; 3.977  ; 3.977  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[18]      ; CLOCK_50   ; 3.992  ; 3.992  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[19]      ; CLOCK_50   ; 3.886  ; 3.886  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[20]      ; CLOCK_50   ; 3.871  ; 3.871  ; Rise       ; CLOCK_50                                 ;
;  FL_ADDR[21]      ; CLOCK_50   ; 3.884  ; 3.884  ; Rise       ; CLOCK_50                                 ;
; FL_CE_N           ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
; FL_DQ[*]          ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[0]         ; CLOCK_50   ; 4.319  ; 4.319  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[1]         ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[2]         ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[3]         ; CLOCK_50   ; 4.562  ; 4.562  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[4]         ; CLOCK_50   ; 4.510  ; 4.510  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[5]         ; CLOCK_50   ; 4.471  ; 4.471  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[6]         ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                 ;
;  FL_DQ[7]         ; CLOCK_50   ; 4.225  ; 4.225  ; Rise       ; CLOCK_50                                 ;
; FL_OE_N           ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CLOCK_50                                 ;
; FL_WE_N           ; CLOCK_50   ; 4.181  ; 4.181  ; Rise       ; CLOCK_50                                 ;
; GPIO_1[*]         ; CLOCK_50   ; 4.439  ; 4.439  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[0]        ; CLOCK_50   ; 4.439  ; 4.439  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[2]        ; CLOCK_50   ; 4.661  ; 4.661  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[4]        ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                 ;
;  GPIO_1[6]        ; CLOCK_50   ; 4.667  ; 4.667  ; Rise       ; CLOCK_50                                 ;
; LCD_DATA[*]       ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[0]      ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[1]      ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[2]      ; CLOCK_50   ; 4.262  ; 4.262  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[3]      ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[4]      ; CLOCK_50   ; 4.189  ; 4.189  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[5]      ; CLOCK_50   ; 4.205  ; 4.205  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[6]      ; CLOCK_50   ; 4.211  ; 4.211  ; Rise       ; CLOCK_50                                 ;
;  LCD_DATA[7]      ; CLOCK_50   ; 4.252  ; 4.252  ; Rise       ; CLOCK_50                                 ;
; LCD_EN            ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                 ;
; LCD_RS            ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                 ;
; LCD_RW            ; CLOCK_50   ; 4.242  ; 4.242  ; Rise       ; CLOCK_50                                 ;
; LEDG[*]           ; CLOCK_50   ; 4.653  ; 4.653  ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]          ; CLOCK_50   ; 4.653  ; 4.653  ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]          ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]          ; CLOCK_50   ; 5.708  ; 5.708  ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]          ; CLOCK_50   ; 5.211  ; 5.211  ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]          ; CLOCK_50   ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                                 ;
;  LEDG[5]          ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                                 ;
;  LEDG[6]          ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CLOCK_50                                 ;
;  LEDG[7]          ; CLOCK_50   ; 5.492  ; 5.492  ; Rise       ; CLOCK_50                                 ;
;  LEDG[8]          ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                 ;
; LEDR[*]           ; CLOCK_50   ; 4.681  ; 4.681  ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]          ; CLOCK_50   ; 4.748  ; 4.748  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]          ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]          ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]          ; CLOCK_50   ; 5.119  ; 5.119  ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]          ; CLOCK_50   ; 5.288  ; 5.288  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]          ; CLOCK_50   ; 5.328  ; 5.328  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]          ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]          ; CLOCK_50   ; 5.446  ; 5.446  ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]          ; CLOCK_50   ; 4.681  ; 4.681  ; Rise       ; CLOCK_50                                 ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 1.205  ; 1.205  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 1.205  ; 1.205  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 1.225  ; 1.225  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 1.206  ; 1.206  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 1.226  ; 1.226  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 1.236  ; 1.236  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_BA[*]        ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[0]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_BA[1]       ; CLOCK_50   ; 1.290  ; 1.290  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CS_N         ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_DQ[*]        ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 1.215  ; 1.215  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 1.245  ; 1.245  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 1.232  ; 1.232  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 1.238  ; 1.238  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 1.268  ; 1.268  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 1.263  ; 1.263  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 1.263  ; 1.263  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 1.273  ; 1.273  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 1.247  ; 1.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_LDQM         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_RAS_N        ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_UDQM         ; CLOCK_50   ; 1.247  ; 1.247  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_WE_N         ; CLOCK_50   ; 1.287  ; 1.287  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_ADDR[*]      ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[0]     ; CLOCK_50   ; 3.376  ; 3.376  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[1]     ; CLOCK_50   ; 3.853  ; 3.853  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[2]     ; CLOCK_50   ; 4.031  ; 4.031  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[3]     ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[4]     ; CLOCK_50   ; 3.456  ; 3.456  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[5]     ; CLOCK_50   ; 3.916  ; 3.916  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[6]     ; CLOCK_50   ; 3.501  ; 3.501  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[7]     ; CLOCK_50   ; 3.198  ; 3.198  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[8]     ; CLOCK_50   ; 3.341  ; 3.341  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[9]     ; CLOCK_50   ; 3.086  ; 3.086  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[10]    ; CLOCK_50   ; 4.005  ; 4.005  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[11]    ; CLOCK_50   ; 3.246  ; 3.246  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[12]    ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[13]    ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[14]    ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[15]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[16]    ; CLOCK_50   ; 3.498  ; 3.498  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_ADDR[17]    ; CLOCK_50   ; 3.272  ; 3.272  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_CE_N         ; CLOCK_50   ; 3.253  ; 3.253  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_DQ[*]        ; CLOCK_50   ; 3.000  ; 3.000  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[0]       ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[1]       ; CLOCK_50   ; 3.292  ; 3.292  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[2]       ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[3]       ; CLOCK_50   ; 3.269  ; 3.269  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[4]       ; CLOCK_50   ; 3.183  ; 3.183  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[5]       ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[6]       ; CLOCK_50   ; 3.128  ; 3.128  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[7]       ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[8]       ; CLOCK_50   ; 3.163  ; 3.163  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[9]       ; CLOCK_50   ; 3.043  ; 3.043  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[10]      ; CLOCK_50   ; 3.002  ; 3.002  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[11]      ; CLOCK_50   ; 3.127  ; 3.127  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[12]      ; CLOCK_50   ; 3.213  ; 3.213  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[13]      ; CLOCK_50   ; 3.119  ; 3.119  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[14]      ; CLOCK_50   ; 3.084  ; 3.084  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
;  SRAM_DQ[15]      ; CLOCK_50   ; 3.000  ; 3.000  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_LB_N         ; CLOCK_50   ; 3.395  ; 3.395  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_OE_N         ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_UB_N         ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; SRAM_WE_N         ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ;
; DRAM_CLK          ; CLOCK_50   ; -1.512 ;        ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.512 ; Fall       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]  ;
; MTL_TOUCH_I2C_SCL ; CLOCK_50   ; 2.613  ; 2.613  ; Rise       ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ;
; MTL_B[*]          ; CLOCK_27   ; 1.885  ; 1.885  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[0]         ; CLOCK_27   ; 1.892  ; 1.892  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[1]         ; CLOCK_27   ; 1.967  ; 1.967  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[2]         ; CLOCK_27   ; 1.885  ; 1.885  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[3]         ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[4]         ; CLOCK_27   ; 2.131  ; 2.131  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[5]         ; CLOCK_27   ; 2.076  ; 2.076  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[6]         ; CLOCK_27   ; 2.071  ; 2.071  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_B[7]         ; CLOCK_27   ; 2.103  ; 2.103  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ; 1.233  ;        ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_G[*]          ; CLOCK_27   ; 1.881  ; 1.881  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[0]         ; CLOCK_27   ; 2.101  ; 2.101  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[1]         ; CLOCK_27   ; 2.091  ; 2.091  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[2]         ; CLOCK_27   ; 2.093  ; 2.093  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[3]         ; CLOCK_27   ; 2.098  ; 2.098  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[4]         ; CLOCK_27   ; 1.890  ; 1.890  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[5]         ; CLOCK_27   ; 1.906  ; 1.906  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[6]         ; CLOCK_27   ; 1.881  ; 1.881  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_G[7]         ; CLOCK_27   ; 1.893  ; 1.893  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_HSD           ; CLOCK_27   ; 1.985  ; 1.985  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_R[*]          ; CLOCK_27   ; 2.021  ; 2.021  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[0]         ; CLOCK_27   ; 2.178  ; 2.178  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[1]         ; CLOCK_27   ; 2.113  ; 2.113  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[2]         ; CLOCK_27   ; 2.046  ; 2.046  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[3]         ; CLOCK_27   ; 2.021  ; 2.021  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[4]         ; CLOCK_27   ; 2.096  ; 2.096  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[5]         ; CLOCK_27   ; 2.109  ; 2.109  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[6]         ; CLOCK_27   ; 2.135  ; 2.135  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
;  MTL_R[7]         ; CLOCK_27   ; 2.027  ; 2.027  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_VSD           ; CLOCK_27   ; 1.998  ; 1.998  ; Rise       ; vga_pll_inst|altpll_component|pll|clk[0] ;
; MTL_DCLK          ; CLOCK_27   ;        ; 1.233  ; Fall       ; vga_pll_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_27                                 ; CLOCK_50                                 ; 2        ; 2        ; 0        ; 0        ;
; CLOCK_50                                 ; CLOCK_50                                 ; 42312    ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; CLOCK_50                                 ; 201      ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50                                 ; 2        ; 2        ; 0        ; 0        ;
; CLOCK_50                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 201      ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 918064   ; 64       ; 224      ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 21       ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 11       ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 10       ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 5825     ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 10741    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_27                                 ; CLOCK_50                                 ; 2        ; 2        ; 0        ; 0        ;
; CLOCK_50                                 ; CLOCK_50                                 ; 42312    ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; CLOCK_50                                 ; 201      ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; CLOCK_50                                 ; 2        ; 2        ; 0        ; 0        ;
; CLOCK_50                                 ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 201      ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 918064   ; 64       ; 224      ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 21       ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 11       ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 10       ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 5825     ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 10741    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                              ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 1323     ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; CLOCK_50                                 ; 3        ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 4542     ; 0        ; 32       ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 3        ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 140      ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 93       ; 0        ; 1        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 99       ; 16       ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                               ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 1323     ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; CLOCK_50                                 ; 3        ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; 4542     ; 0        ; 32       ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 3        ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]  ; 140      ; 0        ; 0        ; 0        ;
; MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]  ; vga_pll_inst|altpll_component|pll|clk[0] ; 93       ; 0        ; 1        ; 0        ;
; vga_pll_inst|altpll_component|pll|clk[0] ; vga_pll_inst|altpll_component|pll|clk[0] ; 99       ; 16       ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 75    ; 75   ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 171   ; 171  ;
; Unconstrained Output Port Paths ; 1949  ; 1949 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 10 19:54:39 2013
Info: Command: quartus_sta MTL_DEMO -c MTL_DEMO
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc130_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_8dk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe21|dffe22a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe17|dffe18a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc'
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(64): MTL_SOPC_inst|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_write_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_write_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc'
Warning (332174): Ignored filter at alt_vipvfr130_vfr.sdc(1): *alt_vipvfr130_common_gray_clock_crosser*shift_register[2]* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipvfr130_vfr.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipvfr130_common_gray_clock_crosser*shift_register[2]*}]
Info (332104): Reading SDC File: 'MTL_DEMO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {vga_pll_inst|altpll_component|pll|inclk[0]} -divide_by 9 -multiply_by 11 -duty_cycle 50.00 -name {vga_pll_inst|altpll_component|pll|clk[0]} {vga_pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]} {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]} {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {MTL_SOPC_inst|altpll_sys|sd1|pll|inclk[0]} -duty_cycle 50.00 -name {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]} {MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.070
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.070         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     0.083         0.000 CLOCK_50 
    Info (332119):    12.267         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):    20.602         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.671        -5.965 CLOCK_50 
    Info (332119):     0.391         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     0.391         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):     0.391         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -3.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.212      -271.108 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.590         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):    14.278         0.000 CLOCK_50 
    Info (332119):    15.862         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.042         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.527         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     3.908         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):     5.144         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):     7.873         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):    13.024         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 0.398
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.398         0.000 CLOCK_50 
    Info (332119):     3.691         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):    16.525         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):    26.057         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.855        -4.743 CLOCK_50 
    Info (332119):     0.215         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):     0.215         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.966
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.966      -163.594 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     3.054         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):    16.888         0.000 CLOCK_50 
    Info (332119):    17.657         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.523         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     2.223         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):     2.819         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):     7.873         0.000 MTL_SOPC_inst|altpll_sys|sd1|pll|clk[2] 
    Info (332119):    13.024         0.000 vga_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 650 megabytes
    Info: Processing ended: Tue Dec 10 19:54:49 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


