#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 14:16:17 2025
# Process ID: 6376
# Current directory: C:/Users/kccistc/Desktop/Verilog_Class2/250402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9836 C:\Users\kccistc\Desktop\Verilog_Class2\250402\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Verilog_Class2/250402/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Verilog_Class2/250402\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kccistc/Desktop/Verilog_Re/project_1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.gen/sources_1', nor could it be found using path 'C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v
update_compile_order -fileset sources_1
close [ open C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1491.133 ; gain = 249.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
WARNING: [Synth 8-7071] port 'fndDot' of module 'fndController' is unconnected for instance 'U_FndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:42]
WARNING: [Synth 8-7023] instance 'U_FndController' of module 'fndController' has 6 connections declared, but only 5 given [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1543.707 ; gain = 302.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.629 ; gain = 321.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.629 ; gain = 321.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1562.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1676.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1802.141 ; gain = 560.625
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.141 ; gain = 697.938
set_property top uart [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.840 ; gain = 31.699
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'uart' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.309 ; gain = 76.168
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1913.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:2]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:127]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (1#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:127]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:33]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:77]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:33]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1913.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1913.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1913.625 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/XDC/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [D:/XDC/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [D:/XDC/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [D:/XDC/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [D:/XDC/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [D:/XDC/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [D:/XDC/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [D:/XDC/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [D:/XDC/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [D:/XDC/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [D:/XDC/Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [D:/XDC/Basys-3-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [D:/XDC/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1925.410 ; gain = 11.785
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 15:16:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 15:16:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/XDC/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [D:/XDC/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [D:/XDC/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [D:/XDC/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [D:/XDC/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [D:/XDC/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [D:/XDC/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [D:/XDC/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [D:/XDC/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [D:/XDC/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [D:/XDC/Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [D:/XDC/Basys-3-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [D:/XDC/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [D:/XDC/Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [D:/XDC/Basys-3-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_data_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btn_start]]
set_property package_pin "" [get_ports [list  {state_out[0]}]]
set_property target_constrs_file D:/XDC/Basys-3-Master.xdc [current_fileset -constrset]
save_constraints -force
set_property package_pin "" [get_ports [list  btn_start]]
place_ports btn_start D18
place_ports tx D1
place_ports tx_data_in C17
place_ports tx_done B18
place_ports {state_out[1]} G2
place_ports {state_out[0]} J18
save_constraints
place_ports tx J2
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 15:19:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 15:19:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.258 ; gain = 14.965
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/uart.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top top_counter_up_down [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3579.926 ; gain = 85.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
WARNING: [Synth 8-7071] port 'fndDot' of module 'fndController' is unconnected for instance 'U_FndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:42]
WARNING: [Synth 8-7023] instance 'U_FndController' of module 'fndController' has 6 connections declared, but only 5 given [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3618.062 ; gain = 123.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3638.973 ; gain = 144.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3638.973 ; gain = 144.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3656.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Rx'. [D:/XDC/Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [D:/XDC/Basys-3-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [D:/XDC/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in'. [D:/XDC/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [D:/XDC/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[1]'. [D:/XDC/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[0]'. [D:/XDC/Basys-3-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/XDC/Basys-3-Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/XDC/Basys-3-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [D:/XDC/Basys-3-Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in'. [D:/XDC/Basys-3-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [D:/XDC/Basys-3-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[1]'. [D:/XDC/Basys-3-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[0]'. [D:/XDC/Basys-3-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3656.391 ; gain = 161.695
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 15:21:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 15:21:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 15:23:45 2025...
