////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: L.33
//  \   \         Application: netgen
//  /   /         Filename: test_core_gen.v
// /___/   /\     Timestamp: Tue Mar  9 20:44:42 2010
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -sim -ofmt verilog "/media/My Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/ipcore_dir/_cg/test_core_gen.ngc" "/media/My Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/ipcore_dir/_cg/test_core_gen.v" 
// Device	: 3s1000fg320-5
// Input file	: /media/My Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/ipcore_dir/_cg/test_core_gen.ngc
// Output file	: /media/My Passport/work/PhD/myHDL_tests/my_conversion/Plex_test/new_code_2/ISE_func_comps/ipcore_dir/_cg/test_core_gen.v
// # of Modules	: 1
// Design Name	: test_core_gen
// Xilinx        : /media/4DC444747164E7E6/Xilinx_11.1_Ubuntu/ISE
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Development System Reference Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module test_core_gen (
  clk, bypass, b, q
);
  input clk;
  input bypass;
  input [15 : 0] b;
  output [15 : 0] q;
  
  // synthesis translate_off
  
  wire \BU2/N0 ;
  wire NLW_VCC_P_UNCONNECTED;
  wire NLW_GND_G_UNCONNECTED;
  wire [15 : 0] b_2;
  wire [15 : 0] NlwRenamedSig_OI_q;
  wire [15 : 0] \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [14 : 0] \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [15 : 0] \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s ;
  assign
    b_2[15] = b[15],
    b_2[14] = b[14],
    b_2[13] = b[13],
    b_2[12] = b[12],
    b_2[11] = b[11],
    b_2[10] = b[10],
    b_2[9] = b[9],
    b_2[8] = b[8],
    b_2[7] = b[7],
    b_2[6] = b[6],
    b_2[5] = b[5],
    b_2[4] = b[4],
    b_2[3] = b[3],
    b_2[2] = b[2],
    b_2[1] = b[1],
    b_2[0] = b[0],
    q[15] = NlwRenamedSig_OI_q[15],
    q[14] = NlwRenamedSig_OI_q[14],
    q[13] = NlwRenamedSig_OI_q[13],
    q[12] = NlwRenamedSig_OI_q[12],
    q[11] = NlwRenamedSig_OI_q[11],
    q[10] = NlwRenamedSig_OI_q[10],
    q[9] = NlwRenamedSig_OI_q[9],
    q[8] = NlwRenamedSig_OI_q[8],
    q[7] = NlwRenamedSig_OI_q[7],
    q[6] = NlwRenamedSig_OI_q[6],
    q[5] = NlwRenamedSig_OI_q[5],
    q[4] = NlwRenamedSig_OI_q[4],
    q[3] = NlwRenamedSig_OI_q[3],
    q[2] = NlwRenamedSig_OI_q[2],
    q[1] = NlwRenamedSig_OI_q[1],
    q[0] = NlwRenamedSig_OI_q[0];
  VCC   VCC_0 (
    .P(NLW_VCC_P_UNCONNECTED)
  );
  GND   GND_1 (
    .G(NLW_GND_G_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<0>1  (
    .I0(bypass),
    .I1(b_2[0]),
    .I2(NlwRenamedSig_OI_q[0]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<1>1  (
    .I0(bypass),
    .I1(b_2[1]),
    .I2(NlwRenamedSig_OI_q[1]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<2>1  (
    .I0(bypass),
    .I1(b_2[2]),
    .I2(NlwRenamedSig_OI_q[2]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<3>1  (
    .I0(bypass),
    .I1(b_2[3]),
    .I2(NlwRenamedSig_OI_q[3]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<4>1  (
    .I0(bypass),
    .I1(b_2[4]),
    .I2(NlwRenamedSig_OI_q[4]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<5>1  (
    .I0(bypass),
    .I1(b_2[5]),
    .I2(NlwRenamedSig_OI_q[5]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<6>1  (
    .I0(bypass),
    .I1(b_2[6]),
    .I2(NlwRenamedSig_OI_q[6]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<7>1  (
    .I0(bypass),
    .I1(b_2[7]),
    .I2(NlwRenamedSig_OI_q[7]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<8>1  (
    .I0(bypass),
    .I1(b_2[8]),
    .I2(NlwRenamedSig_OI_q[8]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<9>1  (
    .I0(bypass),
    .I1(b_2[9]),
    .I2(NlwRenamedSig_OI_q[9]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<10>1  (
    .I0(bypass),
    .I1(b_2[10]),
    .I2(NlwRenamedSig_OI_q[10]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<11>1  (
    .I0(bypass),
    .I1(b_2[11]),
    .I2(NlwRenamedSig_OI_q[11]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<12>1  (
    .I0(bypass),
    .I1(b_2[12]),
    .I2(NlwRenamedSig_OI_q[12]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<13>1  (
    .I0(bypass),
    .I1(b_2[13]),
    .I2(NlwRenamedSig_OI_q[13]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<14>1  (
    .I0(bypass),
    .I1(b_2[14]),
    .I2(NlwRenamedSig_OI_q[14]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<15>1  (
    .I0(bypass),
    .I1(b_2[15]),
    .I2(NlwRenamedSig_OI_q[15]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/N0 ),
    .DI(b_2[0]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/N0 ),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [0])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [15])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0]),
    .DI(b_2[1]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [1])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1]),
    .DI(b_2[2]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [2])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2]),
    .DI(b_2[3]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [3])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3]),
    .DI(b_2[4]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [4])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4]),
    .DI(b_2[5]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [5])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5]),
    .DI(b_2[6]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [6])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6]),
    .DI(b_2[7]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [7])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7]),
    .DI(b_2[8]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [8])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8]),
    .DI(b_2[9]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [9])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9]),
    .DI(b_2[10]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [10])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10]),
    .DI(b_2[11]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [11])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11]),
    .DI(b_2[12]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [12])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12]),
    .DI(b_2[13]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [13])
  );
  MUXCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13]),
    .DI(b_2[14]),
    .S(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14]),
    .O
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
  );
  XORCY 
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13]),
    .LI(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14]),
    .O(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_16  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [15]),
    .Q(NlwRenamedSig_OI_q[15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_15  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [14]),
    .Q(NlwRenamedSig_OI_q[14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_14  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [13]),
    .Q(NlwRenamedSig_OI_q[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_13  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [12]),
    .Q(NlwRenamedSig_OI_q[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_12  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [11]),
    .Q(NlwRenamedSig_OI_q[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_11  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [10]),
    .Q(NlwRenamedSig_OI_q[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_10  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [9]),
    .Q(NlwRenamedSig_OI_q[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_9  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [8]),
    .Q(NlwRenamedSig_OI_q[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_8  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [7]),
    .Q(NlwRenamedSig_OI_q[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_7  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [6]),
    .Q(NlwRenamedSig_OI_q[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_6  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [5]),
    .Q(NlwRenamedSig_OI_q[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_5  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [4]),
    .Q(NlwRenamedSig_OI_q[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_4  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [3]),
    .Q(NlwRenamedSig_OI_q[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [2]),
    .Q(NlwRenamedSig_OI_q[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [1]),
    .Q(NlwRenamedSig_OI_q[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1  (
    .C(clk),
    .D(\BU2/U0/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/s [0]),
    .Q(NlwRenamedSig_OI_q[0])
  );
  GND   \BU2/XST_GND  (
    .G(\BU2/N0 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

    wire GSR;
    wire GTS;
    wire PRLD;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
