Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Sat Feb 21 13:13:38 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.366ns (21.303%)  route 5.046ns (78.697%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X27Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/Q
                         net (fo=1, routed)           0.229     0.360    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/tmp_1_reg_18248
    SLICE_X27Y87         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     0.475 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_518/O
                         net (fo=1, routed)           0.011     0.486    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_518_n_0
    SLICE_X27Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     0.724 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_517/CO[7]
                         net (fo=1, routed)           0.028     0.752    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_517_n_0
    SLICE_X27Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.775 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_484/CO[7]
                         net (fo=1, routed)           0.028     0.803    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_484_n_0
    SLICE_X27Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.826 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_483/CO[7]
                         net (fo=1, routed)           0.060     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_483_n_0
    SLICE_X27Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.909 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_50/CO[7]
                         net (fo=1, routed)           0.028     0.937    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_50_n_0
    SLICE_X27Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.066 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_25/O[6]
                         net (fo=30, routed)          0.393     1.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/O[3]
    SLICE_X26Y88         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     1.523 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_210/O
                         net (fo=1, routed)           0.011     1.534    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_210_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     1.772 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_121/CO[7]
                         net (fo=1, routed)           0.028     1.800    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_121_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.823 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_119/CO[7]
                         net (fo=1, routed)           0.060     1.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_119_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.029 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_126/O[7]
                         net (fo=5, routed)           0.272     2.301    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/tmp_reg_18234_reg[0]_0[7]
    SLICE_X27Y92         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.341 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_118/O
                         net (fo=87, routed)          0.336     2.676    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U_n_0
    SLICE_X28Y89         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     2.845 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ram_reg_bram_0_i_86/O
                         net (fo=48, routed)          2.777     5.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/result_2_fu_12912_p3[2]
    SLICE_X36Y150        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.661 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ram_reg_bram_0_i_27__49/O
                         net (fo=1, routed)           0.786     6.447    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/d0[2]
    RAMB36_X5Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.041    10.041    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ap_clk
    RAMB36_X5Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X5Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.313     9.693    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.365ns (21.563%)  route 4.965ns (78.437%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X27Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_1_reg_18248_reg[0]/Q
                         net (fo=1, routed)           0.229     0.360    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/tmp_1_reg_18248
    SLICE_X27Y87         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     0.475 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_518/O
                         net (fo=1, routed)           0.011     0.486    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_518_n_0
    SLICE_X27Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     0.724 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_517/CO[7]
                         net (fo=1, routed)           0.028     0.752    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_517_n_0
    SLICE_X27Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.775 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_484/CO[7]
                         net (fo=1, routed)           0.028     0.803    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_484_n_0
    SLICE_X27Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.826 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_483/CO[7]
                         net (fo=1, routed)           0.060     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_483_n_0
    SLICE_X27Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.909 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_50/CO[7]
                         net (fo=1, routed)           0.028     0.937    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_50_n_0
    SLICE_X27Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.066 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1_i_25/O[6]
                         net (fo=30, routed)          0.393     1.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/O[3]
    SLICE_X26Y88         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     1.523 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_210/O
                         net (fo=1, routed)           0.011     1.534    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_210_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     1.772 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_121/CO[7]
                         net (fo=1, routed)           0.028     1.800    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_121_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.823 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_119/CO[7]
                         net (fo=1, routed)           0.060     1.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_119_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.029 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_126/O[7]
                         net (fo=5, routed)           0.272     2.301    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/tmp_reg_18234_reg[0]_0[7]
    SLICE_X27Y92         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.341 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0_i_118/O
                         net (fo=87, routed)          0.336     2.676    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U_n_0
    SLICE_X28Y89         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     2.845 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ram_reg_bram_0_i_86/O
                         net (fo=48, routed)          2.777     5.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/result_2_fu_12912_p3[2]
    SLICE_X36Y150        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     5.660 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ram_reg_bram_0_i_27__50/O
                         net (fo=1, routed)           0.705     6.365    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/d0[2]
    RAMB36_X5Y33         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.041    10.041    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ap_clk
    RAMB36_X5Y33         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X5Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.313     9.693    bd_0_i/hls_inst/inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 4.768ns (73.658%)  route 1.705ns (26.342%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_clk
    SLICE_X23Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg_reg[0]/Q
                         net (fo=7, routed)           0.289     0.424    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter12_reg[0]
    SLICE_X23Y153        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     0.601 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_product_i_3/O
                         net (fo=21, routed)          0.472     1.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
    SLICE_X20Y166        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     1.251 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_366_cast_reg_13232_reg_i_2/O
                         net (fo=10, routed)          0.869     2.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/A[14]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.241     2.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     2.361    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.098     2.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     2.459    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[34])
                                                      0.647     3.106 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     3.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_MULTIPLIER.U<34>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.059     3.165 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     3.165    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_M_DATA.U_DATA<34>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.699     3.864 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.864    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.737 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.737    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.896 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.938    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/PCIN[47]
    DSP48E2_X1Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     5.636 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.636    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.795 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/PCIN[47]
    DSP48E2_X1Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     6.509 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.509    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4218, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/CLK
    DSP48E2_X1Y59        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X1Y59        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_366_cast_reg_13232_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  3.510    




