<stg><name>matrix_mult</name>


<trans_list>

<trans id="610" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="2" to="3">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="8" to="9">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="9" to="10">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="10" to="11">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="11" to="12">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="12" to="13">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="13" to="14">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="14" to="15">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="15" to="16">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="16" to="17">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="17" to="18">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="18" to="19">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="19" to="20">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="20" to="21">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="21" to="22">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="22" to="23">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="23" to="24">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_addr = getelementptr [5 x i40]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="3">
<![CDATA[
:31  %a_load = load i40* %a_addr, align 8

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_addr = getelementptr [5 x i40]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="3">
<![CDATA[
:35  %b_load = load i40* %b_addr, align 8

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %b_addr_1 = getelementptr [5 x i40]* %b, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="3">
<![CDATA[
:65  %b_load_1 = load i40* %b_addr_1, align 8

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %a_addr_1 = getelementptr [5 x i40]* %a, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="3">
<![CDATA[
:153  %a_load_1 = load i40* %a_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="3">
<![CDATA[
:31  %a_load = load i40* %a_addr, align 8

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="40">
<![CDATA[
:32  %tmp = trunc i40 %a_load to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="3">
<![CDATA[
:35  %b_load = load i40* %b_addr, align 8

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="40">
<![CDATA[
:36  %tmp_1 = trunc i40 %b_load to i8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
:50  %tmp_5_0_0_3 = sext i8 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_0_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="8">
<![CDATA[
:52  %tmp_6_0_0_3 = sext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_0_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="3">
<![CDATA[
:65  %b_load_1 = load i40* %b_addr_1, align 8

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="40">
<![CDATA[
:66  %tmp_24 = trunc i40 %b_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
:76  %tmp_6_0_1_3 = sext i8 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %b_addr_2 = getelementptr [5 x i40]* %b, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="3">
<![CDATA[
:87  %b_load_2 = load i40* %b_addr_2, align 8

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %b_addr_3 = getelementptr [5 x i40]* %b, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="40" op_0_bw="3">
<![CDATA[
:109  %b_load_3 = load i40* %b_addr_3, align 8

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="3">
<![CDATA[
:153  %a_load_1 = load i40* %a_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="40">
<![CDATA[
:154  %tmp_44 = trunc i40 %a_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:160  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
:164  %tmp_5_1_0_3 = sext i8 %tmp_32 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_0_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:166  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %a_addr_2 = getelementptr [5 x i40]* %a, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="40" op_0_bw="3">
<![CDATA[
:215  %a_load_2 = load i40* %a_addr_2, align 8

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %a_addr_3 = getelementptr [5 x i40]* %a, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="40" op_0_bw="3">
<![CDATA[
:277  %a_load_3 = load i40* %a_addr_3, align 8

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="8">
<![CDATA[
:45  %tmp_5_0_0_2 = sext i8 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_0_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="8">
<![CDATA[
:47  %tmp_6_0_0_2 = sext i8 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_0_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="8">
<![CDATA[
:55  %tmp_5_0_0_4 = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_0_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="8">
<![CDATA[
:57  %tmp_6_0_0_4 = sext i8 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_0_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %tmp_7_0_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_0_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8">
<![CDATA[
:73  %tmp_6_0_1_2 = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
:79  %tmp_6_0_1_4 = sext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp_7_0_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_0_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="3">
<![CDATA[
:87  %b_load_2 = load i40* %b_addr_2, align 8

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="40">
<![CDATA[
:88  %tmp_29 = trunc i40 %b_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="8">
<![CDATA[
:98  %tmp_6_0_2_3 = sext i8 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="40" op_0_bw="3">
<![CDATA[
:109  %b_load_3 = load i40* %b_addr_3, align 8

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="40">
<![CDATA[
:110  %tmp_34 = trunc i40 %b_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:116  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
:120  %tmp_6_0_3_3 = sext i8 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_3_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:122  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %b_addr_4 = getelementptr [5 x i40]* %b, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="3">
<![CDATA[
:131  %b_load_4 = load i40* %b_addr_4, align 8

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
:167  %tmp_5_1_0_4 = sext i8 %tmp_33 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_0_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp_7_1_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_1_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:178  %tmp_7_1_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_1_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="40" op_0_bw="3">
<![CDATA[
:215  %a_load_2 = load i40* %a_addr_2, align 8

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="40">
<![CDATA[
:216  %tmp_49 = trunc i40 %a_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:222  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:225  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:228  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="40" op_0_bw="3">
<![CDATA[
:277  %a_load_3 = load i40* %a_addr_3, align 8

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="40">
<![CDATA[
:278  %tmp_50 = trunc i40 %a_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:281  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:284  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:287  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:290  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %a_addr_4 = getelementptr [5 x i40]* %a, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="3">
<![CDATA[
:339  %a_load_4 = load i40* %a_addr_4, align 8

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %tmp3 = add i16 %tmp_7_0_0_4, %tmp_7_0_0_3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp6 = add i16 %tmp_7_0_1_4, %tmp_7_0_1_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8">
<![CDATA[
:95  %tmp_6_0_2_2 = sext i8 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
:101  %tmp_6_0_2_4 = sext i8 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_7_0_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_0_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
:117  %tmp_6_0_3_2 = sext i8 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_3_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
:123  %tmp_6_0_3_4 = sext i8 %tmp_23 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_3_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %tmp_7_0_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_0_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="3">
<![CDATA[
:131  %b_load_4 = load i40* %b_addr_4, align 8

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="40">
<![CDATA[
:132  %tmp_39 = trunc i40 %b_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:135  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:138  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:141  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
:142  %tmp_6_0_4_3 = sext i8 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_4_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:144  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_3"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp18 = add i16 %tmp_7_1_0_4, %tmp_7_1_0_3

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp21 = add i16 %tmp_7_1_1_4, %tmp_7_1_1_3

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %tmp_7_1_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_1_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp_7_1_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_1_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
:226  %tmp_5_2_0_3 = sext i8 %tmp_37 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_0_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:227  %tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:239  %tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="3">
<![CDATA[
:339  %a_load_4 = load i40* %a_addr_4, align 8

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="40">
<![CDATA[
:340  %tmp_61 = trunc i40 %a_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:343  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:346  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:349  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:352  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="166" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %tmp2 = add i16 %tmp_7_0_0_2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83  %tmp5 = add i16 %tmp_7_0_1_2, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_3"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp9 = add i16 %tmp_7_0_2_4, %tmp_7_0_2_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_3"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %tmp12 = add i16 %tmp_7_0_3_4, %tmp_7_0_3_3

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
:139  %tmp_6_0_4_2 = sext i8 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_4_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_3"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
:145  %tmp_6_0_4_4 = sext i8 %tmp_28 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_4_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %tmp_7_0_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_0_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
:161  %tmp_5_1_0_2 = sext i8 %tmp_31 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_0_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_3"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190  %tmp24 = add i16 %tmp_7_1_2_4, %tmp_7_1_2_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp27 = add i16 %tmp_7_1_3_4, %tmp_7_1_3_3

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp_7_1_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_1_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_4"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:227  %tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8">
<![CDATA[
:229  %tmp_5_2_0_4 = sext i8 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_0_4"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %tmp_7_2_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_2_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_4"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:239  %tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_3"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %tmp_7_2_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_2_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_4"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:269  %tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
:288  %tmp_5_3_0_3 = sext i8 %tmp_42 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3_0_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289  %tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp8 = add i16 %tmp_7_0_2_2, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %tmp11 = add i16 %tmp_7_0_3_2, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_3"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %tmp15 = add i16 %tmp_7_0_4_4, %tmp_7_0_4_3

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_3"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp30 = add i16 %tmp_7_1_4_4, %tmp_7_1_4_3

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:227  %tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_3"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %tmp33 = add i16 %tmp_7_2_0_4, %tmp_7_2_0_3

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:239  %tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_3"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:242  %tmp36 = add i16 %tmp_7_2_1_4, %tmp_7_2_1_3

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_3"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250  %tmp_7_2_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_2_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_4"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_3"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %tmp_7_2_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_2_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_4"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:269  %tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_3"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_7_2_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_2_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_4"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289  %tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="8">
<![CDATA[
:291  %tmp_5_3_0_4 = sext i8 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3_0_4"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %tmp_7_3_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_4"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301  %tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_3"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311  %tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="228" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %tmp14 = add i16 %tmp_7_0_4_2, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp17 = add i16 %tmp_7_1_0_2, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_3"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %tmp39 = add i16 %tmp_7_2_2_4, %tmp_7_2_2_3

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_3"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262  %tmp42 = add i16 %tmp_7_2_3_4, %tmp_7_2_3_3

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:269  %tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_3"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:272  %tmp45 = add i16 %tmp_7_2_4_4, %tmp_7_2_4_3

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289  %tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_3"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp48 = add i16 %tmp_7_3_0_4, %tmp_7_3_0_3

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301  %tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_3"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:302  %tmp_7_3_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311  %tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_3"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp_7_3_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_4"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_3"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:322  %tmp_7_3_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_4"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_3"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:332  %tmp_7_3_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_4"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
:350  %tmp_5_4_0_3 = sext i8 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4_0_3"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_3"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_3"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_3"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:383  %tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
:40  %tmp_5_0_0_1 = sext i8 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_0_1"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8">
<![CDATA[
:42  %tmp_6_0_0_1 = sext i8 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_0_1"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="8">
<![CDATA[
:70  %tmp_6_0_1_1 = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1_1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
:92  %tmp_6_0_2_1 = sext i8 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %tmp20 = add i16 %tmp_7_1_1_2, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp23 = add i16 %tmp_7_1_2_2, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="8">
<![CDATA[
:223  %tmp_5_2_0_2 = sext i8 %tmp_36 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_0_2"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301  %tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_3"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:304  %tmp51 = add i16 %tmp_7_3_1_4, %tmp_7_3_1_3

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311  %tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_3"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:314  %tmp54 = add i16 %tmp_7_3_2_4, %tmp_7_3_2_3

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_3"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:324  %tmp57 = add i16 %tmp_7_3_3_4, %tmp_7_3_3_3

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_3"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:334  %tmp60 = add i16 %tmp_7_3_4_4, %tmp_7_3_4_3

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_3"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
:353  %tmp_5_4_0_4 = sext i8 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4_0_4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354  %tmp_7_4_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_4"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_3"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:364  %tmp_7_4_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_4"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_3"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:374  %tmp_7_4_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_4"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:383  %tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_3"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %tmp_7_4_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_4"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
:33  %tmp_s = sext i8 %tmp to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="8">
<![CDATA[
:37  %tmp_14 = sext i8 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_19 = mul i16 %tmp_14, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8">
<![CDATA[
:67  %tmp_6_0_1 = sext i8 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
:89  %tmp_6_0_2 = sext i8 %tmp_29 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="8">
<![CDATA[
:114  %tmp_6_0_3_1 = sext i8 %tmp_20 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_3_1"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
:136  %tmp_6_0_4_1 = sext i8 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_4_1"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
:158  %tmp_5_1_0_1 = sext i8 %tmp_30 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_0_1"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp26 = add i16 %tmp_7_1_3_2, %tmp27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:211  %tmp29 = add i16 %tmp_7_1_4_2, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_3"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:356  %tmp63 = add i16 %tmp_7_4_0_4, %tmp_7_4_0_3

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_3"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:366  %tmp66 = add i16 %tmp_7_4_1_4, %tmp_7_4_1_3

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_3"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:376  %tmp69 = add i16 %tmp_7_4_2_4, %tmp_7_4_2_3

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:383  %tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_3"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:386  %tmp72 = add i16 %tmp_7_4_3_4, %tmp_7_4_3_3

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_3"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:394  %tmp_7_4_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_4_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="326" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp1 = add i16 %tmp_19, %tmp_7_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp4 = add i16 %tmp_7_0_1, %tmp_7_0_1_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103  %tmp7 = add i16 %tmp_7_0_2, %tmp_7_0_2_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
:111  %tmp_6_0_3 = sext i8 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %tmp_7_0_3 = mul i16 %tmp_6_0_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="8">
<![CDATA[
:133  %tmp_6_0_4 = sext i8 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_4"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134  %tmp_7_0_4 = mul i16 %tmp_6_0_4, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8">
<![CDATA[
:155  %tmp_5_1 = sext i8 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %tmp_7_1 = mul i16 %tmp_14, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp_7_1_1 = mul i16 %tmp_6_0_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8">
<![CDATA[
:220  %tmp_5_2_0_1 = sext i8 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_0_1"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:233  %tmp32 = add i16 %tmp_7_2_0_2, %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:243  %tmp35 = add i16 %tmp_7_2_1_2, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
:285  %tmp_5_3_0_2 = sext i8 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3_0_2"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_3"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:396  %tmp75 = add i16 %tmp_7_4_4_4, %tmp_7_4_4_3

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="359" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %tmp_8_0_0_4 = add i16 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_8_0_0_4"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_8_0_1_4 = add i16 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_8_0_1_4"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp_8_0_2_4 = add i16 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_8_0_2_4"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125  %tmp10 = add i16 %tmp_7_0_3, %tmp_7_0_3_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147  %tmp13 = add i16 %tmp_7_0_4, %tmp_7_0_4_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:169  %tmp16 = add i16 %tmp_7_1, %tmp_7_1_0_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %tmp19 = add i16 %tmp_7_1_1, %tmp_7_1_1_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %tmp_7_1_2 = mul i16 %tmp_6_0_2, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:194  %tmp_7_1_3 = mul i16 %tmp_6_0_3, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp_7_1_4 = mul i16 %tmp_6_0_4, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="8">
<![CDATA[
:217  %tmp_5_2 = sext i8 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %tmp_7_2 = mul i16 %tmp_14, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:247  %tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:253  %tmp38 = add i16 %tmp_7_2_2_2, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263  %tmp41 = add i16 %tmp_7_2_3_2, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:267  %tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %prod_addr = getelementptr [25 x i16]* %prod, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prod_addr"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %prod_addr_1 = getelementptr [25 x i16]* %prod, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="prod_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:63  store i16 %tmp_8_0_0_4, i16* %prod_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:85  store i16 %tmp_8_0_1_4, i16* %prod_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %tmp_8_0_3_4 = add i16 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_8_0_3_4"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %tmp_8_0_4_4 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_8_0_4_4"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %tmp_8_1_0_4 = add i16 %tmp16, %tmp17

]]></Node>
<StgValue><ssdm name="tmp_8_1_0_4"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %tmp_8_1_1_4 = add i16 %tmp19, %tmp20

]]></Node>
<StgValue><ssdm name="tmp_8_1_1_4"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:189  %tmp22 = add i16 %tmp_7_1_2, %tmp_7_1_2_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:199  %tmp25 = add i16 %tmp_7_1_3, %tmp_7_1_3_1

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp28 = add i16 %tmp_7_1_4, %tmp_7_1_4_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:231  %tmp31 = add i16 %tmp_7_2, %tmp_7_2_0_1

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %tmp_7_2_1 = mul i16 %tmp_6_0_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %tmp_7_2_2 = mul i16 %tmp_6_0_2, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:247  %tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %tmp_7_2_3 = mul i16 %tmp_6_0_3, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %tmp_7_2_4 = mul i16 %tmp_6_0_4, %tmp_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:267  %tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:273  %tmp44 = add i16 %tmp_7_2_4_2, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
:282  %tmp_5_3_0_1 = sext i8 %tmp_40 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3_0_1"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:283  %tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:295  %tmp47 = add i16 %tmp_7_3_0_2, %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:299  %tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:309  %tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:319  %tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %prod_addr_2 = getelementptr [25 x i16]* %prod, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="prod_addr_2"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %prod_addr_3 = getelementptr [25 x i16]* %prod, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="prod_addr_3"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:107  store i16 %tmp_8_0_2_4, i16* %prod_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:129  store i16 %tmp_8_0_3_4, i16* %prod_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_8_1_2_4 = add i16 %tmp22, %tmp23

]]></Node>
<StgValue><ssdm name="tmp_8_1_2_4"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp_8_1_3_4 = add i16 %tmp25, %tmp26

]]></Node>
<StgValue><ssdm name="tmp_8_1_3_4"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:212  %tmp_8_1_4_4 = add i16 %tmp28, %tmp29

]]></Node>
<StgValue><ssdm name="tmp_8_1_4_4"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:234  %tmp_8_2_0_4 = add i16 %tmp31, %tmp32

]]></Node>
<StgValue><ssdm name="tmp_8_2_0_4"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %tmp34 = add i16 %tmp_7_2_1, %tmp_7_2_1_1

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:247  %tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:251  %tmp37 = add i16 %tmp_7_2_2, %tmp_7_2_2_1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:261  %tmp40 = add i16 %tmp_7_2_3, %tmp_7_2_3_1

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:267  %tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:271  %tmp43 = add i16 %tmp_7_2_4, %tmp_7_2_4_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="8">
<![CDATA[
:279  %tmp_5_3 = sext i8 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:280  %tmp_7_3 = mul i16 %tmp_14, %tmp_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:283  %tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:298  %tmp_7_3_1 = mul i16 %tmp_6_0_1, %tmp_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:299  %tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:305  %tmp50 = add i16 %tmp_7_3_1_2, %tmp51

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:308  %tmp_7_3_2 = mul i16 %tmp_6_0_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:309  %tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:315  %tmp53 = add i16 %tmp_7_3_2_2, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %tmp_7_3_3 = mul i16 %tmp_6_0_3, %tmp_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:319  %tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
:344  %tmp_5_4_0_1 = sext i8 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4_0_1"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="8">
<![CDATA[
:347  %tmp_5_4_0_2 = sext i8 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4_0_2"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:371  %tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %prod_addr_4 = getelementptr [25 x i16]* %prod, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="prod_addr_4"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %prod_addr_5 = getelementptr [25 x i16]* %prod, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="prod_addr_5"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:151  store i16 %tmp_8_0_4_4, i16* %prod_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:173  store i16 %tmp_8_1_0_4, i16* %prod_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:244  %tmp_8_2_1_4 = add i16 %tmp34, %tmp35

]]></Node>
<StgValue><ssdm name="tmp_8_2_1_4"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %tmp_8_2_2_4 = add i16 %tmp37, %tmp38

]]></Node>
<StgValue><ssdm name="tmp_8_2_2_4"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_8_2_3_4 = add i16 %tmp40, %tmp41

]]></Node>
<StgValue><ssdm name="tmp_8_2_3_4"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %tmp_8_2_4_4 = add i16 %tmp43, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_8_2_4_4"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:283  %tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:293  %tmp46 = add i16 %tmp_7_3, %tmp_7_3_0_1

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:299  %tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:303  %tmp49 = add i16 %tmp_7_3_1, %tmp_7_3_1_1

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:309  %tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:313  %tmp52 = add i16 %tmp_7_3_2, %tmp_7_3_2_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:319  %tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:323  %tmp55 = add i16 %tmp_7_3_3, %tmp_7_3_3_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:325  %tmp56 = add i16 %tmp_7_3_3_2, %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:328  %tmp_7_3_4 = mul i16 %tmp_6_0_4, %tmp_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_4"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:335  %tmp59 = add i16 %tmp_7_3_4_2, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="8">
<![CDATA[
:341  %tmp_5_4 = sext i8 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:342  %tmp_7_4 = mul i16 %tmp_14, %tmp_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:360  %tmp_7_4_1 = mul i16 %tmp_6_0_1, %tmp_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:370  %tmp_7_4_2 = mul i16 %tmp_6_0_2, %tmp_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:371  %tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382  %tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:391  %tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:392  %tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %prod_addr_6 = getelementptr [25 x i16]* %prod, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="prod_addr_6"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %prod_addr_7 = getelementptr [25 x i16]* %prod, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="prod_addr_7"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:183  store i16 %tmp_8_1_1_4, i16* %prod_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:193  store i16 %tmp_8_1_2_4, i16* %prod_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %tmp_8_3_0_4 = add i16 %tmp46, %tmp47

]]></Node>
<StgValue><ssdm name="tmp_8_3_0_4"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %tmp_8_3_1_4 = add i16 %tmp49, %tmp50

]]></Node>
<StgValue><ssdm name="tmp_8_3_1_4"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %tmp_8_3_2_4 = add i16 %tmp52, %tmp53

]]></Node>
<StgValue><ssdm name="tmp_8_3_2_4"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:326  %tmp_8_3_3_4 = add i16 %tmp55, %tmp56

]]></Node>
<StgValue><ssdm name="tmp_8_3_3_4"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:333  %tmp58 = add i16 %tmp_7_3_4, %tmp_7_3_4_1

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:355  %tmp61 = add i16 %tmp_7_4, %tmp_7_4_0_1

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:357  %tmp62 = add i16 %tmp_7_4_0_2, %tmp63

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:365  %tmp64 = add i16 %tmp_7_4_1, %tmp_7_4_1_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:367  %tmp65 = add i16 %tmp_7_4_1_2, %tmp66

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:371  %tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:375  %tmp67 = add i16 %tmp_7_4_2, %tmp_7_4_2_1

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:380  %tmp_7_4_3 = mul i16 %tmp_6_0_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_3"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382  %tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:390  %tmp_7_4_4 = mul i16 %tmp_6_0_4, %tmp_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_4"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:391  %tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:392  %tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %prod_addr_8 = getelementptr [25 x i16]* %prod, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="prod_addr_8"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prod_addr_9 = getelementptr [25 x i16]* %prod, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="prod_addr_9"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:203  store i16 %tmp_8_1_3_4, i16* %prod_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:213  store i16 %tmp_8_1_4_4, i16* %prod_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:336  %tmp_8_3_4_4 = add i16 %tmp58, %tmp59

]]></Node>
<StgValue><ssdm name="tmp_8_3_4_4"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:358  %tmp_8_4_0_4 = add i16 %tmp61, %tmp62

]]></Node>
<StgValue><ssdm name="tmp_8_4_0_4"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:368  %tmp_8_4_1_4 = add i16 %tmp64, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_8_4_1_4"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:377  %tmp68 = add i16 %tmp_7_4_2_2, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382  %tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:385  %tmp70 = add i16 %tmp_7_4_3, %tmp_7_4_3_1

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:387  %tmp71 = add i16 %tmp_7_4_3_2, %tmp72

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:391  %tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:392  %tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395  %tmp73 = add i16 %tmp_7_4_4, %tmp_7_4_4_1

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:397  %tmp74 = add i16 %tmp_7_4_4_2, %tmp75

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %prod_addr_10 = getelementptr [25 x i16]* %prod, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="prod_addr_10"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %prod_addr_11 = getelementptr [25 x i16]* %prod, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="prod_addr_11"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:235  store i16 %tmp_8_2_0_4, i16* %prod_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:245  store i16 %tmp_8_2_1_4, i16* %prod_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:378  %tmp_8_4_2_4 = add i16 %tmp67, %tmp68

]]></Node>
<StgValue><ssdm name="tmp_8_4_2_4"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:388  %tmp_8_4_3_4 = add i16 %tmp70, %tmp71

]]></Node>
<StgValue><ssdm name="tmp_8_4_3_4"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:398  %tmp_8_4_4_4 = add i16 %tmp73, %tmp74

]]></Node>
<StgValue><ssdm name="tmp_8_4_4_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %prod_addr_12 = getelementptr [25 x i16]* %prod, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="prod_addr_12"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %prod_addr_13 = getelementptr [25 x i16]* %prod, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="prod_addr_13"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:255  store i16 %tmp_8_2_2_4, i16* %prod_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:265  store i16 %tmp_8_2_3_4, i16* %prod_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="558" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %prod_addr_14 = getelementptr [25 x i16]* %prod, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="prod_addr_14"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %prod_addr_15 = getelementptr [25 x i16]* %prod, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="prod_addr_15"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:275  store i16 %tmp_8_2_4_4, i16* %prod_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:297  store i16 %tmp_8_3_0_4, i16* %prod_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %prod_addr_16 = getelementptr [25 x i16]* %prod, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="prod_addr_16"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %prod_addr_17 = getelementptr [25 x i16]* %prod, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="prod_addr_17"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:307  store i16 %tmp_8_3_1_4, i16* %prod_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:317  store i16 %tmp_8_3_2_4, i16* %prod_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %prod_addr_18 = getelementptr [25 x i16]* %prod, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="prod_addr_18"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %prod_addr_19 = getelementptr [25 x i16]* %prod, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="prod_addr_19"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:327  store i16 %tmp_8_3_3_4, i16* %prod_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:337  store i16 %tmp_8_3_4_4, i16* %prod_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %prod_addr_20 = getelementptr [25 x i16]* %prod, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="prod_addr_20"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %prod_addr_21 = getelementptr [25 x i16]* %prod, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="prod_addr_21"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:359  store i16 %tmp_8_4_0_4, i16* %prod_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:369  store i16 %tmp_8_4_1_4, i16* %prod_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %prod_addr_22 = getelementptr [25 x i16]* %prod, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="prod_addr_22"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %prod_addr_23 = getelementptr [25 x i16]* %prod, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="prod_addr_23"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:379  store i16 %tmp_8_4_2_4, i16* %prod_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:389  store i16 %tmp_8_4_3_4, i16* %prod_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %prod_addr_24 = getelementptr [25 x i16]* %prod, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="prod_addr_24"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %b), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %a), !map !34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:399  store i16 %tmp_8_4_4_4, i16* %prod_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0">
<![CDATA[
:400  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
