// Seed: 3123554324
module module_0 (
    input tri id_0
);
  tri id_2;
  always if (id_2) if (1) $display(1, 1);
  tri0 id_3;
  assign module_1.id_2 = 0;
  wire id_4;
  assign id_3 = 1'b0;
  tri1 id_5 = id_2;
  wire id_6, id_7;
  logic [7:0][1] id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    inout supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    output logic id_3,
    input wand id_4
);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_3 = 0;
  wire id_6;
  assign id_6 = 1;
  or primCall (id_3, id_0, id_4, id_2, id_1);
  always id_3 <= #1 1'b0;
endmodule
