Info: Start Nativelink Simulation process
Info: NativeLink has detected Verilog design -- Verilog simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneive
Quartus root          :  d:/altera_lite/25.1std/quartus/bin64/
Quartus sim root      :  d:/altera_lite/25.1std/quartus/eda/sim_lib
Simulation Tool       :  questa altera fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Altera FPGA software
Sourced NativeLink script d:/altera_lite/25.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File riscv_run_msim_rtl_verilog.do already exists - backing up current file as riscv_run_msim_rtl_verilog.do.bak5
Info: Spawning Questa Altera FPGA Simulation software 
Info: NativeLink simulation flow was successful
