// Seed: 2902191194
`timescale 1ps / 1 ps
`define pp_9 0
`define pp_10 0
`define pp_11 (  pp_12  )  0
`define pp_13 0
`define pp_14 0
`timescale 1ps / 1 ps
`define pp_15 0
module module_0 ();
  always @(posedge id_0 or negedge id_0);
  always @(id_0 or posedge id_0) id_0 = 1;
  type_14 id_1 (
      id_2,
      1
  );
  logic id_3, id_4, id_5, id_6, id_7, id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1 ps
module module_1 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  assign id_4 = id_7;
endmodule
