################
# Automatically generated by psgen, Polimi HPPS project 2012
# Author: Marco Zavatta (marco.zavatta@mail.polimi.it)
# Generated on 2012-07-18
# Generated from architecture_custom.xml
# Platform Specification Format version 2.1.0
# EDK version 12.1 Build EDK_MS1.53d
################

PARAMETER VERSION = 2.1.0
PORT fpga_0_clk_1_sys_clk_pin = ext_port_conn_0, CLK_FREQ = 100000000, SIGIS = CLK, DIR = I
PORT fpga_0_rst_1_sys_rst_pin = ext_port_conn_1, SIGIS = RST, DIR = I, RST_POLARITY = 0
PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]

BEGIN xps_mailbox
PARAMETER INSTANCE = xps_mailbox_0
PARAMETER C_ASYNC_CLKS = 0
PARAMETER HW_VER = 2.00.b
PARAMETER C_SPLB0_BASEADDR = 0x81e00000
PARAMETER C_SPLB0_HIGHADDR = 0x81e0ffff
PARAMETER C_SPLB1_BASEADDR = 0x82000000
PARAMETER C_SPLB1_HIGHADDR = 0x8200ffff
PORT FSL_Clk = pp_port_conn_13
PORT Interrupt_0 = pp_port_conn_12
PORT Interrupt_1 = pp_port_conn_11
BUS_INTERFACE SPLB0 = mb_plb
BUS_INTERFACE SPLB1 = mb_plb_1
END

BEGIN plb_v46
PARAMETER INSTANCE = mb_plb_1
PARAMETER HW_VER = 1.04.a
PORT PLB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN plb_v46
PARAMETER INSTANCE = mb_plb
PARAMETER HW_VER = 1.04.a
PORT PLB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN proc_sys_reset
PARAMETER INSTANCE = proc_sys_reset_0
PARAMETER C_EXT_RESET_HIGH = 0
PARAMETER HW_VER = 2.00.a
PORT Slowest_sync_clk = pp_port_conn_13
PORT Ext_Reset_In = ext_port_conn_1
PORT MB_Debug_Sys_Rst = pp_port_conn_10
PORT Dcm_locked = pp_port_conn_28
PORT MB_Reset = pp_port_conn_29
PORT Bus_Struct_Reset = pp_port_conn_31
PORT Peripheral_Reset = pp_port_conn_37
END

BEGIN microblaze
PARAMETER INSTANCE = microblaze_1
PARAMETER C_DEBUG_ENABLED = 1
PARAMETER HW_VER = 7.30.a
PORT MB_RESET = pp_port_conn_29
PORT INTERRUPT = pp_port_conn_7
BUS_INTERFACE DLMB = dlmb_1
BUS_INTERFACE ILMB = ilmb_1
BUS_INTERFACE DPLB = mb_plb_1
BUS_INTERFACE DEBUG = pp_bus_conn_6
END

BEGIN microblaze
PARAMETER INSTANCE = microblaze_0
PARAMETER C_DEBUG_ENABLED = 1
PARAMETER HW_VER = 7.30.a
PORT MB_RESET = pp_port_conn_29
PORT INTERRUPT = pp_port_conn_3
BUS_INTERFACE DLMB = dlmb
BUS_INTERFACE ILMB = ilmb
BUS_INTERFACE DPLB = mb_plb
BUS_INTERFACE DEBUG = pp_bus_conn_2
END

BEGIN mdm
PARAMETER INSTANCE = mdm_0
PARAMETER C_MB_DBG_PORTS = 2
PARAMETER C_USE_UART = 1
PARAMETER C_UART_WIDTH = 8
PARAMETER HW_VER = 1.00.g
PARAMETER C_BASEADDR = 0x84400000
PARAMETER C_HIGHADDR = 0x8440ffff
PORT Debug_SYS_Rst = pp_port_conn_10
BUS_INTERFACE SPLB = mb_plb_1
BUS_INTERFACE MBDEBUG_0 = pp_bus_conn_2
BUS_INTERFACE MBDEBUG_1 = pp_bus_conn_6
END

BEGIN bram_block
PARAMETER INSTANCE = lmb_bram_1
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = pp_bus_conn_9
BUS_INTERFACE PORTB = pp_bus_conn_8
END

BEGIN bram_block
PARAMETER INSTANCE = lmb_bram
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = pp_bus_conn_5
BUS_INTERFACE PORTB = pp_bus_conn_4
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = ilmb_cntlr_1
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x0000ffff
BUS_INTERFACE SLMB = ilmb_1
BUS_INTERFACE BRAM_PORT = pp_bus_conn_9
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = ilmb_cntlr
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x0000ffff
BUS_INTERFACE SLMB = ilmb
BUS_INTERFACE BRAM_PORT = pp_bus_conn_5
END

BEGIN lmb_v10
PARAMETER INSTANCE = ilmb_1
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN lmb_v10
PARAMETER INSTANCE = ilmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = dlmb_cntlr_1
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x0000ffff
BUS_INTERFACE SLMB = dlmb_1
BUS_INTERFACE BRAM_PORT = pp_bus_conn_8
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = dlmb_cntlr
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x0000ffff
BUS_INTERFACE SLMB = dlmb
BUS_INTERFACE BRAM_PORT = pp_bus_conn_4
END

BEGIN lmb_v10
PARAMETER INSTANCE = dlmb_1
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN lmb_v10
PARAMETER INSTANCE = dlmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = pp_port_conn_13
PORT SYS_Rst = pp_port_conn_31
END

BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER C_CLKIN_FREQ = 100000000
PARAMETER C_CLKOUT0_FREQ = 100000000
PARAMETER C_CLKOUT0_PHASE = 0
PARAMETER C_CLKOUT0_GROUP = PLL0
PARAMETER C_CLKOUT0_BUF = TRUE
PARAMETER C_CLKOUT1_FREQ = 200000000
PARAMETER C_CLKOUT1_PHASE = 90
PARAMETER C_CLKOUT1_GROUP = PLL0
PARAMETER C_CLKOUT1_BUF = TRUE
PARAMETER C_CLKOUT2_FREQ = 200000000
PARAMETER C_CLKOUT2_PHASE = 0
PARAMETER C_CLKOUT2_GROUP = PLL0
PARAMETER C_CLKOUT2_BUF = TRUE
PARAMETER C_EXT_RESET_HIGH = 0
PARAMETER HW_VER = 4.00.a
PORT CLKIN = ext_port_conn_0
PORT CLKOUT0 = pp_port_conn_13
PORT CLKOUT1 = pp_port_conn_14
PORT CLKOUT2 = pp_port_conn_15
PORT RST = ext_port_conn_1
PORT LOCKED = pp_port_conn_28
END

BEGIN mpmc
PARAMETER INSTANCE = ddr2_sdram
PARAMETER C_NUM_PORTS = 5
PARAMETER C_NUM_IDELAYCTRL = 3
PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
PARAMETER C_USE_MIG_V5_PHY = 1
PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
PARAMETER C_MEM_ODT_TYPE = 1
PARAMETER C_MEM_CLK_WIDTH = 2
PARAMETER C_MEM_ODT_WIDTH = 2
PARAMETER C_MEM_CE_WIDTH = 2
PARAMETER C_MEM_CS_N_WIDTH = 2
PARAMETER C_MEM_DATA_WIDTH = 64
PARAMETER C_DDR2_DQSN_ENABLE = 1
PARAMETER C_PIM0_BASETYPE = 2
PARAMETER HW_VER = 6.00.a
PARAMETER C_MPMC_CLK0_PERIOD_PS = 5000
PARAMETER C_PIM1_BASETYPE = 2
PARAMETER C_FAMILY = virtex5
PARAMETER C_PIM2_BASETYPE = 4
PARAMETER C_PIM3_BASETYPE = 4
PARAMETER C_PIM4_BASETYPE = 4
PARAMETER C_MPMC_BASEADDR = 0x90000000
PARAMETER C_MPMC_HIGHADDR = 0x9fffffff
PORT MPMC_Clk0 = pp_port_conn_15
PORT MPMC_Clk0_DIV2 = pp_port_conn_13
PORT MPMC_Clk90 = pp_port_conn_14
PORT MPMC_Clk_200MHz = pp_port_conn_15
PORT MPMC_Rst = pp_port_conn_37
PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
BUS_INTERFACE SPLB0 = mb_plb_1
BUS_INTERFACE SPLB1 = mb_plb
BUS_INTERFACE MPMC_PIM2 = pp_bus_conn_43
BUS_INTERFACE MPMC_PIM3 = pp_bus_conn_41
BUS_INTERFACE MPMC_PIM4 = pp_bus_conn_39
END

BEGIN xps_intc
PARAMETER INSTANCE = Intr_Main
PARAMETER HW_VER = 2.01.a
PARAMETER C_IRQ_IS_LEVEL = 0
PARAMETER C_BASEADDR = 0x81800000
PARAMETER C_HIGHADDR = 0x8180ffff
PORT Intr = pp_port_conn_11&interrupt_conn_38&interrupt_conn_40&interrupt_conn_42
PORT Irq = pp_port_conn_7
BUS_INTERFACE SPLB = mb_plb_1
END

BEGIN xps_intc
PARAMETER INSTANCE = Intr_Access
PARAMETER HW_VER = 2.01.a
PARAMETER C_IRQ_IS_LEVEL = 0
PARAMETER C_BASEADDR = 0x81800000
PARAMETER C_HIGHADDR = 0x8180ffff
PORT Intr = pp_port_conn_12
PORT Irq = pp_port_conn_3
BUS_INTERFACE SPLB = mb_plb
END

BEGIN npi_coreA
PARAMETER INSTANCE = npi_coreA_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xc3800000
PARAMETER C_HIGHADDR = 0xc380ffff
PORT INT_DONE = interrupt_conn_42
PORT XIL_NPI_Clk = pp_port_conn_13
BUS_INTERFACE SPLB = mb_plb_1
BUS_INTERFACE XIL_NPI = pp_bus_conn_43
END

BEGIN npi_coreC
PARAMETER INSTANCE = npi_coreC_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xc3820000
PARAMETER C_HIGHADDR = 0xc382ffff
END

BEGIN npi_coreD
PARAMETER INSTANCE = npi_coreD_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xc3840000
PARAMETER C_HIGHADDR = 0xc384ffff
PORT INT_DONE = interrupt_conn_40
PORT XIL_NPI_Clk = pp_port_conn_13
BUS_INTERFACE SPLB = mb_plb_1
BUS_INTERFACE XIL_NPI = pp_bus_conn_41
END

BEGIN npi_coreE
PARAMETER INSTANCE = npi_coreE_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xc3860000
PARAMETER C_HIGHADDR = 0xc386ffff
PORT INT_DONE = interrupt_conn_38
PORT XIL_NPI_Clk = pp_port_conn_13
BUS_INTERFACE SPLB = mb_plb_1
BUS_INTERFACE XIL_NPI = pp_bus_conn_39
END

