Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 61e6b596caf44865b81fdd7bcf3fa289 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pattern_recognizer_tb_behav xil_defaultlib.pattern_recognizer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3671] readline called past the end of file 'ramfile' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/ram.vhd:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
