\hypertarget{struct_c_r_y_p___type_def}{\section{C\-R\-Y\-P\-\_\-\-Type\-Def Struct Reference}
\label{struct_c_r_y_p___type_def}\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
}


Crypto Processor.  




{\ttfamily \#include $<$stm32f2xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}{D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{D\-O\-U\-T}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{D\-M\-A\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{I\-M\-S\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{R\-I\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{M\-I\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{K0\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{K0\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{K1\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{K1\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{K2\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{K2\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{K3\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{K3\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{I\-V0\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{I\-V0\-R\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{I\-V1\-L\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{I\-V1\-R\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

\subsection{Member Data Documentation}
\hypertarget{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}
C\-R\-Y\-P control register, Address offset\-: 0x00 \hypertarget{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-M\-A\-C\-R@{D\-M\-A\-C\-R}}
\index{D\-M\-A\-C\-R@{D\-M\-A\-C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-M\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-D\-M\-A\-C\-R}}\label{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}
C\-R\-Y\-P D\-M\-A control register, Address offset\-: 0x10 \hypertarget{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-O\-U\-T@{D\-O\-U\-T}}
\index{D\-O\-U\-T@{D\-O\-U\-T}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-U\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-D\-O\-U\-T}}\label{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}
C\-R\-Y\-P data output register, Address offset\-: 0x0\-C \hypertarget{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}
C\-R\-Y\-P data input register, Address offset\-: 0x08 \hypertarget{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-M\-S\-C\-R@{I\-M\-S\-C\-R}}
\index{I\-M\-S\-C\-R@{I\-M\-S\-C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-M\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-I\-M\-S\-C\-R}}\label{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}
C\-R\-Y\-P interrupt mask set/clear register, Address offset\-: 0x14 \hypertarget{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V0\-L\-R@{I\-V0\-L\-R}}
\index{I\-V0\-L\-R@{I\-V0\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V0\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-I\-V0\-L\-R}}\label{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}
C\-R\-Y\-P initialization vector left-\/word register 0, Address offset\-: 0x40 \hypertarget{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V0\-R\-R@{I\-V0\-R\-R}}
\index{I\-V0\-R\-R@{I\-V0\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V0\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-I\-V0\-R\-R}}\label{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}
C\-R\-Y\-P initialization vector right-\/word register 0, Address offset\-: 0x44 \hypertarget{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V1\-L\-R@{I\-V1\-L\-R}}
\index{I\-V1\-L\-R@{I\-V1\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V1\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-I\-V1\-L\-R}}\label{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}
C\-R\-Y\-P initialization vector left-\/word register 1, Address offset\-: 0x48 \hypertarget{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V1\-R\-R@{I\-V1\-R\-R}}
\index{I\-V1\-R\-R@{I\-V1\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V1\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-I\-V1\-R\-R}}\label{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}
C\-R\-Y\-P initialization vector right-\/word register 1, Address offset\-: 0x4\-C \hypertarget{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K0\-L\-R@{K0\-L\-R}}
\index{K0\-L\-R@{K0\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K0\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K0\-L\-R}}\label{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}
C\-R\-Y\-P key left register 0, Address offset\-: 0x20 \hypertarget{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K0\-R\-R@{K0\-R\-R}}
\index{K0\-R\-R@{K0\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K0\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K0\-R\-R}}\label{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}
C\-R\-Y\-P key right register 0, Address offset\-: 0x24 \hypertarget{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K1\-L\-R@{K1\-L\-R}}
\index{K1\-L\-R@{K1\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K1\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K1\-L\-R}}\label{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}
C\-R\-Y\-P key left register 1, Address offset\-: 0x28 \hypertarget{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K1\-R\-R@{K1\-R\-R}}
\index{K1\-R\-R@{K1\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K1\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K1\-R\-R}}\label{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}
C\-R\-Y\-P key right register 1, Address offset\-: 0x2\-C \hypertarget{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K2\-L\-R@{K2\-L\-R}}
\index{K2\-L\-R@{K2\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K2\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K2\-L\-R}}\label{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}
C\-R\-Y\-P key left register 2, Address offset\-: 0x30 \hypertarget{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K2\-R\-R@{K2\-R\-R}}
\index{K2\-R\-R@{K2\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K2\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K2\-R\-R}}\label{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}
C\-R\-Y\-P key right register 2, Address offset\-: 0x34 \hypertarget{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K3\-L\-R@{K3\-L\-R}}
\index{K3\-L\-R@{K3\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K3\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K3\-L\-R}}\label{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}
C\-R\-Y\-P key left register 3, Address offset\-: 0x38 \hypertarget{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K3\-R\-R@{K3\-R\-R}}
\index{K3\-R\-R@{K3\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K3\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-K3\-R\-R}}\label{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}
C\-R\-Y\-P key right register 3, Address offset\-: 0x3\-C \hypertarget{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!M\-I\-S\-R@{M\-I\-S\-R}}
\index{M\-I\-S\-R@{M\-I\-S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{M\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-M\-I\-S\-R}}\label{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}
C\-R\-Y\-P masked interrupt status register, Address offset\-: 0x1\-C \hypertarget{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!R\-I\-S\-R@{R\-I\-S\-R}}
\index{R\-I\-S\-R@{R\-I\-S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{R\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-R\-I\-S\-R}}\label{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}
C\-R\-Y\-P raw interrupt status register, Address offset\-: 0x18 \hypertarget{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R\-Y\-P\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}
C\-R\-Y\-P status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
