ARM GAS  /tmp/cczsVEHt.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB132:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cczsVEHt.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 8BB0     		sub	sp, sp, #44
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 45 3 view .LVU1
  45              		.loc 1 45 20 is_stmt 0 view .LVU2
  46 0004 0024     		movs	r4, #0
  47 0006 0594     		str	r4, [sp, #20]
  48 0008 0694     		str	r4, [sp, #24]
  49 000a 0794     		str	r4, [sp, #28]
  50 000c 0894     		str	r4, [sp, #32]
  51 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 48 3 is_stmt 1 view .LVU3
  53              	.LBB2:
  54              		.loc 1 48 3 view .LVU4
  55              		.loc 1 48 3 view .LVU5
  56 0010 2D4B     		ldr	r3, .L3
  57 0012 DA6C     		ldr	r2, [r3, #76]
  58 0014 42F00402 		orr	r2, r2, #4
  59 0018 DA64     		str	r2, [r3, #76]
  60              		.loc 1 48 3 view .LVU6
  61 001a DA6C     		ldr	r2, [r3, #76]
  62 001c 02F00402 		and	r2, r2, #4
  63 0020 0192     		str	r2, [sp, #4]
  64              		.loc 1 48 3 view .LVU7
  65 0022 019A     		ldr	r2, [sp, #4]
  66              	.LBE2:
  67              		.loc 1 48 3 view .LVU8
ARM GAS  /tmp/cczsVEHt.s 			page 3


  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  68              		.loc 1 49 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 49 3 view .LVU10
  71              		.loc 1 49 3 view .LVU11
  72 0024 DA6C     		ldr	r2, [r3, #76]
  73 0026 42F02002 		orr	r2, r2, #32
  74 002a DA64     		str	r2, [r3, #76]
  75              		.loc 1 49 3 view .LVU12
  76 002c DA6C     		ldr	r2, [r3, #76]
  77 002e 02F02002 		and	r2, r2, #32
  78 0032 0292     		str	r2, [sp, #8]
  79              		.loc 1 49 3 view .LVU13
  80 0034 029A     		ldr	r2, [sp, #8]
  81              	.LBE3:
  82              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 50 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 50 3 view .LVU16
  86              		.loc 1 50 3 view .LVU17
  87 0036 DA6C     		ldr	r2, [r3, #76]
  88 0038 42F00102 		orr	r2, r2, #1
  89 003c DA64     		str	r2, [r3, #76]
  90              		.loc 1 50 3 view .LVU18
  91 003e DA6C     		ldr	r2, [r3, #76]
  92 0040 02F00102 		and	r2, r2, #1
  93 0044 0392     		str	r2, [sp, #12]
  94              		.loc 1 50 3 view .LVU19
  95 0046 039A     		ldr	r2, [sp, #12]
  96              	.LBE4:
  97              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 51 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 51 3 view .LVU22
 101              		.loc 1 51 3 view .LVU23
 102 0048 DA6C     		ldr	r2, [r3, #76]
 103 004a 42F00202 		orr	r2, r2, #2
 104 004e DA64     		str	r2, [r3, #76]
 105              		.loc 1 51 3 view .LVU24
 106 0050 DB6C     		ldr	r3, [r3, #76]
 107 0052 03F00203 		and	r3, r3, #2
 108 0056 0493     		str	r3, [sp, #16]
 109              		.loc 1 51 3 view .LVU25
 110 0058 049B     		ldr	r3, [sp, #16]
 111              	.LBE5:
 112              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 113              		.loc 1 54 3 view .LVU27
 114 005a 1C4F     		ldr	r7, .L3+4
 115 005c 2246     		mov	r2, r4
 116 005e 42F28821 		movw	r1, #8840
 117 0062 3846     		mov	r0, r7
 118 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/cczsVEHt.s 			page 4


 119              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 120              		.loc 1 57 3 view .LVU28
 121 0068 2246     		mov	r2, r4
 122 006a 4FF40271 		mov	r1, #520
 123 006e 4FF09040 		mov	r0, #1207959552
 124 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 125              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 126              		.loc 1 60 3 view .LVU29
 127 0076 164E     		ldr	r6, .L3+8
 128 0078 2246     		mov	r2, r4
 129 007a 4FF46041 		mov	r1, #57344
 130 007e 3046     		mov	r0, r6
 131 0080 FFF7FEFF 		bl	HAL_GPIO_WritePin
 132              	.LVL2:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC3 PC7 PC9 */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_9;
 133              		.loc 1 63 3 view .LVU30
 134              		.loc 1 63 23 is_stmt 0 view .LVU31
 135 0084 42F28823 		movw	r3, #8840
 136 0088 0593     		str	r3, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 137              		.loc 1 64 3 is_stmt 1 view .LVU32
 138              		.loc 1 64 24 is_stmt 0 view .LVU33
 139 008a 0125     		movs	r5, #1
 140 008c 0695     		str	r5, [sp, #24]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 141              		.loc 1 65 3 is_stmt 1 view .LVU34
 142              		.loc 1 65 24 is_stmt 0 view .LVU35
 143 008e 0794     		str	r4, [sp, #28]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 144              		.loc 1 66 3 is_stmt 1 view .LVU36
 145              		.loc 1 66 25 is_stmt 0 view .LVU37
 146 0090 0894     		str	r4, [sp, #32]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 147              		.loc 1 67 3 is_stmt 1 view .LVU38
 148 0092 05A9     		add	r1, sp, #20
 149 0094 3846     		mov	r0, r7
 150 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : PA3 PA9 */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9;
 152              		.loc 1 70 3 view .LVU39
 153              		.loc 1 70 23 is_stmt 0 view .LVU40
 154 009a 4FF40273 		mov	r3, #520
 155 009e 0593     		str	r3, [sp, #20]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 156              		.loc 1 71 3 is_stmt 1 view .LVU41
 157              		.loc 1 71 24 is_stmt 0 view .LVU42
 158 00a0 0695     		str	r5, [sp, #24]
ARM GAS  /tmp/cczsVEHt.s 			page 5


  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 72 3 is_stmt 1 view .LVU43
 160              		.loc 1 72 24 is_stmt 0 view .LVU44
 161 00a2 0794     		str	r4, [sp, #28]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162              		.loc 1 73 3 is_stmt 1 view .LVU45
 163              		.loc 1 73 25 is_stmt 0 view .LVU46
 164 00a4 0894     		str	r4, [sp, #32]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165              		.loc 1 74 3 is_stmt 1 view .LVU47
 166 00a6 05A9     		add	r1, sp, #20
 167 00a8 4FF09040 		mov	r0, #1207959552
 168 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pins : PB13 PB14 PB15 */
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 170              		.loc 1 77 3 view .LVU48
 171              		.loc 1 77 23 is_stmt 0 view .LVU49
 172 00b0 4FF46043 		mov	r3, #57344
 173 00b4 0593     		str	r3, [sp, #20]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 174              		.loc 1 78 3 is_stmt 1 view .LVU50
 175              		.loc 1 78 24 is_stmt 0 view .LVU51
 176 00b6 0695     		str	r5, [sp, #24]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 79 3 is_stmt 1 view .LVU52
 178              		.loc 1 79 24 is_stmt 0 view .LVU53
 179 00b8 0794     		str	r4, [sp, #28]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 180              		.loc 1 80 3 is_stmt 1 view .LVU54
 181              		.loc 1 80 25 is_stmt 0 view .LVU55
 182 00ba 0894     		str	r4, [sp, #32]
  81:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183              		.loc 1 81 3 is_stmt 1 view .LVU56
 184 00bc 05A9     		add	r1, sp, #20
 185 00be 3046     		mov	r0, r6
 186 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL5:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c **** }
 188              		.loc 1 83 1 is_stmt 0 view .LVU57
 189 00c4 0BB0     		add	sp, sp, #44
 190              	.LCFI2:
 191              		.cfi_def_cfa_offset 20
 192              		@ sp needed
 193 00c6 F0BD     		pop	{r4, r5, r6, r7, pc}
 194              	.L4:
 195              		.align	2
 196              	.L3:
 197 00c8 00100240 		.word	1073876992
 198 00cc 00080048 		.word	1207961600
 199 00d0 00040048 		.word	1207960576
 200              		.cfi_endproc
 201              	.LFE132:
 203              		.text
 204              	.Letext0:
ARM GAS  /tmp/cczsVEHt.s 			page 6


 205              		.file 2 "/home/yml/mondrian/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 206              		.file 3 "/home/yml/mondrian/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 207              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 208              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
ARM GAS  /tmp/cczsVEHt.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/cczsVEHt.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/cczsVEHt.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cczsVEHt.s:197    .text.MX_GPIO_Init:000000c8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
