---
title: "Chapter 1 README"
layout: default
nav_order: 0
description: "Introduction and navigation for AITL Silicon Pathway Chapter 1 documentation."
---

# ğŸ“˜ Chapter 1 â€” Python Baseline Model  
## *README / Introduction*

Welcome to **Chapter 1** of the *AITL Silicon Pathway* project.  
This chapter defines the **software baseline model** of the AITL hybrid control architecture:

- **PID** â€” Real-time continuous controller  
- **FSM** â€” Supervisory mode and fault logic  
- **LLM** â€” Adaptive intelligence (placeholder in this chapter)

The Python implementation created here acts as the **behavioral golden model** for all downstream chapters:

```
Python â†’ Verilog RTL â†’ OpenLane P&R â†’ Magic Extraction â†’ SPICE
```

Everything implemented in Chapter 1 must be faithfully replicated in hardware.

---

# ğŸ“‚ Documents Included in Chapter 1

| File | Description |
|------|-------------|
| `index.md` | Entry page for Chapter 1 |
| `overview.md` | Conceptual overview of the AITL architecture |
| `python_model.md` | Detailed breakdown of PID/FSM/Controller implementation |
| `fsm.md` | Canonical supervisory state machine specification |
| `api.md` | Documentation for all public-facing classes and APIs |
| `getting_started.md` | How to install, run, and simulate the Python baseline |

---

# ğŸ§± Purpose of Chapter 1

The goals of this chapter:

- Establish a **deterministic, well-defined control model**
- Provide a **canonical specification** for the supervisory FSM
- Create simulation tools for:
  - step response  
  - fault behavior  
- Produce artifacts necessary for RTL design (Chapter 2)
- Form the **reference behavior** that all hardware must match

This ensures end-to-end correctness from software to silicon.

---

# ğŸ§© AITL Architecture Summary

**Three-layer model:**

1. **PID Layer**  
   - Real-time continuous control  
   - Executes only in STARTUP/RUN  
   - Disabled in IDLE/FAULT

2. **FSM Layer**  
   - Supervisory logic  
   - Exact transitions:  
     ```
     IDLE â†’ STARTUP â†’ RUN â†’ FAULT â†’ IDLE
     ```

3. **LLM Layer**  
   - Adaptive tuning (stub in this chapter)

---

# ğŸ›  Python Model Directory Structure

The Python reference implementation (outside docs/) follows:

```
chapter1_python_model/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ pid.py
â”‚   â”œâ”€â”€ fsm.py
â”‚   â”œâ”€â”€ aitl_controller.py
â”‚   â””â”€â”€ llm_placeholder.py
â”œâ”€â”€ sim/
â”œâ”€â”€ plots/
â”œâ”€â”€ tests/
â”œâ”€â”€ main.py
â””â”€â”€ requirements.txt
```

---

# â–¶ï¸ Running Simulations

To run step response:

```bash
python sim/run_step_response.py
```

To run fault scenario:

```bash
python sim/run_fault_scenario.py
```

Plots will appear under:

```
plots/
```

---

# ğŸ”— Relationship to Later Chapters

| Chapter | Output |
|---------|--------|
| **Chapter 1** | Python behavioral golden model |
| **Chapter 2** | FSM â†’ Verilog RTL |
| **Chapter 3** | ASIC physical design (OpenLane) |
| **Chapter 4** | Parasitic extraction (Magic) |
| **Chapter 5** | SPICE timing & waveform analysis |

If Chapter 1 is incorrect or incomplete, **hardware will not match specification**.  
Therefore this chapter has the strictest correctness requirement.

---

# ğŸ“œ License

This documentation is part of the AITL Silicon Pathway project.  
See the main repository license page for details.

---

# Â© AITL Silicon Pathway Project

