Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jun 24 14:30:07 2023
| Host         : LAPTOP-KVBO1570 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EyeChart_Top_timing_summary_routed.rpt -pb EyeChart_Top_timing_summary_routed.pb -rpx EyeChart_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : EyeChart_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       12          
TIMING-20  Warning           Non-clocked latch                                   12          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line120/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.324        0.000                      0                  202        0.211        0.000                      0                  202        3.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
cw0/inst/clk_in       {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw0/inst/clk_in                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        32.019        0.000                      0                  133        0.211        0.000                      0                  133       19.363        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                 6.324        0.000                      0                   69        0.252        0.000                      0                   69        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw0/inst/clk_in
  To Clock:  cw0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.019ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.430ns (20.178%)  route 5.657ns (79.822%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.529     8.707    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  ec_c/reg_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.502    41.227    ec_c/clk_out
    SLICE_X4Y63          FDRE                                         r  ec_c/reg_cnt_reg[25]/C
                         clock pessimism              0.091    41.318    
                         clock uncertainty           -0.164    41.154    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    40.725    ec_c/reg_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.019    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.430ns (20.590%)  route 5.515ns (79.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.387     8.565    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.503    41.228    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[21]/C
                         clock pessimism              0.091    41.319    
                         clock uncertainty           -0.164    41.155    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    40.726    ec_c/reg_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.430ns (20.590%)  route 5.515ns (79.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.387     8.565    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.503    41.228    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[22]/C
                         clock pessimism              0.091    41.319    
                         clock uncertainty           -0.164    41.155    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    40.726    ec_c/reg_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.430ns (20.590%)  route 5.515ns (79.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.387     8.565    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.503    41.228    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[23]/C
                         clock pessimism              0.091    41.319    
                         clock uncertainty           -0.164    41.155    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    40.726    ec_c/reg_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.430ns (20.590%)  route 5.515ns (79.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.387     8.565    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.503    41.228    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[24]/C
                         clock pessimism              0.091    41.319    
                         clock uncertainty           -0.164    41.155    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429    40.726    ec_c/reg_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.430ns (21.050%)  route 5.363ns (78.950%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.229 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.235     8.413    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504    41.229    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[17]/C
                         clock pessimism              0.116    41.345    
                         clock uncertainty           -0.164    41.181    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    40.752    ec_c/reg_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.430ns (21.050%)  route 5.363ns (78.950%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.229 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.235     8.413    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504    41.229    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
                         clock pessimism              0.116    41.345    
                         clock uncertainty           -0.164    41.181    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    40.752    ec_c/reg_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.430ns (21.050%)  route 5.363ns (78.950%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.229 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.235     8.413    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504    41.229    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[19]/C
                         clock pessimism              0.116    41.345    
                         clock uncertainty           -0.164    41.181    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    40.752    ec_c/reg_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.430ns (21.050%)  route 5.363ns (78.950%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.229 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.235     8.413    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504    41.229    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
                         clock pessimism              0.116    41.345    
                         clock uncertainty           -0.164    41.181    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    40.752    ec_c/reg_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         40.752    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.466ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.430ns (21.525%)  route 5.213ns (78.475%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.231 - 39.725 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     1.620    ec_c/clk_out
    SLICE_X4Y61          FDRE                                         r  ec_c/reg_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ec_c/reg_cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     2.756    ec_c/reg_cnt[20]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.124     2.880 f  ec_c/reg_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     3.513    ec_c/reg_cnt[0]_i_7_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.637 f  ec_c/reg_cnt[0]_i_6/O
                         net (fo=1, routed)           0.508     4.145    ec_c/reg_cnt[0]_i_6_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.269 f  ec_c/reg_cnt[0]_i_3/O
                         net (fo=1, routed)           0.799     5.068    ec_c/reg_cnt[0]_i_3_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.192 f  ec_c/reg_cnt[0]_i_2/O
                         net (fo=2, routed)           0.665     5.857    ec_c/reg_cnt[0]_i_2_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I0_O)        0.152     6.009 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.843     6.852    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.326     7.178 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.085     8.263    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506    41.231    ec_c/clk_out
    SLICE_X4Y58          FDRE                                         r  ec_c/reg_cnt_reg[5]/C
                         clock pessimism              0.091    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X4Y58          FDRE (Setup_fdre_C_R)       -0.429    40.729    ec_c/reg_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 32.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.235%)  route 0.107ns (33.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X12Y54         FDRE                                         r  d2v/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  d2v/x_cnt_reg[7]/Q
                         net (fo=26, routed)          0.107     0.834    d2v/x_cnt[7]
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.879 r  d2v/x_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.879    d2v/p_1_in[9]
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[9]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.092     0.669    d2v/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ec_c/sel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.128     0.718 r  ec_c/sel_cnt_reg[1]/Q
                         net (fo=2, routed)           0.100     0.818    ec_c/sel_cnt[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.104     0.922 r  ec_c/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.922    ec_c/sel_reg[1]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X5Y58          FDRE                                         r  ec_c/sel_reg_reg[1]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.107     0.697    ec_c/sel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.945%)  route 0.152ns (40.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  d2v/x_cnt_reg[3]/Q
                         net (fo=22, routed)          0.152     0.843    d2v/x_cnt[3]
    SLICE_X12Y53         LUT6 (Prop_lut6_I4_O)        0.099     0.942 r  d2v/x_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.942    d2v/p_1_in[5]
    SLICE_X12Y53         FDRE                                         r  d2v/x_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X12Y53         FDRE                                         r  d2v/x_cnt_reg[5]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.121     0.701    d2v/x_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565     0.565    d2v/clk_out
    SLICE_X15Y51         FDRE                                         r  d2v/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  d2v/y_cnt_reg[1]/Q
                         net (fo=37, routed)          0.201     0.907    d2v/y_cnt_reg[1]
    SLICE_X14Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.952 r  d2v/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.952    d2v/p_0_in__0[5]
    SLICE_X14Y53         FDRE                                         r  d2v/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X14Y53         FDRE                                         r  d2v/y_cnt_reg[5]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.120     0.700    d2v/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565     0.565    d2v/clk_out
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           0.175     0.904    d2v/y_cnt_reg[7]
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.045     0.949 r  d2v/y_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.949    d2v/p_0_in__0[7]
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.834     0.834    d2v/clk_out
    SLICE_X14Y52         FDRE                                         r  d2v/y_cnt_reg[7]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.120     0.685    d2v/y_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.564     0.564    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  d2v/x_cnt_reg[2]/Q
                         net (fo=45, routed)          0.192     0.896    d2v/x_cnt[2]
    SLICE_X13Y54         LUT4 (Prop_lut4_I3_O)        0.042     0.938 r  d2v/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.938    d2v/p_1_in[3]
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.833     0.833    d2v/clk_out
    SLICE_X13Y54         FDRE                                         r  d2v/x_cnt_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.107     0.671    d2v/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.589     0.589    ec_c/clk_out
    SLICE_X4Y60          FDRE                                         r  ec_c/reg_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  ec_c/reg_cnt_reg[15]/Q
                         net (fo=2, routed)           0.133     0.862    ec_c/reg_cnt[15]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.973 r  ec_c/reg_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.973    ec_c/data0[15]
    SLICE_X4Y60          FDRE                                         r  ec_c/reg_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y60          FDRE                                         r  ec_c/reg_cnt_reg[15]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.105     0.694    ec_c/reg_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    ec_c/clk_out
    SLICE_X4Y59          FDRE                                         r  ec_c/reg_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ec_c/reg_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     0.863    ec_c/reg_cnt[11]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.974 r  ec_c/reg_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.974    ec_c/data0[11]
    SLICE_X4Y59          FDRE                                         r  ec_c/reg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X4Y59          FDRE                                         r  ec_c/reg_cnt_reg[11]/C
                         clock pessimism             -0.271     0.590    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.105     0.695    ec_c/reg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.185     0.916    ec_c/rst[0]
    SLICE_X4Y54          LUT4 (Prop_lut4_I3_O)        0.045     0.961 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.961    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.091     0.682    ec_c/FSM_onehot_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.588     0.588    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  ec_c/reg_cnt_reg[23]/Q
                         net (fo=2, routed)           0.133     0.862    ec_c/reg_cnt[23]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.973 r  ec_c/reg_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.973    ec_c/data0[23]
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.858     0.858    ec_c/clk_out
    SLICE_X4Y62          FDRE                                         r  ec_c/reg_cnt_reg[23]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.105     0.693    ec_c/reg_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y53     d2v/x_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y54     d2v/x_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y54     d2v/x_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y53     d2v/x_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     d2v/x_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.333    nolabel_line120/clk_div_0
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[13]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[14]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[15]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.704ns (22.537%)  route 2.420ns (77.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.602     8.270    nolabel_line120/clk_div_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    nolabel_line120/clk
    SLICE_X1Y60          FDRE                                         r  nolabel_line120/clk_reg_reg[16]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line120/clk_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.704ns (22.647%)  route 2.405ns (77.353%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line120/clk_reg_reg[6]/Q
                         net (fo=2, routed)           0.875     6.477    nolabel_line120/clk_reg[6]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.544    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.586     8.254    nolabel_line120/clk_div_0
    SLICE_X0Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X0Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line120/clk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.704ns (22.812%)  route 2.382ns (77.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    nolabel_line120/clk
    SLICE_X1Y57          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    nolabel_line120/clk_reg[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.943     7.526    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.650 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.582     8.232    nolabel_line120/clk_div_0
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line120/clk
    SLICE_X1Y58          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y58          FDRE (Setup_fdre_C_R)       -0.429    14.657    nolabel_line120/clk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[8]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    v2s/clk_reg_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  v2s/clk_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    v2s/clk_reg_reg[0]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    v2s/clk_reg_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  v2s/clk_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    v2s/clk_reg_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[12]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[8]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    v2s/clk_reg_reg_n_0_[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  v2s/clk_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[4]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[10]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[8]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[14]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[12]_i_1_n_5
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    v2s/clk_reg_reg_n_0_[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  v2s/clk_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    v2s/clk_reg_reg[0]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60    nolabel_line120/clk_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60    nolabel_line120/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59    nolabel_line120/clk_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.984ns  (logic 3.958ns (17.222%)  route 19.026ns (82.778%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.230    19.478    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124    19.602 r  d2v/pix_data_reg[3]_i_12/O
                         net (fo=1, routed)           0.670    20.273    d2v/pix_data_reg[3]_i_12_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.124    20.397 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           1.124    21.520    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.644 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.590    22.234    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    22.358 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.626    22.984    d2v_n_20
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.664ns  (logic 3.958ns (17.465%)  route 18.706ns (82.535%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          0.997    19.245    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124    19.369 r  d2v/pix_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.670    20.040    d2v/pix_data_reg[0]_i_4_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.124    20.164 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           1.108    21.272    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.396 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.663    22.059    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    22.183 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.481    22.664    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.661ns  (logic 3.958ns (17.467%)  route 18.703ns (82.533%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.103    19.352    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  d2v/pix_data_reg[6]_i_7/O
                         net (fo=1, routed)           0.665    20.141    d2v/p_e/pix_data1_in[6]
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124    20.265 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           1.166    21.430    d2v/pix_data_e[6]
    SLICE_X9Y55          LUT4 (Prop_lut4_I1_O)        0.124    21.554 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.644    22.199    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124    22.323 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.339    22.661    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.657ns  (logic 4.122ns (18.192%)  route 18.535ns (81.808%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         9.305    10.769    d2v/sw_IBUF[2]
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  d2v/pix_data_reg[11]_i_1435/O
                         net (fo=1, routed)           0.000    10.893    d2v/pix_data_reg[11]_i_1435_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.473 r  d2v/pix_data_reg[11]_i_977/O[2]
                         net (fo=9, routed)           1.466    12.939    d2v/p_e/pix_data5[3]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.302    13.241 r  d2v/pix_data_reg[11]_i_672/O
                         net (fo=24, routed)          1.130    14.372    d2v/pix_data_reg[11]_i_672_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.496 r  d2v/pix_data_reg[11]_i_1062/O
                         net (fo=1, routed)           0.651    15.147    d2v/pix_data_reg[11]_i_1062_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.697 r  d2v/pix_data_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    15.697    d2v/pix_data_reg[11]_i_663_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  d2v/pix_data_reg[11]_i_329/CO[3]
                         net (fo=1, routed)           0.000    15.814    d2v/pix_data_reg[11]_i_329_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  d2v/pix_data_reg[11]_i_89/CO[3]
                         net (fo=2, routed)           1.247    17.178    d2v/p_e/pix_data36_in
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.124    17.302 r  d2v/pix_data_reg[11]_i_84/O
                         net (fo=1, routed)           0.680    17.982    d2v/pix_data_reg[11]_i_84_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.124    18.106 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          0.976    19.082    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124    19.206 r  d2v/pix_data_reg[4]_i_5/O
                         net (fo=1, routed)           0.801    20.007    d2v/p_e/pix_data[4]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124    20.131 r  d2v/pix_data_reg[4]_i_3/O
                         net (fo=1, routed)           1.044    21.174    d2v/pix_data_e[4]
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.124    21.298 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.613    21.911    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    22.035 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.622    22.657    d2v_n_19
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.565ns  (logic 4.352ns (19.286%)  route 18.213ns (80.714%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         9.305    10.769    d2v/sw_IBUF[2]
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  d2v/pix_data_reg[11]_i_1435/O
                         net (fo=1, routed)           0.000    10.893    d2v/pix_data_reg[11]_i_1435_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.473 r  d2v/pix_data_reg[11]_i_977/O[2]
                         net (fo=9, routed)           1.466    12.939    d2v/p_e/pix_data5[3]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.302    13.241 r  d2v/pix_data_reg[11]_i_672/O
                         net (fo=24, routed)          1.130    14.372    d2v/pix_data_reg[11]_i_672_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.496 r  d2v/pix_data_reg[11]_i_1062/O
                         net (fo=1, routed)           0.651    15.147    d2v/pix_data_reg[11]_i_1062_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.697 r  d2v/pix_data_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    15.697    d2v/pix_data_reg[11]_i_663_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  d2v/pix_data_reg[11]_i_329/CO[3]
                         net (fo=1, routed)           0.000    15.814    d2v/pix_data_reg[11]_i_329_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  d2v/pix_data_reg[11]_i_89/CO[3]
                         net (fo=2, routed)           1.247    17.178    d2v/p_e/pix_data36_in
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.124    17.302 r  d2v/pix_data_reg[11]_i_84/O
                         net (fo=1, routed)           0.680    17.982    d2v/pix_data_reg[11]_i_84_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.124    18.106 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.236    19.342    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.466 r  d2v/pix_data_reg[7]_i_57/O
                         net (fo=1, routed)           0.789    20.255    d2v/p_e/pix_data[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124    20.379 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           1.054    21.433    d2v/pix_data_e[7]
    SLICE_X9Y55          LUT4 (Prop_lut4_I1_O)        0.152    21.585 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.654    22.239    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326    22.565 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    22.565    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.202ns  (logic 3.958ns (17.828%)  route 18.244ns (82.172%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.207    19.456    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124    19.580 r  d2v/pix_data_reg[2]_i_4/O
                         net (fo=1, routed)           1.035    20.615    d2v/pix_data_reg[2]_i_4_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    20.739 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.565    21.303    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.427 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.303    21.730    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.854 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.348    22.202    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.105ns  (logic 4.161ns (18.825%)  route 17.944ns (81.175%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.213    19.462    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.586 r  d2v/pix_data_reg[5]_i_7/O
                         net (fo=1, routed)           0.665    20.251    d2v/p_e/pix_data1_in[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    20.375 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.641    21.016    d2v/pix_data_e[5]
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.119    21.135 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.300    21.435    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.332    21.767 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.338    22.105    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.803ns  (logic 3.958ns (18.155%)  route 17.844ns (81.845%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          0.825    19.074    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124    19.198 r  d2v/pix_data_reg[1]_i_4/O
                         net (fo=1, routed)           0.810    20.008    d2v/pix_data_reg[1]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124    20.132 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.848    20.980    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.124    21.104 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.575    21.679    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.803 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.803    d2v_n_22
    SLICE_X11Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.350ns  (logic 3.998ns (18.725%)  route 17.352ns (81.275%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         9.305    10.769    d2v/sw_IBUF[2]
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  d2v/pix_data_reg[11]_i_1435/O
                         net (fo=1, routed)           0.000    10.893    d2v/pix_data_reg[11]_i_1435_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.473 r  d2v/pix_data_reg[11]_i_977/O[2]
                         net (fo=9, routed)           1.466    12.939    d2v/p_e/pix_data5[3]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.302    13.241 r  d2v/pix_data_reg[11]_i_672/O
                         net (fo=24, routed)          1.130    14.372    d2v/pix_data_reg[11]_i_672_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.496 r  d2v/pix_data_reg[11]_i_1062/O
                         net (fo=1, routed)           0.651    15.147    d2v/pix_data_reg[11]_i_1062_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.697 r  d2v/pix_data_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000    15.697    d2v/pix_data_reg[11]_i_663_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  d2v/pix_data_reg[11]_i_329/CO[3]
                         net (fo=1, routed)           0.000    15.814    d2v/pix_data_reg[11]_i_329_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.931 r  d2v/pix_data_reg[11]_i_89/CO[3]
                         net (fo=2, routed)           1.247    17.178    d2v/p_e/pix_data36_in
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.124    17.302 r  d2v/pix_data_reg[11]_i_84/O
                         net (fo=1, routed)           0.680    17.982    d2v/pix_data_reg[11]_i_84_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.124    18.106 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.219    19.325    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.124    19.449 r  d2v/pix_data_reg[10]_i_4/O
                         net (fo=1, routed)           0.795    20.244    d2v/p_e/pix_data[10]
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124    20.368 r  d2v/pix_data_reg[10]_i_2/O
                         net (fo=1, routed)           0.527    20.895    d2v/pix_data_e[10]
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    21.019 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.331    21.350    d2v_n_13
    SLICE_X8Y53          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.331ns  (logic 3.834ns (17.975%)  route 17.497ns (82.025%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=425, routed)         8.749    10.211    d2v/sw_IBUF[1]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.335 r  d2v/pix_data_reg[11]_i_1829/O
                         net (fo=1, routed)           0.000    10.335    d2v/pix_data_reg[11]_i_1829_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.913 f  d2v/pix_data_reg[11]_i_1409/O[2]
                         net (fo=6, routed)           0.840    11.753    d2v/pix_data_reg[11]_i_1409_n_5
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.329    12.082 f  d2v/pix_data_reg[11]_i_956/O
                         net (fo=14, routed)          0.927    13.010    d2v/pix_data_reg[11]_i_956_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.326    13.336 r  d2v/pix_data_reg[11]_i_583/O
                         net (fo=11, routed)          1.927    15.263    d2v/pix_data_reg[11]_i_583_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.659 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.388    17.047    d2v/p_e/pix_data338_in
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.124    17.171 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.953    18.125    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.249 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          0.863    19.112    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.124    19.236 r  d2v/pix_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.665    19.901    d2v/p_e/pix_data1_in[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.124    20.025 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           1.183    21.207    d2v/pix_data_e[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124    21.331 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    21.331    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.197     0.338    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.043     0.381 r  nolabel_line120/clr_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    nolabel_line120/clr_cnt[3]_i_2_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.197     0.338    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  nolabel_line120/clr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    nolabel_line120/clr_cnt[2]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.208     0.349    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.042     0.391 r  nolabel_line120/clr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    nolabel_line120/clr_cnt[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.208     0.349    nolabel_line120/clr_cnt[0]
    SLICE_X0Y55          LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  nolabel_line120/clr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    nolabel_line120/clr_cnt[0]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.226ns (39.996%)  route 0.339ns (60.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.155     0.283    nolabel_line120/clr_cnt[3]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.098     0.381 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.565    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 0.279ns (18.774%)  route 1.207ns (81.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          1.207     1.441    d2v/sw_IBUF[5]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.486 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.486    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.562ns  (logic 0.279ns (17.861%)  route 1.283ns (82.139%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          1.283     1.517    d2v/sw_IBUF[5]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.562 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.562    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.674ns  (logic 3.106ns (15.023%)  route 17.568ns (84.977%))
  Logic Levels:           15  (CARRY4=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.150    19.500 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           1.048    20.548    d2v/pix_data_e_c[7]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.326    20.874 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.613    21.487    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.611 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.622    22.232    d2v_n_19
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.314ns  (logic 3.342ns (16.452%)  route 16.972ns (83.548%))
  Logic Levels:           15  (CARRY4=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.150    19.500 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           1.048    20.548    d2v/pix_data_e_c[7]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.354    20.902 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.300    21.202    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.332    21.534 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.338    21.872    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.839ns  (logic 3.106ns (15.656%)  route 16.733ns (84.344%))
  Logic Levels:           15  (CARRY4=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.150    19.500 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           0.465    19.964    d2v/pix_data_e_c[7]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.326    20.290 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.644    20.935    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.059 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.339    21.397    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.706ns  (logic 3.302ns (16.756%)  route 16.404ns (83.244%))
  Logic Levels:           15  (CARRY4=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.150    19.500 r  d2v/pix_data_reg[7]_i_24/O
                         net (fo=4, routed)           0.465    19.964    d2v/pix_data_e_c[7]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.320    20.284 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.654    20.938    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326    21.264 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    21.264    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.360ns  (logic 2.754ns (14.225%)  route 16.606ns (85.775%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.124    19.474 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           0.840    20.313    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    20.437 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.481    20.918    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.902ns  (logic 2.754ns (14.570%)  route 16.148ns (85.430%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.124    19.474 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           0.532    20.005    d2v/pix_data_e_c[11]
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.124    20.129 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.331    20.460    d2v_n_13
    SLICE_X8Y53          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.730ns  (logic 2.754ns (14.703%)  route 15.976ns (85.297%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.124    19.474 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           0.691    20.164    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    20.288 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    20.288    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.495ns  (logic 2.754ns (14.890%)  route 15.741ns (85.110%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 r  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          0.898     5.664    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.788 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         7.409    13.196    d2v/pix_y[9]
    SLICE_X6Y28          LUT4 (Prop_lut4_I0_O)        0.124    13.320 r  d2v/pix_data_reg[11]_i_1998/O
                         net (fo=1, routed)           0.000    13.320    d2v/pix_data_reg[11]_i_1998_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.833 r  d2v/pix_data_reg[11]_i_1693/CO[3]
                         net (fo=1, routed)           0.000    13.833    d2v/pix_data_reg[11]_i_1693_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.950 r  d2v/pix_data_reg[11]_i_1231/CO[3]
                         net (fo=1, routed)           0.000    13.950    d2v/pix_data_reg[11]_i_1231_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.067 r  d2v/pix_data_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.000    14.067    d2v/pix_data_reg[11]_i_786_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.184 f  d2v/pix_data_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           1.185    15.370    d2v/p_e_c/pix_data367_in
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    15.494 f  d2v/pix_data_reg[11]_i_105/O
                         net (fo=2, routed)           0.677    16.171    d2v/pix_data_reg[11]_i_105_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    16.295 r  d2v/pix_data_reg[11]_i_112/O
                         net (fo=1, routed)           0.665    16.960    d2v/pix_data_reg[11]_i_112_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124    17.084 r  d2v/pix_data_reg[11]_i_33/O
                         net (fo=1, routed)           1.077    18.161    d2v/pix_data_reg[11]_i_33_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124    18.285 f  d2v/pix_data_reg[11]_i_14/O
                         net (fo=2, routed)           1.065    19.350    d2v/pix_data_reg[11]_i_14_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I4_O)        0.124    19.474 r  d2v/pix_data_reg[11]_i_4/O
                         net (fo=4, routed)           0.456    19.929    d2v/pix_data_e_c[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    20.053 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    20.053    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.463ns  (logic 1.890ns (10.823%)  route 15.573ns (89.177%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 f  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.233     5.999    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.123 r  d2v/pix_data_reg[11]_i_12/O
                         net (fo=121, routed)         3.542     9.665    d2v/pix_x[6]
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.789 r  d2v/pix_data_reg[7]_i_126/O
                         net (fo=139, routed)         3.268    13.057    d2v/pix_data_reg[7]_i_126_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.181 f  d2v/pix_data_reg[7]_i_174/O
                         net (fo=6, routed)           1.426    14.608    d2v/pix_data_reg[7]_i_174_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.732 r  d2v/pix_data_reg[7]_i_95/O
                         net (fo=1, routed)           0.585    15.316    d2v/p_w/data60[7]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.440 r  d2v/pix_data_reg[7]_i_44/O
                         net (fo=1, routed)           0.574    16.014    d2v/pix_data_reg[7]_i_44_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.138 r  d2v/pix_data_reg[7]_i_17/O
                         net (fo=1, routed)           0.807    16.945    d2v/pix_data_reg[7]_i_17_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I0_O)        0.124    17.069 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.347    18.417    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124    18.541 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.481    19.021    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.189ns  (logic 1.890ns (10.996%)  route 15.299ns (89.004%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     1.558    d2v/clk_out
    SLICE_X14Y51         FDRE                                         r  d2v/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  d2v/y_cnt_reg[4]/Q
                         net (fo=19, routed)          1.349     3.385    d2v/y_cnt_reg[4]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.296     3.681 f  d2v/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.960     4.642    d2v/Vsync_OBUF_inst_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.766 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.233     5.999    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.123 r  d2v/pix_data_reg[11]_i_12/O
                         net (fo=121, routed)         3.542     9.665    d2v/pix_x[6]
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.789 r  d2v/pix_data_reg[7]_i_126/O
                         net (fo=139, routed)         3.268    13.057    d2v/pix_data_reg[7]_i_126_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.181 f  d2v/pix_data_reg[7]_i_174/O
                         net (fo=6, routed)           1.426    14.608    d2v/pix_data_reg[7]_i_174_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.732 r  d2v/pix_data_reg[7]_i_95/O
                         net (fo=1, routed)           0.585    15.316    d2v/p_w/data60[7]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.440 r  d2v/pix_data_reg[7]_i_44/O
                         net (fo=1, routed)           0.574    16.014    d2v/pix_data_reg[7]_i_44_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.138 r  d2v/pix_data_reg[7]_i_17/O
                         net (fo=1, routed)           0.807    16.945    d2v/pix_data_reg[7]_i_17_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I0_O)        0.124    17.069 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.205    18.275    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124    18.399 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.348    18.747    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.227ns (35.503%)  route 0.412ns (64.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.412     1.131    d2v/rst[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099     1.230 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.230    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.227ns (33.260%)  route 0.456ns (66.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.456     1.174    d2v/rst[1]
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.099     1.273 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.273    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.227ns (32.221%)  route 0.478ns (67.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.306     1.025    d2v/rst[1]
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.124 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     1.295    d2v_n_23
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.186ns (25.515%)  route 0.543ns (74.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.543     1.275    d2v/rst[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.320 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.320    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.227ns (30.239%)  route 0.524ns (69.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.524     1.242    d2v/rst[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.341 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.341    d2v_n_22
    SLICE_X11Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.186ns (24.557%)  route 0.571ns (75.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.461     1.193    d2v/rst[0]
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.238 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.110     1.348    d2v_n_13
    SLICE_X8Y53          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.227ns (29.891%)  route 0.532ns (70.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.417     1.135    d2v/rst[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.234 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.350    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.186ns (22.317%)  route 0.647ns (77.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.481     1.212    d2v/rst[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.167     1.424    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.227ns (26.863%)  route 0.618ns (73.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.503     1.221    d2v/rst[1]
    SLICE_X11Y54         LUT6 (Prop_lut6_I4_O)        0.099     1.320 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     1.436    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.231ns (26.629%)  route 0.636ns (73.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.412     1.143    d2v/rst[0]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.188 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.110     1.298    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.343 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.115     1.458    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    21.575    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.329ns (55.060%)  route 3.533ns (44.940%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.437     7.034    v2s/sel[0]
    SLICE_X64Y18         LUT3 (Prop_lut3_I1_O)        0.146     7.180 r  v2s/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.096     9.277    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    13.004 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.004    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.078ns (55.126%)  route 3.319ns (44.874%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.437     7.034    v2s/sel[0]
    SLICE_X64Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.158 r  v2s/__1/i_/O
                         net (fo=1, routed)           1.882     9.041    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.538 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.538    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.111ns (56.939%)  route 3.109ns (43.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.252     6.849    v2s/sel[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.973 r  v2s/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.831    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.362 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.362    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.100ns (59.849%)  route 2.751ns (40.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.225     6.822    v2s/sel[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.946 r  v2s/seg0/O
                         net (fo=1, routed)           1.525     8.472    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.992 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.992    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.083ns (59.755%)  route 2.750ns (40.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.687     6.284    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.408 r  v2s/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.471    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.974 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.974    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.084ns (59.791%)  route 2.747ns (40.209%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          1.073     6.670    v2s/sel[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  v2s/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.468    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 4.091ns (59.907%)  route 2.738ns (40.093%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.767     6.364    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.488 r  v2s/seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.971     8.459    seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.970 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.970    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 4.115ns (60.795%)  route 2.654ns (39.205%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.980     6.578    v2s/sel[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  v2s/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.375    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.910 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.910    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 4.307ns (63.831%)  route 2.441ns (36.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.687     6.284    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.148     6.432 r  v2s/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.186    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    11.889 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.889    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.109ns (60.923%)  route 2.636ns (39.077%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.968     6.565    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  v2s/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.357    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.886 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.886    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.317ns (33.126%)  route 0.640ns (66.874%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[9]/Q
                         net (fo=4, routed)           0.183     1.785    d2v/rgb_trans[9]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.099     1.884 r  d2v/pix_data_reg[9]_i_4/O
                         net (fo=1, routed)           0.050     1.934    d2v/p_e/pix_data[9]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.979 r  d2v/pix_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.240     2.220    d2v/pix_data_e[9]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.265 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.167     2.431    d2v_n_14
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.276ns (28.333%)  route 0.698ns (71.667%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line120/pix_data_reg[10]/Q
                         net (fo=4, routed)           0.206     1.822    d2v/rgb_trans[10]
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  d2v/pix_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.140     2.007    d2v/p_e/pix_data2_in[10]
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.045     2.052 r  d2v/pix_data_reg[10]_i_2/O
                         net (fo=1, routed)           0.242     2.293    d2v/pix_data_e[10]
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.045     2.338 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.110     2.448    d2v_n_13
    SLICE_X8Y53          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.317ns (32.489%)  route 0.659ns (67.511%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[8]/Q
                         net (fo=4, routed)           0.162     1.764    d2v/rgb_trans[8]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.099     1.863 r  d2v/pix_data_reg[8]_i_5/O
                         net (fo=1, routed)           0.169     2.032    d2v/p_e/pix_data2_in[8]
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.045     2.077 r  d2v/pix_data_reg[8]_i_2/O
                         net (fo=1, routed)           0.328     2.405    d2v/pix_data_e[8]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.450 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.450    d2v_n_15
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.059ns  (logic 0.381ns (35.967%)  route 0.678ns (64.033%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  nolabel_line120/pix_data_reg[2]/Q
                         net (fo=4, routed)           0.140     1.764    d2v/rgb_trans[2]
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.098     1.862 r  d2v/pix_data_reg[2]_i_6/O
                         net (fo=1, routed)           0.052     1.914    d2v/pix_data_reg[2]_i_6_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.262     2.221    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.266 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.110     2.376    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.421 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.115     2.536    d2v_n_21
    SLICE_X9Y53          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.299ns (24.543%)  route 0.919ns (75.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line120/pix_data_reg[11]/Q
                         net (fo=4, routed)           0.222     1.862    d2v/rgb_trans[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  d2v/pix_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.221     2.128    d2v/p_e/pix_data1_in[11]
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.173 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.477     2.650    d2v/pix_data_e[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.695 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.695    d2v_n_12
    SLICE_X8Y55          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.291ns  (logic 0.382ns (29.587%)  route 0.909ns (70.413%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line120/pix_data_reg[7]/Q
                         net (fo=4, routed)           0.180     1.797    d2v/rgb_trans[7]
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  d2v/pix_data_reg[7]_i_59/O
                         net (fo=1, routed)           0.095     1.938    d2v/p_e/pix_data1_in[7]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045     1.983 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           0.414     2.397    d2v/pix_data_e[7]
    SLICE_X9Y55          LUT4 (Prop_lut4_I1_O)        0.044     2.441 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.220     2.660    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.107     2.767 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.767    d2v_n_16
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.382ns (29.189%)  route 0.927ns (70.811%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  nolabel_line120/pix_data_reg[1]/Q
                         net (fo=4, routed)           0.115     1.739    d2v/rgb_trans[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.099     1.838 r  d2v/pix_data_reg[1]_i_7/O
                         net (fo=1, routed)           0.251     2.089    d2v/pix_data_reg[1]_i_7_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.045     2.134 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.370     2.504    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.549 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.191     2.740    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.785 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.785    d2v_n_22
    SLICE_X11Y54         LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.321ns (23.034%)  route 1.073ns (76.966%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    nolabel_line120/clk
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line120/pix_data_reg[3]/Q
                         net (fo=4, routed)           0.166     1.784    d2v/rgb_trans[3]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  d2v/pix_data_reg[3]_i_13/O
                         net (fo=1, routed)           0.052     1.880    d2v/pix_data_reg[3]_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.925 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.442     2.367    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.412 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.192     2.604    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.649 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.221     2.870    d2v_n_20
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.392ns (27.449%)  route 1.036ns (72.551%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line120/pix_data_reg[5]/Q
                         net (fo=4, routed)           0.389     2.004    d2v/rgb_trans[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  d2v/pix_data_reg[5]_i_4/O
                         net (fo=1, routed)           0.135     2.184    d2v/p_e/pix_data0_in[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045     2.229 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.286     2.515    d2v/pix_data_e[5]
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.049     2.564 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.111     2.675    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.112     2.787 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     2.902    d2v_n_18
    SLICE_X8Y54          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.447ns  (logic 0.362ns (25.014%)  route 1.085ns (74.986%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line120/pix_data_reg[6]/Q
                         net (fo=4, routed)           0.077     1.679    d2v/rgb_trans[6]
    SLICE_X4Y56          LUT6 (Prop_lut6_I4_O)        0.099     1.778 r  d2v/pix_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.210     1.988    d2v/p_e/pix_data2_in[6]
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.045     2.033 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.468     2.500    d2v/pix_data_e[6]
    SLICE_X9Y55          LUT4 (Prop_lut4_I1_O)        0.045     2.545 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.215     2.761    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.806 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.921    d2v_n_17
    SLICE_X9Y54          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 1.730ns (33.950%)  route 3.365ns (66.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.409     3.862    ec_c/btnU_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.986 r  ec_c/FSM_onehot_rst_reg[2]_i_2/O
                         net (fo=2, routed)           0.957     4.943    ec_c/FSM_onehot_rst_reg[2]_i_2_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I0_O)        0.152     5.095 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.095    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.702ns (33.585%)  route 3.365ns (66.415%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.409     3.862    ec_c/btnU_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.986 f  ec_c/FSM_onehot_rst_reg[2]_i_2/O
                         net (fo=2, routed)           0.957     4.943    ec_c/FSM_onehot_rst_reg[2]_i_2_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.067 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.067    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.702ns (38.501%)  route 2.718ns (61.499%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.410     3.864    ec_c/btnU_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.988 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.308     4.296    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     4.420 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.420    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507     1.507    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.309ns (23.922%)  route 0.984ns (76.078%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.863     1.082    ec_c/btnR_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.127 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.120     1.248    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.045     1.293 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.293    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.309ns (22.386%)  route 1.072ns (77.614%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.863     1.082    ec_c/btnR_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.127 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.209     1.336    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I2_O)        0.045     1.381 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.381    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.310ns (22.443%)  route 1.072ns (77.557%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.863     1.082    ec_c/btnR_IBUF
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.127 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.209     1.336    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I2_O)        0.046     1.382 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861     0.861    ec_c/clk_out
    SLICE_X4Y54          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.610ns (23.255%)  route 2.013ns (76.745%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          1.129     2.623    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.610ns (23.255%)  route 2.013ns (76.745%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          1.129     2.623    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X5Y56          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.434ns  (logic 0.610ns (25.063%)  route 1.824ns (74.937%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.940     2.434    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.434ns  (logic 0.610ns (25.063%)  route 1.824ns (74.937%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.940     2.434    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.610ns (28.030%)  route 1.566ns (71.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.682     2.176    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.610ns (28.030%)  route 1.566ns (71.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.682     2.176    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.610ns (28.030%)  route 1.566ns (71.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.682     2.176    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.610ns (28.030%)  route 1.566ns (71.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.884     1.340    nolabel_line120/clr_cnt[2]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.154     1.494 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.682     2.176    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.736%)  route 1.589ns (73.264%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          1.017     1.473    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.597 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.572     2.169    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.736%)  route 1.589ns (73.264%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          1.017     1.473    nolabel_line120/clr_cnt[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.597 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.572     2.169    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.606%)  route 0.224ns (61.394%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.224     0.365    nolabel_line120/clr_cnt[2]
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X3Y54          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.093%)  route 0.246ns (56.907%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.246     0.387    nolabel_line120/clr_cnt[0]
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  nolabel_line120/pix_data[10]_i_2/O
                         net (fo=1, routed)           0.000     0.432    nolabel_line120/pix_data[10]
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.189ns (43.486%)  route 0.246ns (56.514%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.246     0.387    nolabel_line120/clr_cnt[0]
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.048     0.435 r  nolabel_line120/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.435    nolabel_line120/pix_data[8]
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X5Y55          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.776%)  route 0.259ns (58.224%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.259     0.400    nolabel_line120/clr_cnt[2]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  nolabel_line120/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.000     0.445    nolabel_line120/pix_data[11]_i_2_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.189ns (42.166%)  route 0.259ns (57.834%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.259     0.400    nolabel_line120/clr_cnt[2]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.048     0.448 r  nolabel_line120/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    nolabel_line120/pix_data[1]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.185ns (36.671%)  route 0.319ns (63.329%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.319     0.460    nolabel_line120/clr_cnt[2]
    SLICE_X2Y54          LUT3 (Prop_lut3_I0_O)        0.044     0.504 r  nolabel_line120/pix_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.504    nolabel_line120/pix_data[2]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.797%)  route 0.319ns (63.203%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.319     0.460    nolabel_line120/clr_cnt[2]
    SLICE_X2Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.505 r  nolabel_line120/pix_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    nolabel_line120/pix_data[0]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X2Y54          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.495%)  route 0.324ns (63.505%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.324     0.465    nolabel_line120/clr_cnt[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.510 r  nolabel_line120/pix_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.510    nolabel_line120/pix_data[4]
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.128ns (25.041%)  route 0.383ns (74.959%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.383     0.511    nolabel_line120/clr_cnt[3]
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     1.991    nolabel_line120/clk
    SLICE_X1Y56          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.189ns (36.867%)  route 0.324ns (63.133%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.324     0.465    nolabel_line120/clr_cnt[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.048     0.513 r  nolabel_line120/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.513    nolabel_line120/pix_data[6]
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.989    nolabel_line120/clk
    SLICE_X4Y56          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C





