INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 16:29:57 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.23 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 5.98 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.31 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '../SYN_dataset/adi/generate/adi.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../SYN_dataset/adi/generate/adi.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ../SYN_dataset/adi/generate/adi.cpp -foptimization-record-file=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.cpp.clang.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.cpp.clang.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top adi -name=adi 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/clang.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.24 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/.systemc_flag -fix-errors /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/all.directive.json -fix-errors /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.16 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.21 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.32 sec.
WARNING: [HLS 207-5292] unused parameter 'n' (../SYN_dataset/adi/generate/adi.cpp:1:63)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.g.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.67 sec.
Execute         run_link_or_opt -opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=adi -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=adi -reflow-float-conversion -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.02 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.04 sec.
Execute         run_link_or_opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.42 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.42 sec.
Execute         run_link_or_opt -opt -out /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=adi 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=adi -mllvm -hls-db-dir -mllvm /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.64 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.88 seconds. Elapsed time: 5.44 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top adi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.0.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.1.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.200 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.g.1.bc to /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.1.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_2' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_60_5' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_3' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_4' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_7' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
Command           transform done; 0.81 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.228 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.2.bc -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_1' (../SYN_dataset/adi/generate/adi.cpp:3:7) in function 'adi' more than one sub loop.
Command           transform done; 2.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.43 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.272 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.04 sec.
Command       elaborate done; 11.4 sec.
Execute       ap_eval exec zip -j /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'adi' ...
Execute         ap_set_top_model adi 
Execute         get_model_list adi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model adi 
Execute         preproc_iomode -model adi_Pipeline_VITIS_LOOP_60_5 
Execute         preproc_iomode -model adi_Pipeline_VITIS_LOOP_41_2 
Execute         get_model_list adi -filter all-wo-channel 
INFO-FLOW: Model list for configure: adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO-FLOW: Configuring Module : adi_Pipeline_VITIS_LOOP_41_2 ...
Execute         set_default_model adi_Pipeline_VITIS_LOOP_41_2 
Execute         apply_spec_resource_limit adi_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : adi_Pipeline_VITIS_LOOP_60_5 ...
Execute         set_default_model adi_Pipeline_VITIS_LOOP_60_5 
Execute         apply_spec_resource_limit adi_Pipeline_VITIS_LOOP_60_5 
INFO-FLOW: Configuring Module : adi ...
Execute         set_default_model adi 
Execute         apply_spec_resource_limit adi 
INFO-FLOW: Model list for preprocess: adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO-FLOW: Preprocessing Module: adi_Pipeline_VITIS_LOOP_41_2 ...
Execute         set_default_model adi_Pipeline_VITIS_LOOP_41_2 
Execute         cdfg_preprocess -model adi_Pipeline_VITIS_LOOP_41_2 
Execute         rtl_gen_preprocess adi_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: adi_Pipeline_VITIS_LOOP_60_5 ...
Execute         set_default_model adi_Pipeline_VITIS_LOOP_60_5 
Execute         cdfg_preprocess -model adi_Pipeline_VITIS_LOOP_60_5 
Execute         rtl_gen_preprocess adi_Pipeline_VITIS_LOOP_60_5 
INFO-FLOW: Preprocessing Module: adi ...
Execute         set_default_model adi 
Execute         cdfg_preprocess -model adi 
Execute         rtl_gen_preprocess adi 
INFO-FLOW: Model list for synthesis: adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model adi_Pipeline_VITIS_LOOP_41_2 
Execute         schedule -model adi_Pipeline_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_1', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_3', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_58', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_59', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_146', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_166', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_57', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'u'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 87, Depth = 2461, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 14.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.03 seconds; current allocated memory: 1.286 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.01 sec.
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling adi_Pipeline_VITIS_LOOP_41_2.
Execute         set_default_model adi_Pipeline_VITIS_LOOP_41_2 
Execute         bind -model adi_Pipeline_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 13.09 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.87 seconds. CPU system time: 0 seconds. Elapsed time: 22.28 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.71 sec.
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding adi_Pipeline_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_60_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model adi_Pipeline_VITIS_LOOP_60_5 
Execute         schedule -model adi_Pipeline_VITIS_LOOP_60_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_1', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_58', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_60', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_62', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_44', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_54', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_172', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 87, Depth = 2461, loop 'VITIS_LOOP_60_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 14.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.63 seconds. CPU system time: 0 seconds. Elapsed time: 20.42 seconds; current allocated memory: 1.339 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.05 sec.
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling adi_Pipeline_VITIS_LOOP_60_5.
Execute         set_default_model adi_Pipeline_VITIS_LOOP_60_5 
Execute         bind -model adi_Pipeline_VITIS_LOOP_60_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.26 seconds. CPU system time: 0 seconds. Elapsed time: 21.68 seconds; current allocated memory: 1.370 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.59 sec.
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding adi_Pipeline_VITIS_LOOP_60_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model adi 
Execute         schedule -model adi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.72 seconds. CPU system time: 0 seconds. Elapsed time: 5.93 seconds; current allocated memory: 1.371 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.sched.adb -f 
INFO-FLOW: Finish scheduling adi.
Execute         set_default_model adi 
Execute         bind -model adi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.371 GB.
Execute         syn_report -verbosereport -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.11 sec.
Execute         db_write -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.bind.adb -f 
INFO-FLOW: Finish binding adi.
Execute         get_model_list adi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess adi_Pipeline_VITIS_LOOP_41_2 
Execute         rtl_gen_preprocess adi_Pipeline_VITIS_LOOP_60_5 
Execute         rtl_gen_preprocess adi 
INFO-FLOW: Model list for RTL generation: adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model adi_Pipeline_VITIS_LOOP_41_2 -top_prefix adi_ -sub_prefix adi_ -mg_file /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adi_Pipeline_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'adi_Pipeline_VITIS_LOOP_41_2' is 6296 from HDL expression: ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi_Pipeline_VITIS_LOOP_41_2'.
Command         create_rtl_model done; 1.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.400 GB.
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.rtl_wrap.cfg.tcl 
Execute         gen_rtl adi_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/vhdl/adi_adi_Pipeline_VITIS_LOOP_41_2 
Execute         gen_rtl adi_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/verilog/adi_adi_Pipeline_VITIS_LOOP_41_2 
Execute         syn_report -csynth -model adi_Pipeline_VITIS_LOOP_41_2 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_Pipeline_VITIS_LOOP_41_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.94 sec.
Execute         syn_report -rtlxml -model adi_Pipeline_VITIS_LOOP_41_2 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_Pipeline_VITIS_LOOP_41_2_csynth.xml 
Command         syn_report done; 0.46 sec.
Execute         syn_report -verbosereport -model adi_Pipeline_VITIS_LOOP_41_2 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.26 sec.
Execute         db_write -model adi_Pipeline_VITIS_LOOP_41_2 -f -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.adb 
Command         db_write done; 0.62 sec.
Execute         db_write -model adi_Pipeline_VITIS_LOOP_41_2 -bindview -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info adi_Pipeline_VITIS_LOOP_41_2 -p /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi_Pipeline_VITIS_LOOP_60_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model adi_Pipeline_VITIS_LOOP_60_5 -top_prefix adi_ -sub_prefix adi_ -mg_file /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adi_Pipeline_VITIS_LOOP_60_5' pipeline 'VITIS_LOOP_60_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'adi_Pipeline_VITIS_LOOP_60_5' is 7646 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi_Pipeline_VITIS_LOOP_60_5'.
Command         create_rtl_model done; 1.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.46 seconds. CPU system time: 0 seconds. Elapsed time: 10.64 seconds; current allocated memory: 1.464 GB.
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.rtl_wrap.cfg.tcl 
Execute         gen_rtl adi_Pipeline_VITIS_LOOP_60_5 -style xilinx -f -lang vhdl -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/vhdl/adi_adi_Pipeline_VITIS_LOOP_60_5 
Execute         gen_rtl adi_Pipeline_VITIS_LOOP_60_5 -style xilinx -f -lang vlog -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/verilog/adi_adi_Pipeline_VITIS_LOOP_60_5 
Execute         syn_report -csynth -model adi_Pipeline_VITIS_LOOP_60_5 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_Pipeline_VITIS_LOOP_60_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.68 sec.
Execute         syn_report -rtlxml -model adi_Pipeline_VITIS_LOOP_60_5 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_Pipeline_VITIS_LOOP_60_5_csynth.xml 
Command         syn_report done; 0.39 sec.
Execute         syn_report -verbosereport -model adi_Pipeline_VITIS_LOOP_60_5 -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6 sec.
Execute         db_write -model adi_Pipeline_VITIS_LOOP_60_5 -f -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.adb 
Command         db_write done; 0.52 sec.
Execute         db_write -model adi_Pipeline_VITIS_LOOP_60_5 -bindview -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info adi_Pipeline_VITIS_LOOP_60_5 -p /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model adi -top_prefix  -sub_prefix adi_ -mg_file /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/u' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/v' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/p' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/q' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'adi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'adi/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi'.
Command         create_rtl_model done; 1.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.75 seconds; current allocated memory: 1.502 GB.
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.rtl_wrap.cfg.tcl 
Execute         gen_rtl adi -istop -style xilinx -f -lang vhdl -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/vhdl/adi 
Execute         gen_rtl adi -istop -style xilinx -f -lang vlog -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/verilog/adi 
Execute         syn_report -csynth -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/adi_csynth.xml 
Execute         syn_report -verbosereport -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.23 sec.
Execute         db_write -model adi -f -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.adb 
Execute         db_write -model adi -bindview -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info adi -p /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi 
Command         gen_tb_info done; 0.31 sec.
Execute         export_constraint_db -f -tool general -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.constraint.tcl 
Execute         syn_report -designview -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.design.xml 
Command         syn_report done; 1.43 sec.
Execute         syn_report -csynthDesign -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model adi -o /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.protoinst 
Execute         sc_get_clocks adi 
Execute         sc_get_portdomain adi 
INFO-FLOW: Model list for RTL component generation: adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO-FLOW: Handling components in module [adi_Pipeline_VITIS_LOOP_41_2] ... 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component adi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model adi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [adi_Pipeline_VITIS_LOOP_60_5] ... 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.compgen.tcl 
INFO-FLOW: Found component adi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model adi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [adi] ... 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.compgen.tcl 
INFO-FLOW: Found component adi_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component adi_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component adi_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component adi_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component adi_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component adi_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component adi_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component adi_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model adi_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Append model adi_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: Append model adi_Pipeline_VITIS_LOOP_60_5
INFO-FLOW: Append model adi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: adi_flow_control_loop_pipe_sequential_init adi_flow_control_loop_pipe_sequential_init adi_dadddsub_64ns_64ns_64_5_full_dsp_1 adi_dadddsub_64ns_64ns_64_5_full_dsp_1 adi_dadddsub_64ns_64ns_64_5_full_dsp_1 adi_dmul_64ns_64ns_64_5_max_dsp_1 adi_dmul_64ns_64ns_64_5_max_dsp_1 adi_dmul_64ns_64ns_64_5_max_dsp_1 adi_dmul_64ns_64ns_64_5_max_dsp_1 adi_ddiv_64ns_64ns_64_22_no_dsp_1 adi_Pipeline_VITIS_LOOP_41_2 adi_Pipeline_VITIS_LOOP_60_5 adi
INFO-FLOW: Generating /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model adi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model adi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model adi_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model adi_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model adi_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model adi_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: To file: write model adi_Pipeline_VITIS_LOOP_60_5
INFO-FLOW: To file: write model adi
INFO-FLOW: Generating /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/vhdl' dstVlogDir='/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/vlog' tclDir='/data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db' modelList='adi_flow_control_loop_pipe_sequential_init
adi_flow_control_loop_pipe_sequential_init
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_ddiv_64ns_64ns_64_22_no_dsp_1
adi_Pipeline_VITIS_LOOP_41_2
adi_Pipeline_VITIS_LOOP_60_5
adi
' expOnly='0'
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.compgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.55 seconds; current allocated memory: 1.502 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='adi_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='adi_flow_control_loop_pipe_sequential_init
adi_flow_control_loop_pipe_sequential_init
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dadddsub_64ns_64ns_64_5_full_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_dmul_64ns_64ns_64_5_max_dsp_1
adi_ddiv_64ns_64ns_64_22_no_dsp_1
adi_Pipeline_VITIS_LOOP_41_2
adi_Pipeline_VITIS_LOOP_60_5
adi
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.tbgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.rtl_wrap.cfg.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.compgen.dataonly.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_41_2.tbgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi_Pipeline_VITIS_LOOP_60_5.tbgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.tbgen.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/adi.constraint.tcl 
Execute         sc_get_clocks adi 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/impl/misc/adi_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/impl/misc/adi_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute         source /data/zqy/C2HLS/MCTS_flow/adi/solution1/impl/misc/adi_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST adi MODULE2INSTS {adi adi adi_Pipeline_VITIS_LOOP_41_2 grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52 adi_Pipeline_VITIS_LOOP_60_5 grp_adi_Pipeline_VITIS_LOOP_60_5_fu_64} INST2MODULE {adi adi grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52 adi_Pipeline_VITIS_LOOP_41_2 grp_adi_Pipeline_VITIS_LOOP_60_5_fu_64 adi_Pipeline_VITIS_LOOP_60_5} INSTDATA {adi {DEPTH 1 CHILDREN {grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52 grp_adi_Pipeline_VITIS_LOOP_60_5_fu_64}} grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52 {DEPTH 2 CHILDREN {}} grp_adi_Pipeline_VITIS_LOOP_60_5_fu_64 {DEPTH 2 CHILDREN {}}} MODULEDATA {adi_Pipeline_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_4061_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_4204_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_4261_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_2 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_3_fu_4350_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_3 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_4_fu_4385_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_4 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_5_fu_4467_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_5 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_6_fu_4519_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_6 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_7_fu_4609_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_7 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_8_fu_4654_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_8 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_9_fu_4754_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_9 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_10_fu_4804_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_10 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_11_fu_4904_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_11 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_12_fu_4954_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_12 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_13_fu_5070_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_13 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_14_fu_5128_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_14 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_15_fu_5308_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_15 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_16_fu_5416_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_16 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_17_fu_5466_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_17 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_18_fu_5566_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_18 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_19_fu_5616_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_19 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_20_fu_5716_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_20 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_21_fu_5766_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_21 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_22_fu_5866_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_22 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_23_fu_5896_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_23 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_24_fu_5960_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_24 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_25_fu_5998_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_25 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_26_fu_6074_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_26 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_27_fu_6112_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_27 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_28_fu_6188_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_28 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_29_fu_6231_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_29 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_30_fu_6351_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_30 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_31_fu_6430_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_31 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_32_fu_6465_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_32 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_33_fu_6525_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_33 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_34_fu_6555_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_34 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_35_fu_6615_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_35 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_36_fu_6645_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_36 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_37_fu_6705_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_37 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_38_fu_6735_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_38 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_39_fu_6795_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_39 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_40_fu_6825_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_40 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_41_fu_6885_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_42_fu_6915_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_42 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_43_fu_6975_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_43 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_44_fu_7005_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_44 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_45_fu_7101_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_45 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_46_fu_7161_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_46 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_47_fu_7191_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_47 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_48_fu_7260_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_48 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_49_fu_7298_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_49 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_50_fu_7374_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_50 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_51_fu_7412_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_51 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_52_fu_7488_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_52 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_53_fu_7526_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_53 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_54_fu_7602_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_54 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_4072_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_4107_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:43 VARIABLE sub_ln43 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_4395_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_4406_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_4291_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_4302_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_3 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_4215_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_5_fu_4226_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_5 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_6_fu_4118_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_6 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_7_fu_4130_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_7 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_8_fu_4620_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_8 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_9_fu_4664_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_9 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_10_fu_4674_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_10 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_11_fu_4704_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_11 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_12_fu_4714_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_12 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_13_fu_4764_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_13 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_14_fu_4774_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_14 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_15_fu_4814_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_15 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_16_fu_4824_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_16 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_17_fu_4854_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_17 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_18_fu_4864_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_18 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_19_fu_4914_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_19 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_20_fu_4924_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_20 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_21_fu_4968_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_21 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_22_fu_4978_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_22 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_23_fu_5012_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_23 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_24_fu_5022_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_24 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_25_fu_5084_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_25 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_26_fu_5094_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_26 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_27_fu_5142_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_27 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_28_fu_5152_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_28 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_29_fu_5186_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_29 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_30_fu_5196_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_30 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_31_fu_5262_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_31 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_32_fu_5272_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_32 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_33_fu_5318_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_33 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_34_fu_5328_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_34 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_35_fu_5362_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_35 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_36_fu_5372_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_36 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_37_fu_5426_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_37 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_38_fu_5436_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_38 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_39_fu_5476_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_39 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_40_fu_5486_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_40 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_41_fu_5516_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_42_fu_5526_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_42 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_43_fu_5576_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_43 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_44_fu_5586_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_44 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_45_fu_5626_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_45 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_46_fu_5636_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_46 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_47_fu_5666_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_47 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_48_fu_5676_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_48 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_49_fu_5726_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_49 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_50_fu_5736_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_50 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_51_fu_5776_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_51 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_52_fu_5786_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_52 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_53_fu_5816_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_53 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_54_fu_5826_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:48 VARIABLE add_ln48_54 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_10_fu_4141_p2 SOURCE {} VARIABLE empty_10 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_55_fu_4151_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_55 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_56_fu_4165_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_56 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_57_fu_4271_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_57 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_58_fu_4316_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_58 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_59_fu_4417_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_59 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_60_fu_4437_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_60 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_61_fu_4533_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_61 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_62_fu_4571_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_62 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_63_fu_4684_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_63 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_64_fu_4724_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_64 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_65_fu_4834_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_65 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_66_fu_4874_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_66 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_67_fu_4988_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_67 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_68_fu_5032_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_68 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_69_fu_5162_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_69 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_70_fu_5341_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_70 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_71_fu_5382_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_71 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_72_fu_5496_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_72 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_73_fu_5536_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_73 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_74_fu_5646_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_74 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_75_fu_5686_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_75 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_76_fu_5796_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_76 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_77_fu_5836_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_77 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_78_fu_5906_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_78 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_79_fu_5926_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_79 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_80_fu_6012_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_80 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_81_fu_6036_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_81 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_82_fu_6126_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_82 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_83_fu_6150_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_83 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_84_fu_6245_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_84 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_85_fu_6365_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_85 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_86_fu_6392_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_86 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_87_fu_6475_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_87 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_88_fu_6495_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_88 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_89_fu_6565_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_89 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_90_fu_6585_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_90 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_91_fu_6655_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_91 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_92_fu_6675_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_92 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_93_fu_6745_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_93 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_94_fu_6765_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_94 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_95_fu_6835_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_95 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_96_fu_6855_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_96 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_97_fu_6925_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_97 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_98_fu_6945_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_98 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_99_fu_7015_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_99 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_100_fu_7111_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_100 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_101_fu_7131_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_101 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_102_fu_7201_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_102 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_103_fu_7221_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_103 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_104_fu_7312_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_104 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_105_fu_7336_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_105 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_106_fu_7426_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_106 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_107_fu_7450_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_107 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_108_fu_7540_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_108 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_109_fu_7564_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_109 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next48_fu_4176_p2 SOURCE {} VARIABLE indvars_iv_next48 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_110_fu_4185_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_110 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_111_fu_4240_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_111 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_112_fu_4327_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_112 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_113_fu_4364_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_113 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_114_fu_4447_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_114 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_115_fu_4499_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_115 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_116_fu_4582_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_116 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_117_fu_4633_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_117 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_118_fu_4734_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_118 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_119_fu_4784_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_119 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_120_fu_4884_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_120 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_121_fu_4934_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_121 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_122_fu_5046_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_122 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_123_fu_5104_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_123 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_124_fu_5222_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_124 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_125_fu_5395_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_125 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_126_fu_5446_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_126 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_127_fu_5546_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_127 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_128_fu_5596_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_128 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_129_fu_5696_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_129 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_130_fu_5746_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_130 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_131_fu_5846_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_131 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_132_fu_5876_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_132 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_133_fu_5940_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_133 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_134_fu_5974_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_134 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_135_fu_6050_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_135 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_136_fu_6088_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_136 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_137_fu_6164_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_137 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_138_fu_6202_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_138 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_139_fu_6285_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_139 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_140_fu_6403_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_140 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_141_fu_6444_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_141 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_142_fu_6505_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_142 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_143_fu_6535_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_143 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_144_fu_6595_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_144 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_145_fu_6625_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_145 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_146_fu_6685_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_146 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_147_fu_6715_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_147 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_148_fu_6775_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_148 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_149_fu_6805_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_149 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_150_fu_6865_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_150 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_151_fu_6895_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_151 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_152_fu_6955_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_152 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_153_fu_6985_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_153 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_154_fu_7047_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_154 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_155_fu_7141_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_155 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_156_fu_7171_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_156 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_157_fu_7235_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_157 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_158_fu_7274_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_158 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_159_fu_7350_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_159 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_160_fu_7388_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_160 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_161_fu_7464_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_161 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_162_fu_7502_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_162 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_163_fu_7578_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_163 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_164_fu_7616_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:49 VARIABLE add_ln49_164 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} adi_Pipeline_VITIS_LOOP_60_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_3973_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:61 VARIABLE sub_ln61 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_3985_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_5400_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_5410_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_5360_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_3_fu_5370_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_3 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_4_fu_5310_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_4 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_5_fu_5320_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_5 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_6_fu_5270_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_6 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_7_fu_5280_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_7 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_8_fu_5230_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_8 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_9_fu_5240_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_9 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_10_fu_5180_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_10 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_11_fu_5190_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_11 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_12_fu_5140_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_12 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_13_fu_5150_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_13 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_14_fu_5100_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_14 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_15_fu_5110_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_15 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_16_fu_5050_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_16 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_17_fu_5060_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_17 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_18_fu_5010_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_18 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_19_fu_5020_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_19 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_20_fu_4970_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_20 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_21_fu_4980_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_21 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_22_fu_4920_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_22 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_23_fu_4930_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_23 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_24_fu_4880_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_24 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_25_fu_4890_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_25 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_26_fu_4840_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_26 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_27_fu_4850_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_27 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_28_fu_4790_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_28 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_29_fu_4800_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_29 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_30_fu_4750_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_30 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_31_fu_4760_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_31 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_32_fu_4710_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_32 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_33_fu_4720_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_33 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_34_fu_4660_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_34 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_35_fu_4670_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_35 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_36_fu_4620_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_36 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_37_fu_4630_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_37 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_38_fu_4580_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_38 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_39_fu_4590_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_39 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_40_fu_4530_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_40 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_41_fu_4540_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_41 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_42_fu_4490_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_42 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_43_fu_4500_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_43 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_44_fu_4450_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_44 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_45_fu_4460_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_45 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_46_fu_4410_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_46 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_47_fu_3996_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_47 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_48_fu_4007_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_48 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_49_fu_4129_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_49 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_50_fu_4139_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_50 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_51_fu_4209_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_51 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_52_fu_4219_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_52 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_53_fu_4289_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_53 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_54_fu_4229_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:74 VARIABLE add_ln74_54 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_9_fu_4029_p2 SOURCE {} VARIABLE empty_9 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_fu_4055_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE sub_ln68 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_4259_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_4300_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_4340_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_2 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_3_fu_4370_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_3 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_4_fu_4420_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_4 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_5_fu_4470_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_5 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_6_fu_4550_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_6 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_7_fu_4600_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_7 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_8_fu_4680_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_8 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_9_fu_4730_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_9 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_10_fu_4810_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_10 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_11_fu_4860_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_11 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_12_fu_4940_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_12 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_13_fu_4990_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_13 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_14_fu_5070_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_14 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_15_fu_5120_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_15 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_16_fu_5200_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_16 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_17_fu_5250_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_17 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_18_fu_5330_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_18 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_19_fu_5380_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_19 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_20_fu_5440_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_20 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_21_fu_5470_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_21 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_22_fu_5510_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_22 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_23_fu_5540_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_23 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_24_fu_5580_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_24 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_25_fu_5610_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_25 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_26_fu_5650_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_26 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_27_fu_5685_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_27 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_28_fu_5725_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_28 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_29_fu_5755_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_29 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_30_fu_5795_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_30 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_31_fu_5825_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_31 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_32_fu_5865_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_32 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_33_fu_5895_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_33 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_34_fu_5935_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_34 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_35_fu_5965_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_35 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_36_fu_6005_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_36 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_37_fu_6035_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_37 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_38_fu_6075_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_38 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_39_fu_6105_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_39 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_40_fu_6145_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_40 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_41_fu_6175_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_41 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_42_fu_6215_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_42 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_43_fu_6245_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_43 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_44_fu_6285_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_44 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_45_fu_6315_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_45 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_46_fu_6355_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_46 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_47_fu_6385_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_47 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_48_fu_6430_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_48 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_49_fu_6460_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_49 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_50_fu_6500_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_50 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_51_fu_6530_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_51 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_52_fu_6570_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_52 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_53_fu_6600_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_53 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_54_fu_6640_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_54 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next61_fu_4082_p2 SOURCE {} VARIABLE indvars_iv_next61 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_1_fu_4107_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE sub_ln68_1 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_55_fu_4269_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_55 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_56_fu_4320_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_56 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_57_fu_4350_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_57 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_58_fu_4390_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_58 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_59_fu_4430_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_59 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_60_fu_4510_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_60 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_61_fu_4560_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_61 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_62_fu_4640_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_62 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_63_fu_4690_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_63 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_64_fu_4770_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_64 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_65_fu_4820_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_65 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_66_fu_4900_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_66 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_67_fu_4950_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_67 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_68_fu_5030_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_68 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_69_fu_5080_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_69 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_70_fu_5160_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_70 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_71_fu_5210_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_71 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_72_fu_5290_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_72 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_73_fu_5340_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_73 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_74_fu_5420_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_74 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_75_fu_5450_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_75 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_76_fu_5490_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_76 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_77_fu_5520_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_77 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_78_fu_5560_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_78 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_79_fu_5590_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_79 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_80_fu_5630_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_80 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_81_fu_5660_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_81 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_82_fu_5705_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_82 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_83_fu_5735_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_83 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_84_fu_5775_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_84 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_85_fu_5805_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_85 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_86_fu_5845_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_86 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_87_fu_5875_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_87 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_88_fu_5915_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_88 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_89_fu_5945_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_89 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_90_fu_5985_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_90 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_91_fu_6015_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_91 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_92_fu_6055_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_92 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_93_fu_6085_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_93 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_94_fu_6125_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_94 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_95_fu_6155_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_95 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_96_fu_6195_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_96 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_97_fu_6225_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_97 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_98_fu_6265_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_98 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_99_fu_6295_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_99 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_100_fu_6335_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_100 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_101_fu_6365_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_101 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_102_fu_6405_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_102 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_103_fu_6440_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_103 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_104_fu_6480_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_104 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_105_fu_6510_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_105 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_106_fu_6550_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_106 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_107_fu_6580_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_107 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_108_fu_6620_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_108 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_109_fu_6650_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:68 VARIABLE add_ln68_109 LOOP VITIS_LOOP_60_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} adi {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_82_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_3_fu_101_p2 SOURCE ../SYN_dataset/adi/generate/adi.cpp:39 VARIABLE t_3 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 41 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.508 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for adi.
INFO: [VLOG 209-307] Generating Verilog RTL for adi.
Execute         syn_report -model adi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.07 MHz
Command       autosyn done; 116.39 sec.
Command     csynth_design done; 127.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 113.57 seconds. CPU system time: 1.78 seconds. Elapsed time: 127.89 seconds; current allocated memory: 319.383 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.16 sec.
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 16:41:37 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.69 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.96 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.14 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 16:50:17 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.98 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.41 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.99 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:02:20 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.3 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.59 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.79 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:21:04 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.89 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 5.47 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 16.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:26:17 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.98 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.56 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.3 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:33:04 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.79 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.05 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.39 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.15 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:37:35 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.01 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.3 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.5 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.22 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:39:54 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 6.13 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.27 sec.
Command           ap_source done; 0.48 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.26 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.35 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.65 sec.
Command         ap_source done; 4.01 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 10.39 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 10.74 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.42 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.6 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 22.06 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:45:01 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.76 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.03 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.38 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.17 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:48:13 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.79 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.09 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.42 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.22 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:53:21 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 20.09 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.47 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.33 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 3.28 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 23.55 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 23.89 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.35 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 35.02 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 17:58:52 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 15.45 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 15.7 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 15.92 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 26.52 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:04:34 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.84 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.41 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.19 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:07:30 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.8 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.08 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.39 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:10:59 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.87 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.17 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.49 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.34 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:16:36 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.81 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.56 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:20:39 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.95 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.53 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:24:36 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.81 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.06 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.39 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.19 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:28:26 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.83 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.4 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.17 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:33:09 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.57 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.91 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.72 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:37:20 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.21 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.49 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.83 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.65 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:42:04 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.27 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.54 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.89 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.69 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:45:44 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.42 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.72 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.58 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:48:46 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.85 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.13 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.46 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.21 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:53:29 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.3 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.6 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.78 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 18:58:21 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.92 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.4 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.3 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.06 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 19:06:47 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.78 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.05 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.25 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 19:17:26 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.98 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.42 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/zqy/C2HLS/MCTS_flow/adi/solution1 opened at Fri Jul 25 19:26:10 CST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 4.11 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.41 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 4.6 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO-FLOW: Caught error in elaborate: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"file delete -force [::AP::aps_get_synfolder]"
    (procedure "ap_internal_elaborate" line 52)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 
INFO-FLOW: Caught error in csynth_design: error deleting "/data/zqy/C2HLS/MCTS_flow/adi/solution1/syn/report": illegal operation on a directory
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.2 sec.
Execute   cleanup_all 
