
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124859                       # Number of seconds simulated
sim_ticks                                124859454566                       # Number of ticks simulated
final_tick                               1266494790197                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71140                       # Simulator instruction rate (inst/s)
host_op_rate                                    92601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3872378                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904448                       # Number of bytes of host memory used
host_seconds                                 32243.61                       # Real time elapsed on the host
sim_insts                                  2293805246                       # Number of instructions simulated
sim_ops                                    2985799179                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1182464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1573888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2759808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1035520                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1035520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9238                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12296                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21561                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8090                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8090                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9470360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12605277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22103316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13327                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8293485                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8293485                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8293485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9470360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12605277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30396801                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149891303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22303634                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19545082                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740741                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11033394                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10766802                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553101                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54407                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117595198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123965511                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22303634                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12319903                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25225267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5689832                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1784248                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13403869                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148543636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.949403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123318369     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270435      0.86%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327864      1.57%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946255      1.31%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564142      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3858647      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843464      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663474      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10750986      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148543636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148799                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827036                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116726692                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2845520                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25012431                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25241                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3933744                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399017                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139930622                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3933744                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117193523                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1264834                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       779331                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24559096                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       813101                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138948949                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89824                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       476290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184546366                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630476261                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630476261                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35650155                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19850                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9929                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2632729                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23118750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81755                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001476                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137328819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129002479                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22772340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48991843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148543636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94857870     63.86%     63.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21862894     14.72%     78.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10962619      7.38%     85.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7213356      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511141      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882088      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1738519      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433031      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82118      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148543636                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321242     59.82%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135058     25.15%     84.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80736     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101850560     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081837      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21600087     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460074      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129002479                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.860640                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             537036                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004163                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407189661                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160121320                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126079418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129539515                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240782                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4188679                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138912                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3933744                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         821537                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50976                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137348670                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23118750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492267                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875775                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127615458                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21265792                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387017                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25725647                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19653604                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459855                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.851387                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126192728                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126079418                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72828105                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172976480                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.841139                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421029                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23737954                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745496                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144609892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102396214     70.81%     70.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390422     11.33%     82.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11841394      8.19%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647635      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012964      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067758      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4460530      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902152      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1890823      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144609892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1890823                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280068612                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278632922                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1347667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.498913                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.498913                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.667150                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667150                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590323564                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165653039                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146724582                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149891303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25020721                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20274499                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2167234                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10138914                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9611879                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2675301                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96636                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109159975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137707098                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25020721                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12287180                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30087941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7037733                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3006826                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12738035                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1749628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147076225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116988284     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2822136      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2160433      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5300848      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1201279      0.82%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1708770      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1295238      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          813746      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14785491     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147076225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166926                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918713                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107885259                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4671114                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29624160                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118270                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4777417                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4319988                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44074                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166127796                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80943                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4777417                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108798691                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1291922                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1847879                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28819480                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1540831                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164402675                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15567                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        285251                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       644633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       152023                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230963491                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765711340                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765711340                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182376491                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48586976                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40828                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23165                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5321475                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15864745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7745573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128241                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1722468                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161524491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150043223                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199329                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29501588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63804827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147076225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.020173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.566183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84249933     57.28%     57.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26391872     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12335122      8.39%     83.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9043533      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8047496      5.47%     95.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3198038      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3160348      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490818      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       159065      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147076225                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600969     68.54%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        123162     14.05%     82.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152629     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125932422     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2256032      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17663      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14164313      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7672793      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150043223                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001014                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             876760                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448238760                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191067348                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146274842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150919983                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367219                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3863464                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4777417                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         816971                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96679                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161565310                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51830                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15864745                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7745573                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23155                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1177119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1236612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2413731                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147347192                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13613808                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2696031                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21284838                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20927920                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7671030                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983027                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146466326                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146274842                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87735792                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243024073                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.975873                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106839441                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131207113                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30359592                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2171901                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142298808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88476838     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25183297     17.70%     79.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11096000      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5819739      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4631529      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1667260      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1412772      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1057433      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2953940      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142298808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106839441                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131207113                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19506543                       # Number of memory references committed
system.switch_cpus1.commit.loads             12001281                       # Number of loads committed
system.switch_cpus1.commit.membars              17664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18851477                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118222405                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2670894                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2953940                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300911573                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327911079                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2815078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106839441                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131207113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106839441                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.402959                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.402959                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712779                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712779                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664402433                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203746454                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155413173                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35328                       # number of misc regfile writes
system.l2.replacements                          21561                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1055959                       # Total number of references to valid blocks.
system.l2.sampled_refs                          87097                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.123942                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13275.894732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.569374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4527.753480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.415048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5962.823317                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             39.512312                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23436.473902                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18267.557835                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.202574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.090985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000603                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.357612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.278741                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40313                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        65700                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  106013                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40359                       # number of Writeback hits
system.l2.Writeback_hits::total                 40359                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        65700                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106013                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40313                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        65700                       # number of overall hits
system.l2.overall_hits::total                  106013                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9238                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12296                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21561                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9238                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12296                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21561                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9238                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12296                       # number of overall misses
system.l2.overall_misses::total                 21561                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3028633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1904443883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2634845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2475244613                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4385351974                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3028633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1904443883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2634845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2475244613                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4385351974                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3028633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1904443883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2634845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2475244613                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4385351974                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        77996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              127574                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40359                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40359                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        77996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               127574                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        77996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              127574                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.186434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.157649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.169008                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.186434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.157649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169008                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.186434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.157649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169008                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 216330.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206153.267266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 202680.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201304.864427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203392.791336                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 216330.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206153.267266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 202680.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201304.864427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203392.791336                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 216330.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206153.267266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 202680.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201304.864427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203392.791336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8090                       # number of writebacks
system.l2.writebacks::total                      8090                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9238                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21561                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21561                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2212747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1366116515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1877901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1758712467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3128919630                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2212747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1366116515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1877901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1758712467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3128919630                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2212747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1366116515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1877901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1758712467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3128919630                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.186434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.157649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.169008                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.186434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.157649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.186434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.157649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169008                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158053.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147880.116367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144453.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143031.267648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145119.411437                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 158053.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147880.116367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 144453.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 143031.267648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145119.411437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 158053.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147880.116367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 144453.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 143031.267648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145119.411437                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990876                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013435967                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873264.264325                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990876                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13403853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13403853                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13403853                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13403853                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13403853                       # number of overall hits
system.cpu0.icache.overall_hits::total       13403853                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3841343                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3841343                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3841343                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3841343                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3841343                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3841343                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13403869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13403869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13403869                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13403869                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13403869                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13403869                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240083.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240083.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240083.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240083.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240083.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240083.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3145233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3145233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3145233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3145233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3145233                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3145233                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 224659.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 224659.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 224659.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 224659.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 224659.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 224659.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49551                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245029578                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49807                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4919.581143                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.740312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.259688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.827111                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.172889                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19246818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19246818                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23580310                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23580310                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23580310                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23580310                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       174835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       174835                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       174835                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        174835                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       174835                       # number of overall misses
system.cpu0.dcache.overall_misses::total       174835                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18925053365                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18925053365                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18925053365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18925053365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18925053365                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18925053365                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19421653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19421653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23755145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23755145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23755145                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23755145                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007360                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007360                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108245.221866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108245.221866                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108245.221866                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108245.221866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108245.221866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108245.221866                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14928                       # number of writebacks
system.cpu0.dcache.writebacks::total            14928                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       125284                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       125284                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       125284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       125284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       125284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       125284                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49551                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49551                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49551                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49551                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49551                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49551                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4614195838                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4614195838                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4614195838                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4614195838                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4614195838                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4614195838                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93120.135577                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93120.135577                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93120.135577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93120.135577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93120.135577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93120.135577                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997023                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099711432                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217160.145161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997023                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12738018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12738018                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12738018                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12738018                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12738018                       # number of overall hits
system.cpu1.icache.overall_hits::total       12738018                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3574991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3574991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3574991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3574991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3574991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3574991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12738035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12738035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12738035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12738035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12738035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12738035                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 210293.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 210293.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 210293.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 210293.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 210293.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 210293.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2748688                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2748688                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2748688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2748688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2748688                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2748688                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211437.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 211437.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 211437.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 211437.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 211437.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 211437.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77996                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193960812                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78252                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2478.669069                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.252928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.747072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899425                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100575                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10249593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10249593                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7469935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7469935                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22936                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22936                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17719528                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17719528                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17719528                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17719528                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188411                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188411                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188411                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188411                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19237690669                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19237690669                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19237690669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19237690669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19237690669                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19237690669                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10438004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10438004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7469935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7469935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17907939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17907939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17907939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17907939                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018050                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018050                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010521                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010521                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010521                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010521                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102104.923115                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102104.923115                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102104.923115                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102104.923115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102104.923115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102104.923115                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25431                       # number of writebacks
system.cpu1.dcache.writebacks::total            25431                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110415                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110415                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110415                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110415                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77996                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77996                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77996                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6875513157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6875513157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6875513157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6875513157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6875513157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6875513157                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88152.125199                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88152.125199                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88152.125199                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88152.125199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88152.125199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88152.125199                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
