[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-4521. Wafer maps show 17% yield loss within 45mm radius of wafer center. Defects appear as thickness variation. 12 wafers affected.\n\nProcess Context: Wafers processed through CVD-AMAT-03. Recipe: TEOS_DEP_STD. Chamber opened for showerhead inspection 72 hours ago. Only 3 seasoning wafers run post-PM. Center thickness 7% thinner than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after PM\n- Only 3 seasoning wafers run vs. required 5-10 minimum\n- Chamber opened 72 hours ago, surfaces not adequately conditioned\n- Center zone more sensitive to unseasoned chamber conditions\n- 7% center-to-edge thickness variation exceeds 2% spec\n\n**Contributing Factors**:\n- PM procedure allows minimum 3 wafers (should require 5+)\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-03\n2. **Additional seasoning**: Run 7 more conditioning wafers\n3. **49-point uniformity**: Verify thickness uniformity <2%\n4. **Center verification**: Confirm center/edge delta <3%\n5. **Release**: Only after full qualification\n\n## Prevention Measures\n\n- Update PM procedure to require minimum 5 seasoning wafers\n- Add hard interlock preventing production before seasoning count met\n- Implement extended seasoning (10 wafers) for chamber open events\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 22% yield loss concentrated at wafer center within 40mm radius. Pattern consistent across 15 wafers. Deposition rate trending down over past week.\n\nProcess Context: CVD-LAM-05, Recipe: OXIDE_HDP. Showerhead at 3,200 RF-hours. Center zone gas holes showing partial blockage during inspection. TEOS flow at center zone 15% below setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center zone blockage\n- Showerhead at 3,200 RF-hours with visible center hole blockage\n- TEOS flow 15% below setpoint at center zone\n- Deposition rate trending down confirms progressive blockage\n- Center starvation causing thin film at wafer center\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No zone-specific flow monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Remove showerhead**: Inspect all gas distribution holes\n3. **Ultrasonic clean**: Clean in appropriate solvent, verify all holes clear\n4. **Reinstall**: Verify uniform flow through all zones\n5. **Uniformity test**: 49-point map, target <2% variation\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 2,500 RF-hours\n- Implement zone-specific flow monitoring\n- Add deposition rate trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-zone particle defects on lot W2024-6743. 14% yield loss within 50mm of center. Particles appear to originate from above wafer. 9 wafers affected.\n\nProcess Context: CVD-AMAT-07, Recipe: NITRIDE_LPCVD. Chamber ceiling not cleaned in last PM. Particle wafer shows 3x baseline particle count at center zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling contamination\n- Chamber ceiling not cleaned during last PM\n- Particle count 3x baseline indicates buildup\n- Particles falling from ceiling preferentially land at wafer center\n- Gravity-driven particle fall-on pattern\n\n**Contributing Factors**:\n- Ceiling cleaning not mandatory in PM checklist\n- Particle wafer monitoring not frequent enough\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Ceiling clean**: Full chamber ceiling wet clean\n3. **Wall inspection**: Check for additional buildup areas\n4. **Particle wafer**: Verify <0.1 particles/cm² after clean\n5. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Add ceiling cleaning to every PM cycle\n- Increase particle wafer monitoring frequency\n- Configure particle alarm for center zone specifically\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center hot spot causing defects on lot W2024-7854. 19% yield loss at center within 35mm radius. Thermal imaging shows center 6°C hotter than edge. 11 wafers affected.\n\nProcess Context: CVD-TEL-02, Recipe: BPSG_DEP. Chuck heater zone 1 (center) showing overshoot. Temperature controller recently recalibrated. Center deposition 4% thicker than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center heater zone over-temperature after recalibration\n- Center 6°C hotter than edge exceeds ±2°C specification\n- Recent recalibration introduced error in zone 1 settings\n- Elevated temperature causing faster deposition at center\n- 4% thickness variation exceeds 2% specification\n\n**Contributing Factors**:\n- Post-calibration verification incomplete\n- Temperature uniformity not checked after cal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-02\n2. **Recalibrate**: Zone 1 heater controller\n3. **Thermal verification**: Full wafer thermal map\n4. **Target**: ±2°C uniformity across wafer\n5. **Uniformity test**: Verify thickness <2% after correction\n\n## Prevention Measures\n\n- Require thermal uniformity verification after any calibration\n- Add zone-by-zone temperature monitoring to FDC\n- Implement post-calibration qualification wafer requirement\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center void defects on lot W2024-8965. 25% yield loss within 45mm of center. Voids appear in deposited film. 18 wafers affected across 2 lots.\n\nProcess Context: CVD-AMAT-09, Recipe: TUNGSTEN_CVD. Chuck vacuum showing intermittent loss at center zone. Wafer bow measured 150µm vs. 50µm spec during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak causing wafer center bow\n- Center vacuum zone showing intermittent loss\n- Wafer bow 150µm significantly exceeds 50µm specification\n- Bowed wafer causing poor thermal contact at center\n- Temperature non-uniformity creating voids in CVD film\n\n**Contributing Factors**:\n- Chuck vacuum zone seals degraded\n- Bow measurement not in real-time monitoring\n- 2 lots affected indicates progressive failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-09\n2. **Chuck inspection**: Check center zone vacuum channels\n3. **Seal replacement**: Replace chuck seals P/N 839-0567\n4. **He leak check**: Verify vacuum integrity\n5. **Bow test**: Confirm wafer bow <50µm during process\n\n## Prevention Measures\n\n- Add real-time wafer bow monitoring\n- Implement chuck vacuum zone pressure monitoring\n- Configure alarm for vacuum loss at any zone\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 11% yield loss at wafer center. Resist coating thin at center. 6 wafers affected.\n\nProcess Context: LITH-TEL-03, Recipe: I-LINE_COAT. Spin coating showing acceleration profile issue. Dispense volume correct but center spread incomplete. Chuck vacuum normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coating acceleration profile incorrect\n- Center spread incomplete indicates acceleration too fast\n- Resist not given time to flow from center before high-speed spin\n- Thin center with thick edge is characteristic acceleration issue\n\n**Contributing Factors**:\n- Recipe acceleration parameter may have drifted\n- No coating thickness monitoring at center\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-03\n2. **Recipe review**: Check acceleration profile vs. baseline\n3. **Adjust ramp**: Reduce initial acceleration by 10-15%\n4. **Test wafers**: Verify uniform coating thickness\n5. **Recipe update**: Save corrected acceleration profile\n\n## Prevention Measures\n\n- Add coating thickness uniformity to inline monitoring\n- Implement recipe parameter drift detection\n- Document acceleration requirements per resist type\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187. 16% yield loss within 40mm of center. Defects appear after thermal anneal step. 10 wafers affected.\n\nProcess Context: THERMAL-TEL-05, Recipe: RTA_ANNEAL. Lamp array center zone output 8% lower than edge zones. Center zone lamp at 4,500 hours (spec: 5,000 hours life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTA center lamp degradation\n- Center lamp zone 8% lower output than edge\n- Lamp at 4,500 hours approaching 5,000 hour life limit\n- Reduced center heating causing anneal non-uniformity\n- Under-annealed center causing defects\n\n**Contributing Factors**:\n- Lamp replacement buffer too small (500 hours remaining)\n- Lamp output not monitored in real-time\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-05\n2. **Replace center lamp**: P/N 817-0234\n3. **Power calibration**: Balance all zones within ±2%\n4. **Temperature uniformity**: Verify ±3°C across wafer\n5. **Process qual**: Anneal test wafers, verify properties\n\n## Prevention Measures\n\n- Replace lamps at 4,000 hours (80% life)\n- Implement lamp output monitoring per zone\n- Configure alarm for zone imbalance >5%\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center contamination on lot W2024-1298. 13% yield loss at center within 50mm radius. Metallic contamination detected by TXRF at center. 8 wafers affected.\n\nProcess Context: CVD-LAM-08, Recipe: BARRIER_TIN. Showerhead center post showing corrosion. Post made of stainless steel, exposed to TiCl4 chemistry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center post corrosion\n- Stainless steel post corroding from TiCl4 exposure\n- Metallic contamination sputtering onto wafer center\n- TXRF confirms metal contamination consistent with SS composition\n- Center post directly above wafer center\n\n**Contributing Factors**:\n- Center post material not compatible with chemistry\n- Corrosion inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-08\n2. **Replace showerhead**: P/N 721-0456 with Hastelloy center post\n3. **Chamber clean**: Remove any contamination from corrosion\n4. **TXRF verification**: Confirm metal contamination eliminated\n5. **Seasoning**: Extended 10-wafer conditioning\n\n## Prevention Measures\n\n- Replace all SS components with corrosion-resistant materials\n- Add showerhead visual inspection to PM\n- Monitor metal contamination trending at center\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-2309. 20% yield loss concentrated within 30mm of center. Pattern appeared suddenly at wafer 8 of 25. 17 wafers affected.\n\nProcess Context: CVD-AMAT-11, Recipe: PECVD_OXIDE. Wafers 1-7 normal. FDC shows gas flow spike at wafer 8. Center gas injector valve showing erratic behavior.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas injector valve malfunction\n- Sudden onset at wafer 8 indicates equipment failure\n- FDC flow spike correlates with defect start\n- Erratic valve causing center gas delivery instability\n- Wafers 1-7 normal confirms sudden failure mode\n\n**Contributing Factors**:\n- Valve showing wear but not flagged for replacement\n- Flow spike alarm not configured as process abort\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Replace valve**: Center gas injector valve P/N 623-0567\n3. **Flow verification**: Confirm stable gas delivery\n4. **Quarantine wafers**: Hold wafers 8-25 for disposition\n5. **Process qual**: Full qualification after repair\n\n## Prevention Measures\n\n- Configure flow spike as immediate process abort\n- Add valve diagnostics to predictive maintenance\n- Implement valve cycle counting with life limits\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-3410. 9% yield loss at center. Defects only on high-density pattern areas at center. 5 wafers affected.\n\nProcess Context: CVD-TEL-06, Recipe: HDP_FILL. Bias RF showing 5% variation at center. High-density patterns more sensitive to RF non-uniformity. Center area has highest pattern density.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RF bias non-uniformity affecting high-density fill\n- 5% RF variation at center exceeds 3% specification\n- High-density patterns at center require precise RF control\n- RF variation causing inconsistent gap fill at center\n- Less dense edge patterns not affected\n\n**Contributing Factors**:\n- RF tuning optimized for edge, not center\n- Pattern-density effect not characterized\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on CVD-TEL-06\n2. **RF tuning**: Optimize center zone RF delivery\n3. **Target**: <3% RF variation across wafer\n4. **Pattern test**: Verify fill quality on high-density test patterns\n5. **Recipe update**: Document pattern-density optimized settings\n\n## Prevention Measures\n\n- Include high-density test patterns in qualification\n- Add center zone RF monitoring to FDC\n- Create pattern-density-aware process recipes\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521. 18% yield loss at wafer center. Gas ratio at center showing deviation. 11 wafers affected.\n\nProcess Context: CVD-AMAT-13, Recipe: SILANE_NITRIDE. SiH4/NH3 ratio at center 1.15 vs. 1.0 target. Center zone MFC calibration last done 10 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center zone MFC calibration drift\n- SiH4/NH3 ratio at 1.15 vs. 1.0 target (15% deviation)\n- 10-month calibration interval exceeds 6-month spec\n- Gas ratio deviation affecting film stoichiometry at center\n- Incorrect film composition causing defects\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- Gas ratio monitoring not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-13\n2. **Calibrate MFCs**: Both SiH4 and NH3 center zone MFCs\n3. **Ratio verification**: Confirm 1.0 ±0.05 ratio achieved\n4. **Film analysis**: Verify stoichiometry after correction\n5. **Uniformity test**: 49-point measurement\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Implement real-time gas ratio monitoring\n- Add ratio deviation alarm to FDC\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632. 15% yield loss within 45mm of center. Lithography focus issue at center. 9 wafers affected.\n\nProcess Context: LITH-ASML-03, Recipe: DUV_248_CRITICAL. Focus offset at center 80nm vs. 30nm spec. Chuck flatness measurement shows 0.3µm center depression.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography chuck center depression affecting focus\n- Chuck center depression 0.3µm causing wafer sag\n- Focus offset 80nm at center exceeds 30nm spec\n- Center focus error causing pattern defects\n- Depression developed from wear or contamination\n\n**Contributing Factors**:\n- Chuck flatness not checked recently\n- Focus feedback based on edge, not center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-03\n2. **Chuck inspection**: Clean and inspect for damage\n3. **Flatness measurement**: Full chuck surface map\n4. **Chuck reconditioning**: Or replace if out of spec P/N 716-0789\n5. **Focus calibration**: Full system focus calibration\n\n## Prevention Measures\n\n- Add chuck flatness to quarterly PM\n- Implement multi-point focus verification including center\n- Configure focus deviation alarm by zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 21% yield loss at center within 40mm. Plasma intensity at center visually dimmer. 14 wafers affected.\n\nProcess Context: CVD-LAM-10, Recipe: PLASMA_OXIDE. ICP coil showing degradation at center section. Coil at 8,500 RF-hours (spec: 10,000 hours).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ICP coil center section degradation\n- Coil at 8,500 RF-hours showing center degradation\n- Visually dimmer plasma at center confirms reduced coupling\n- Degraded coil section reducing center plasma density\n- Film quality compromised at center\n\n**Contributing Factors**:\n- Coil degradation pattern not uniform\n- No plasma intensity monitoring by zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-10\n2. **Coil inspection**: Document degradation pattern\n3. **Replace coil**: P/N 925-0678 full coil assembly\n4. **RF calibration**: Tune for uniform plasma\n5. **Plasma verification**: OES to confirm uniform intensity\n\n## Prevention Measures\n\n- Replace coil at 8,000 hours proactively\n- Implement zone-based plasma monitoring (OES by location)\n- Add visual plasma inspection to weekly check\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center adhesion failure on lot W2024-7854. 12% yield loss at center. Film peeling observed at center during subsequent processing. 7 wafers affected.\n\nProcess Context: CVD-AMAT-15, Recipe: ADHESION_LAYER. Pre-deposition plasma clean showing reduced effectiveness. Clean recipe RF power at 90% of spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-deposition surface clean at center\n- RF power at 90% of specification\n- Reduced clean effectiveness at center zone\n- Poor surface preparation causing adhesion failure\n- Film peeling during subsequent processing\n\n**Contributing Factors**:\n- RF power drift not detected\n- Surface clean effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-15\n2. **RF diagnostics**: Check RF power delivery system\n3. **Restore power**: Adjust to 100% specification\n4. **Clean verification**: Use contact angle or other surface test\n5. **Adhesion test**: Verify film adhesion on test wafers\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement clean effectiveness monitoring\n- Configure alarm for RF power <95% of setpoint\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center thin film on lot W2024-8965. 8% yield loss at center. Center area 5% thinner than target. 4 wafers affected.\n\nProcess Context: CVD-TEL-08, Recipe: BARRIER_TA. Deposition time based on rate calculation. Rate drifted down 5% but recipe not updated. Center rate more affected than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Deposition rate drift not compensated in recipe\n- Rate drifted down 5% from baseline\n- Recipe deposition time not updated for new rate\n- Center zone shows larger rate decrease than edge\n- Resulting in thin film at center\n\n**Contributing Factors**:\n- Rate monitoring not linked to recipe adjustment\n- Center-specific rate not tracked separately\n\n## Corrective Actions\n\n1. **Immediate**: Update deposition time in recipe (+5%)\n2. **Rate verification**: Run rate monitor wafer\n3. **Uniformity check**: Verify center/edge balance\n4. **Recipe documentation**: Update rate baseline in spec\n5. **Continue**: Resume production with corrected recipe\n\n## Prevention Measures\n\n- Implement automatic rate compensation\n- Track center vs. edge rate separately\n- Configure SPC for rate trending\n- Define rate drift action limits\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center stress-induced defects on lot W2024-9076. 23% yield loss at center. Film stress causing wafer bow and cracking at center. 16 wafers affected.\n\nProcess Context: CVD-AMAT-17, Recipe: TENSILE_NITRIDE. Film stress measured 1.8 GPa vs. 1.2 GPa spec. Process temperature at center 15°C higher than setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated center temperature causing excessive film stress\n- Center temperature 15°C above setpoint\n- Higher deposition temperature increasing tensile stress\n- Film stress 1.8 GPa exceeds 1.2 GPa specification by 50%\n- Excessive stress causing wafer bow and film cracking\n\n**Contributing Factors**:\n- Heater control issue at center zone\n- Stress monitoring not inline\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-17\n2. **Heater diagnostics**: Check center zone heater control\n3. **Repair**: Fix or replace heater/thermocouple P/N 814-0345\n4. **Temperature verification**: Must achieve setpoint ±3°C\n5. **Stress test**: Verify film stress within 1.0-1.4 GPa range\n\n## Prevention Measures\n\n- Add inline film stress monitoring\n- Configure temperature deviation alarm at ±5°C\n- Implement zone-by-zone temperature tracking\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center haze defects on lot W2024-0187. 10% yield loss at center. Haze visible under inspection light at center only. 6 wafers affected.\n\nProcess Context: CVD-LAM-12, Recipe: USG_DEP. Surface roughness at center 2.5nm vs. 1.5nm spec. Chamber showing evidence of microarcing at center electrode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Microarcing at center electrode causing surface roughness\n- Evidence of microarcing at center electrode\n- Arcing creating rough surface texture at center\n- Surface roughness 2.5nm exceeds 1.5nm spec\n- Rough surface appearing as haze under inspection\n\n**Contributing Factors**:\n- Electrode surface condition degraded\n- Microarcing not detected by RF monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-12\n2. **Electrode inspection**: Check for arc damage\n3. **Refinish or replace**: Electrode P/N 728-0567\n4. **RF stability check**: Verify no arcing after repair\n5. **Surface quality**: Verify roughness <1.5nm\n\n## Prevention Measures\n\n- Add arc detection to RF monitoring\n- Include electrode inspection in quarterly PM\n- Configure alarm for RF instability patterns\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298. 17% yield loss at wafer center. Pattern correlates with backside gas distribution. 10 wafers affected.\n\nProcess Context: CVD-AMAT-19, Recipe: LPCVD_POLY. Backside Ar flow showing center starvation. Center backside gas port partially blocked. Wafer center running 8°C cooler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked backside gas port causing thermal non-uniformity\n- Center backside Ar port partially blocked\n- Center starvation causing 8°C temperature difference\n- Temperature non-uniformity affecting deposition at center\n- Backside cooling imbalance\n\n**Contributing Factors**:\n- Backside gas ports not in regular inspection\n- Temperature measured at chuck, not wafer center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-19\n2. **Clear blockage**: Clean center backside gas port\n3. **Flow verification**: Confirm uniform backside Ar distribution\n4. **Temperature check**: Verify <2°C wafer temperature uniformity\n5. **Process qual**: Run uniformity wafers\n\n## Prevention Measures\n\n- Add backside gas port inspection to PM\n- Implement wafer-level temperature monitoring\n- Configure backside flow monitoring per zone\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309. 14% yield loss within 35mm of center. Defects appear as embedded particles. 8 wafers affected.\n\nProcess Context: CVD-TEL-10, Recipe: TEOS_PMD. Gas line filter at center zone showing pressure drop. Filter at 6 months age (spec: 3 months). Particles from degraded filter element.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone gas filter releasing particles\n- Filter at 6 months exceeds 3-month replacement spec\n- High pressure drop indicates filter degradation\n- Degraded filter releasing particles into gas stream\n- Particles embedding in film at center\n\n**Contributing Factors**:\n- Filter replacement schedule not followed\n- Pressure drop monitoring not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-10\n2. **Replace filter**: Center zone gas filter P/N 534-0234\n3. **Purge lines**: Extended purge after filter change\n4. **Particle check**: Verify <0.05 particles/cm²\n5. **Resume**: Only after particle verification\n\n## Prevention Measures\n\n- Enforce 3-month filter replacement schedule\n- Add filter pressure drop to daily monitoring\n- Configure alarm for pressure drop >20% baseline\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410. 19% yield loss at center. Film composition different at center vs. edge. 12 wafers affected.\n\nProcess Context: CVD-AMAT-21, Recipe: SIOCH_LOW_K. Precursor delivery at center showing temperature variation. Precursor line heater at center zone failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor line heater failure at center zone\n- Center zone precursor delivery temperature unstable\n- Heater failure causing precursor condensation/variation\n- Variable precursor state affecting film composition at center\n- Composition gradient from center to edge\n\n**Contributing Factors**:\n- Precursor line temperature not monitored in FDC\n- Heater failure mode gradual, not detected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-21\n2. **Replace heater**: Center precursor line heater P/N 814-0678\n3. **Purge line**: Clean any condensed precursor\n4. **Temperature verification**: Confirm line at setpoint ±2°C\n5. **Film analysis**: Verify composition uniformity\n\n## Prevention Measures\n\n- Add precursor line temperature to FDC\n- Configure alarm for temperature deviation\n- Include heater check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-4521. 7% yield loss at center. Minor thickness variation at center during ramp-up. 3 wafers affected.\n\nProcess Context: CVD-LAM-14, Recipe: ALD_OXIDE. First 3 wafers of lot showing center thin. Wafers 4-25 normal. Chamber just recovered from idle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber thermal stabilization after idle\n- First 3 wafers affected, subsequent wafers normal\n- Chamber center zone slower to reach thermal equilibrium\n- Idle period allowed temperature gradient to develop\n- Standard warm-up insufficient for this idle duration\n\n**Contributing Factors**:\n- Warm-up recipe not scaled for idle duration\n- No first-wafer-after-idle monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Affected wafers already processed\n2. **Review disposition**: First 3 wafers for rework potential\n3. **Update procedure**: Extended warm-up after idle >2 hours\n4. **Document**: Add idle duration to lot traveler\n\n## Prevention Measures\n\n- Create idle-dependent warm-up procedure\n- Add first-wafer yield monitoring after idle\n- Consider dummy wafer slot for first-after-idle\n- Implement thermal stabilization verification\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 16% yield loss at center within 50mm. Pattern shows step coverage failure at center. 10 wafers affected.\n\nProcess Context: CVD-AMAT-23, Recipe: CONFORMAL_TEOS. Step coverage at center 75% vs. 90% spec. Center deposition rate 12% lower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas depletion affecting step coverage\n- Deposition rate 12% lower at center\n- Gas depletion pattern causing poor step coverage\n- Center step coverage 75% well below 90% specification\n- High-aspect-ratio features at center failing\n\n**Contributing Factors**:\n- Gas flow pattern not optimized for uniformity\n- Step coverage not in regular monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-23\n2. **Gas flow optimization**: Increase center zone gas flow\n3. **Recipe tuning**: Adjust for better center delivery\n4. **Step coverage test**: Must achieve >90% at center\n5. **Uniformity verification**: Rate uniformity <5%\n\n## Prevention Measures\n\n- Add step coverage to qualification criteria\n- Implement center zone flow boost option\n- Configure rate uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 22% yield loss at center. Severe thickness non-uniformity. 15 wafers affected.\n\nProcess Context: CVD-TEL-12, Recipe: HTO_GATE_OX. Wafer rotation motor failed during processing. Wafers processed without rotation. Center received most deposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer rotation motor failure during deposition\n- Motor failed, wafers processed without rotation\n- Non-rotating wafer receives non-uniform deposition\n- Center directly under gas injection receives excess material\n- Severe thickness non-uniformity from static processing\n\n**Contributing Factors**:\n- Motor failure not detected as process abort condition\n- Rotation feedback not in real-time monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-12\n2. **Motor replacement**: Rotation motor P/N 634-0456\n3. **Full qualification**: After motor replacement\n4. **Quarantine lot**: 15 wafers likely scrap\n5. **Audit**: Review all wafers processed during failure\n\n## Prevention Measures\n\n- Configure rotation feedback as process abort interlock\n- Add motor health monitoring (current, vibration)\n- Implement rotation verification per wafer\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7854. 11% yield loss at center. RF reflected power high at center frequency. 6 wafers affected.\n\nProcess Context: CVD-LAM-16, Recipe: PLASMA_NITRIDE. Center zone RF reflected power 25% vs. 10% spec. Match network at center frequency showing limited tuning range.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize center zone\n- Reflected power 25% at center far exceeds 10% spec\n- Match network tuning range exhausted\n- Poor RF coupling at center affecting plasma density\n- Deposition rate and quality degraded at center\n\n**Contributing Factors**:\n- Match network capacitors may be at end of range\n- Recipe parameters pushing match capability limits\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-16\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace match components**: If at limits P/N 923-0234\n4. **Tune system**: Optimize for current process conditions\n5. **Verify**: Reflected power <10% achieved\n\n## Prevention Measures\n\n- Monitor match position vs. available range\n- Configure alarm when match approaches limits\n- Schedule match maintenance before range exhaustion\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965. 13% yield loss at center. Defects correlate with chuck lift pin locations. 8 wafers affected.\n\nProcess Context: CVD-AMAT-25, Recipe: SACVD_BPSG. Three lift pins at center zone causing local hot spots. Pin heights uneven after recent adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven lift pin heights causing wafer seating issues\n- Lift pin adjustment created uneven heights\n- Uneven seating causing localized thermal variation\n- Hot spots at lift pin locations affecting deposition\n- Defect pattern matches 3-pin center configuration\n\n**Contributing Factors**:\n- Pin height verification not in post-adjustment check\n- Thermal contact non-uniformity from poor seating\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-25\n2. **Pin adjustment**: Level all lift pins to specification\n3. **Height verification**: Use gauge to verify ±0.1mm\n4. **Wafer seating test**: Verify uniform contact\n5. **Thermal uniformity**: Check temperature distribution\n\n## Prevention Measures\n\n- Require pin height verification after any adjustment\n- Add wafer seating verification to qualification\n- Include lift pin check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 18% yield loss within 45mm of center. Defects show as pinholes in deposited film. 11 wafers affected.\n\nProcess Context: CVD-TEL-14, Recipe: BPSG_REFLOW. Moisture in carrier gas detected. Center showerhead zone more affected due to gas flow pattern. Moisture >5ppm vs. <1ppm spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in carrier gas\n- Moisture >5ppm far exceeds <1ppm specification\n- Moisture causing pinholes during deposition\n- Center zone more affected due to direct gas impingement\n- Gas flow pattern concentrates contamination at center\n\n**Contributing Factors**:\n- Gas purity monitoring not implemented\n- Moisture may be from gas supply or line contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Gas source check**: Verify cylinder/supply moisture level\n3. **Line purge**: Extended N2 purge of all gas lines\n4. **Moisture verification**: Must achieve <1ppm\n5. **Process qual**: Verify no pinholes after correction\n\n## Prevention Measures\n\n- Install inline moisture monitor\n- Configure alarm for moisture >2ppm\n- Regular gas line bake-out procedure\n- Track gas source batch numbers\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0298. 24% yield loss at center within 40mm. Major thickness deviation at center. 17 wafers affected across multiple lots.\n\nProcess Context: CVD-AMAT-27, Recipe: PECVD_SIN. Center zone susceptor severely eroded. Susceptor at 12,000 RF-hours (spec: 10,000 hours). Multiple lots affected over 2 days.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor erosion beyond life limit\n- Susceptor at 12,000 RF-hours, 20% beyond 10,000 hour limit\n- Severe center zone erosion affecting process\n- Multiple lots over 2 days indicates progressive degradation\n- Eroded susceptor causing plasma and thermal non-uniformity\n\n**Contributing Factors**:\n- RF-hour tracking not enforced for replacement\n- Gradual degradation not detected by monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-27\n2. **Replace susceptor**: P/N 728-0890 full assembly\n3. **Chamber clean**: Remove erosion debris\n4. **Extended seasoning**: 15 wafers post-replacement\n5. **Full qualification**: All recipe qualification\n\n## Prevention Measures\n\n- Implement automatic RF-hour tracking with hard stop at 10,000\n- Add susceptor inspection to monthly PM\n- Configure trending for center uniformity degradation\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 9% yield loss at center. Defects only at center on specific device type. 5 wafers affected.\n\nProcess Context: CVD-LAM-18, Recipe: IMD_TEOS. Only Device A affected, Device B at same center location normal. Device A has tighter thickness spec (±2% vs. ±5%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process marginality for tight-spec device at center\n- Device A has ±2% thickness spec, Device B has ±5%\n- Process running at 3% variation - within Device B spec but not A\n- Center uniformity degradation exposing tight-spec devices\n- Not a sudden failure but a process capability issue\n\n**Contributing Factors**:\n- Process not optimized for tightest device spec\n- Device-specific requirements not fully characterized\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability for Device A\n2. **Optimization**: Tune process for <2% center variation\n3. **Recipe split**: Consider Device A specific recipe if needed\n4. **Cpk analysis**: Verify capability after optimization\n5. **Document**: Update device-process compatibility matrix\n\n## Prevention Measures\n\n- Match process capability to tightest device spec\n- Implement device-specific SPC limits\n- Review new device specs against process capability\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2510. 15% yield loss at center. Contamination from showerhead O-ring outgassing. 9 wafers affected.\n\nProcess Context: CVD-AMAT-29, Recipe: HIGH_TEMP_OXIDE. New showerhead O-ring installed during PM. O-ring outgassing detected at 450°C process temp. Contamination concentrated at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New O-ring outgassing at high temperature\n- New showerhead O-ring not properly baked out\n- Outgassing occurring at 450°C process temperature\n- Contamination from O-ring affecting center zone directly\n- Center location beneath O-ring receiving most contamination\n\n**Contributing Factors**:\n- O-ring bake-out not included in PM procedure\n- High-temp seasoning insufficient to remove outgassing\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-29\n2. **Bake-out cycle**: Run extended bake-out at 500°C for 4 hours\n3. **RGA verification**: Confirm outgassing eliminated\n4. **Contamination check**: Run test wafer, verify clean\n5. **Resume**: Only after outgassing confirmed eliminated\n\n## Prevention Measures\n\n- Add O-ring bake-out to PM procedure for high-temp processes\n- Specify low-outgassing O-ring material for high-temp chambers\n- Implement RGA check after any seal replacement\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3621. 20% yield loss at center within 50mm. Gas phase nucleation causing particles at center. 13 wafers affected.\n\nProcess Context: CVD-TEL-16, Recipe: W_CVD_FILL. WF6 flow rate 15% higher than spec at center zone. MFC showing incorrect calibration. Excess precursor causing gas phase reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC over-delivery causing gas phase nucleation\n- WF6 flow 15% above specification at center zone\n- Excess precursor concentration enabling gas phase reaction\n- Gas phase nucleation creating particles before surface deposition\n- Particles concentrated at center zone high-flow region\n\n**Contributing Factors**:\n- MFC calibration error introduced incorrect flow\n- Flow verification not in post-calibration procedure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-16\n2. **Recalibrate MFC**: Center zone WF6 MFC\n3. **Flow verification**: Must be within ±2% of setpoint\n4. **Chamber clean**: Remove any particle contamination\n5. **Particle verification**: <0.05 particles/cm² before production\n\n## Prevention Measures\n\n- Require flow verification after any MFC calibration\n- Add MFC flow accuracy to FDC monitoring\n- Define alarm limits at ±5% of setpoint\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4732. 12% yield loss at center. Plasma damage at center from excessive ion bombardment. 7 wafers affected.\n\nProcess Context: CVD-LAM-20, Recipe: HDPCVD_GAP_FILL. Bias power at center zone 20% higher than setpoint. Bias power supply showing calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bias power supply calibration drift\n- Center zone bias power 20% above setpoint\n- Excessive ion bombardment causing plasma damage\n- Calibration drift developed over time\n- Center zone most affected by bias non-uniformity\n\n**Contributing Factors**:\n- Power supply calibration interval too long\n- Bias power verification not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-20\n2. **Calibrate power supply**: Full bias power calibration\n3. **Verify power**: Must be within ±3% of setpoint\n4. **Damage assessment**: Check for chamber damage from excess power\n5. **Process qual**: Verify film quality after correction\n\n## Prevention Measures\n\n- Reduce power supply calibration interval to 6 months\n- Add bias power to FDC real-time monitoring\n- Configure alarm for power deviation >10%\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5843. 6% yield loss at center. Minor center thickness issue. Only 3 wafers affected at start of lot.\n\nProcess Context: CVD-AMAT-31, Recipe: TEOS_CAP. First 3 wafers thin at center. Recipe uses temperature ramp. Center zone thermocouple response slow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slow thermocouple response during temperature ramp\n- Center zone thermocouple sluggish response\n- Temperature ramp recipe affected by slow feedback\n- First wafers processed before center fully stabilized\n- Subsequent wafers normal after thermal equilibrium\n\n**Contributing Factors**:\n- Thermocouple aging reducing response time\n- First-wafer effects not mitigated\n\n## Corrective Actions\n\n1. **Immediate**: Schedule thermocouple replacement\n2. **Interim**: Add 60-second stabilization delay in recipe\n3. **Replace TC**: Center zone thermocouple P/N 817-0456\n4. **Response verification**: TC response time <2 seconds\n5. **Ramp verification**: Temperature tracking during ramp\n\n## Prevention Measures\n\n- Include TC response time in annual PM\n- Add stabilization step to ramp recipes\n- Monitor first-wafer-of-lot yield\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6954. 17% yield loss at center. Defects from gas phase contamination. 10 wafers affected.\n\nProcess Context: CVD-TEL-18, Recipe: POLYSILANE. Previous lot was metal deposition. Chamber cross-contamination from insufficient purge between recipes. Metal traces at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from previous recipe\n- Previous lot was metal deposition\n- Insufficient purge between metal and poly recipes\n- Residual metal contaminating polysilane process\n- Center zone accumulates more contamination from gas flow\n\n**Contributing Factors**:\n- Recipe sequence not validated for contamination risk\n- Purge between incompatible recipes inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-18\n2. **Chamber clean**: Full wet clean to remove metal contamination\n3. **Extended purge**: Implement 10-minute purge between recipe types\n4. **Particle/metal check**: TXRF verification <1E10 atoms/cm²\n5. **Seasoning**: 10-wafer poly seasoning before production\n\n## Prevention Measures\n\n- Define recipe compatibility matrix\n- Implement mandatory extended purge for incompatible sequences\n- Consider dedicated chambers for incompatible processes\n- Track recipe sequence in scheduling system\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7065. 14% yield loss at center. RF interference affecting center zone plasma. 8 wafers affected.\n\nProcess Context: CVD-LAM-22, Recipe: PECVD_OXIDE. New equipment installed adjacent to tool. EMI from adjacent equipment affecting RF system. Interference pattern at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EMI interference from adjacent equipment\n- New equipment installed next to CVD tool\n- EMI affecting RF plasma generation\n- Center zone more susceptible to RF interference\n- Interference pattern visible in plasma non-uniformity\n\n**Contributing Factors**:\n- EMI assessment not done before adjacent tool install\n- RF shielding may be inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with adjacent tool\n2. **EMI survey**: Measure interference levels\n3. **Shielding**: Add RF shielding if needed\n4. **Filter installation**: Add line filters to RF supply\n5. **Verification**: Confirm interference eliminated\n\n## Prevention Measures\n\n- Require EMI assessment for new tool installations\n- Maintain minimum spacing between RF-sensitive tools\n- Implement periodic EMI surveys\n- Document tool layout RF compatibility\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8176. 21% yield loss at center within 45mm. Film delamination at center after thermal cycling. 14 wafers affected.\n\nProcess Context: CVD-AMAT-33, Recipe: LOWK_ILD. Film adhesion failure at center. Pre-treatment plasma showing reduced effectiveness at center. Pre-treatment RF power 15% low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-treatment causing adhesion failure\n- Pre-treatment RF power 15% below specification\n- Reduced surface activation at center\n- Poor adhesion leading to delamination during thermal cycling\n- Center zone most affected by power deficit\n\n**Contributing Factors**:\n- RF power drift not detected before production\n- Pre-treatment effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-33\n2. **RF diagnostics**: Check pre-treatment RF delivery\n3. **Restore power**: Adjust to 100% specification\n4. **Adhesion test**: Verify adhesion on test wafers\n5. **Thermal cycle test**: Confirm no delamination after stress\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement periodic adhesion monitoring\n- Configure alarm for RF power <90% setpoint\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9287. 10% yield loss at center. Pattern from damaged gas distribution baffle. 6 wafers affected.\n\nProcess Context: CVD-TEL-20, Recipe: USG_PMD. Baffle plate above center zone warped from thermal stress. Warped baffle directing gas preferentially to center. Center deposition 8% thicker.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped gas distribution baffle\n- Baffle plate warped from thermal stress cycles\n- Warped geometry directing excess gas to center\n- Center deposition 8% thicker exceeds 3% specification\n- Thermal cycling fatigue of baffle material\n\n**Contributing Factors**:\n- Baffle not designed for thermal cycling experienced\n- No baffle inspection in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-20\n2. **Inspect baffle**: Document warpage pattern\n3. **Replace baffle**: P/N 721-0789 (upgraded material)\n4. **Flatness verification**: New baffle within spec\n5. **Uniformity test**: Verify <3% after replacement\n\n## Prevention Measures\n\n- Add baffle inspection to quarterly PM\n- Use upgraded material rated for thermal cycling\n- Monitor center/edge thickness ratio\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0398. 16% yield loss at center. Endpoint failure causing over-etch at center. 10 wafers affected.\n\nProcess Context: ETCH-CVD-LAM-24 (etch-back process), Recipe: OXIDE_ETCHBACK. Endpoint signal from center zone weak. Center OES fiber degraded. Over-etch at center from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone OES fiber causing late endpoint\n- Center zone OES signal weak from fiber degradation\n- Late endpoint detection at center\n- Over-etch at center while edge at target\n- Fiber degradation from plasma exposure\n\n**Contributing Factors**:\n- OES fiber condition not in regular check\n- Endpoint algorithm weighted toward edge signal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-24\n2. **Replace fiber**: Center OES fiber P/N 727-0234\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Center signal strength at baseline\n5. **Endpoint validation**: Verify accurate endpoint at center\n\n## Prevention Measures\n\n- Add OES fiber check to monthly PM\n- Implement center zone signal trending\n- Balance endpoint algorithm for center/edge weighting\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 8% yield loss at center. Slight center thickness issue. 4 wafers affected.\n\nProcess Context: CVD-AMAT-35, Recipe: CONFORMAL_SIN. Wafer chucking showing center vacuum variation. ESC center zone at 480 Torr vs. 500 Torr spec. Minor thermal contact variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reduced ESC center vacuum affecting thermal contact\n- Center zone vacuum at 480 Torr vs. 500 Torr spec\n- 4% vacuum deficit causing minor thermal contact variation\n- Slightly different deposition conditions at center\n- Minor thickness variation within specification but trending\n\n**Contributing Factors**:\n- ESC vacuum trending down but not at alarm level\n- Minor issue catching before becoming major\n\n## Corrective Actions\n\n1. **Immediate**: Schedule ESC service in next PM window\n2. **Interim monitoring**: Increased center thickness monitoring\n3. **ESC service**: Check vacuum channels and seals\n4. **Restore vacuum**: Achieve 500 Torr specification\n5. **Verify**: Confirm center thermal contact restored\n\n## Prevention Measures\n\n- Add ESC vacuum trending to weekly review\n- Configure early warning at 490 Torr\n- Include ESC vacuum in PM verification\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  }
]
