// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_top_cnn_top,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.376340,HLS_SYN_LAT=166647,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=15857,HLS_SYN_LUT=16218,HLS_VERSION=2022_2}" *)

module cnn_top (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 17;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] x_q0;
wire   [31:0] weight0_q0;
wire   [31:0] bias0_q0;
wire   [31:0] weight1_q0;
wire   [31:0] bias1_q0;
wire   [31:0] weight2_q0;
wire   [31:0] bias2_q0;
wire   [31:0] weight3_q0;
wire   [31:0] bias3_q0;
wire    ap_CS_fsm_state17;
wire   [31:0] x_assign_2_q1;
reg   [31:0] x_assign_2_load_reg_563;
wire    ap_CS_fsm_state18;
wire   [31:0] x_assign_2_q0;
reg   [31:0] x_assign_2_load_1_reg_568;
reg   [31:0] x_assign_2_load_2_reg_583;
wire    ap_CS_fsm_state19;
reg   [31:0] x_assign_2_load_3_reg_588;
reg   [31:0] x_assign_2_load_4_reg_603;
wire    ap_CS_fsm_state20;
reg   [31:0] x_assign_2_load_5_reg_608;
reg   [31:0] x_assign_2_load_6_reg_623;
wire    ap_CS_fsm_state21;
reg   [31:0] x_assign_2_load_7_reg_628;
reg   [31:0] x_assign_2_load_8_reg_643;
wire    ap_CS_fsm_state22;
reg   [31:0] x_assign_2_load_9_reg_648;
reg   [31:0] x_assign_2_load_10_reg_663;
wire    ap_CS_fsm_state23;
reg   [31:0] x_assign_2_load_11_reg_668;
reg   [31:0] x_assign_2_load_12_reg_683;
wire    ap_CS_fsm_state24;
reg   [31:0] x_assign_2_load_13_reg_688;
reg   [31:0] x_assign_2_load_14_reg_703;
wire    ap_CS_fsm_state25;
reg   [31:0] x_assign_2_load_15_reg_708;
reg   [31:0] x_assign_2_load_16_reg_723;
wire    ap_CS_fsm_state26;
reg   [31:0] x_assign_2_load_17_reg_728;
reg   [31:0] x_assign_2_load_18_reg_743;
wire    ap_CS_fsm_state27;
reg   [31:0] x_assign_2_load_19_reg_748;
reg   [31:0] x_assign_2_load_20_reg_763;
wire    ap_CS_fsm_state28;
reg   [31:0] x_assign_2_load_21_reg_768;
reg   [31:0] x_assign_2_load_22_reg_783;
wire    ap_CS_fsm_state29;
reg   [31:0] x_assign_2_load_23_reg_788;
reg   [31:0] x_assign_2_load_24_reg_803;
wire    ap_CS_fsm_state30;
reg   [31:0] x_assign_2_load_25_reg_808;
reg   [31:0] x_assign_2_load_26_reg_823;
wire    ap_CS_fsm_state31;
reg   [31:0] x_assign_2_load_27_reg_828;
reg   [31:0] x_assign_2_load_28_reg_843;
wire    ap_CS_fsm_state32;
reg   [31:0] x_assign_2_load_29_reg_848;
reg   [31:0] x_assign_2_load_30_reg_863;
wire    ap_CS_fsm_state33;
reg   [31:0] x_assign_2_load_31_reg_868;
reg   [11:0] vla1_i_address0;
reg    vla1_i_ce0;
reg    vla1_i_we0;
wire   [31:0] vla1_i_q0;
reg   [11:0] vla42_i_address0;
reg    vla42_i_ce0;
reg    vla42_i_we0;
wire   [31:0] vla42_i_q0;
reg    vla42_i_ce1;
wire   [31:0] vla42_i_q1;
reg    vla42_i_ce2;
wire   [31:0] vla42_i_q2;
reg    vla42_i_ce3;
wire   [31:0] vla42_i_q3;
reg   [9:0] vla73_i_address0;
reg    vla73_i_ce0;
reg    vla73_i_we0;
wire   [31:0] vla73_i_q0;
reg    vla73_i_ce1;
wire   [31:0] vla73_i_q1;
reg   [10:0] vla104_i_address0;
reg    vla104_i_ce0;
reg    vla104_i_we0;
wire   [31:0] vla104_i_q0;
reg   [10:0] vla135_i_address0;
reg    vla135_i_ce0;
reg    vla135_i_we0;
wire   [31:0] vla135_i_q0;
reg    vla135_i_ce1;
wire   [31:0] vla135_i_q1;
reg    vla135_i_ce2;
wire   [31:0] vla135_i_q2;
reg    vla135_i_ce3;
wire   [31:0] vla135_i_q3;
reg   [8:0] vla166_i_address0;
reg    vla166_i_ce0;
reg    vla166_i_we0;
wire   [31:0] vla166_i_q0;
reg   [4:0] x_assign_address0;
reg    x_assign_ce0;
reg    x_assign_we0;
wire   [31:0] x_assign_q0;
reg   [4:0] x_assign_2_address0;
reg    x_assign_2_ce0;
reg    x_assign_2_we0;
reg   [4:0] x_assign_2_address1;
reg    x_assign_2_ce1;
wire    grp_conv2d_1_fu_447_ap_start;
wire    grp_conv2d_1_fu_447_ap_done;
wire    grp_conv2d_1_fu_447_ap_idle;
wire    grp_conv2d_1_fu_447_ap_ready;
wire   [9:0] grp_conv2d_1_fu_447_x_address0;
wire    grp_conv2d_1_fu_447_x_ce0;
wire   [5:0] grp_conv2d_1_fu_447_weight0_address0;
wire    grp_conv2d_1_fu_447_weight0_ce0;
wire   [1:0] grp_conv2d_1_fu_447_bias0_address0;
wire    grp_conv2d_1_fu_447_bias0_ce0;
wire   [11:0] grp_conv2d_1_fu_447_y_address0;
wire    grp_conv2d_1_fu_447_y_ce0;
wire    grp_conv2d_1_fu_447_y_we0;
wire   [31:0] grp_conv2d_1_fu_447_y_d0;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_873_p_din0;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_873_p_din1;
wire   [1:0] grp_conv2d_1_fu_447_grp_fu_873_p_opcode;
wire    grp_conv2d_1_fu_447_grp_fu_873_p_ce;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_877_p_din0;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_877_p_din1;
wire   [1:0] grp_conv2d_1_fu_447_grp_fu_877_p_opcode;
wire    grp_conv2d_1_fu_447_grp_fu_877_p_ce;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_881_p_din0;
wire   [31:0] grp_conv2d_1_fu_447_grp_fu_881_p_din1;
wire    grp_conv2d_1_fu_447_grp_fu_881_p_ce;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_ready;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_ce0;
wire   [11:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_d0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din1;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_ce;
wire    grp_maxpool2d_1_fu_465_ap_start;
wire    grp_maxpool2d_1_fu_465_ap_done;
wire    grp_maxpool2d_1_fu_465_ap_idle;
wire    grp_maxpool2d_1_fu_465_ap_ready;
wire   [11:0] grp_maxpool2d_1_fu_465_x_address0;
wire    grp_maxpool2d_1_fu_465_x_ce0;
wire   [11:0] grp_maxpool2d_1_fu_465_x_address1;
wire    grp_maxpool2d_1_fu_465_x_ce1;
wire   [11:0] grp_maxpool2d_1_fu_465_x_address2;
wire    grp_maxpool2d_1_fu_465_x_ce2;
wire   [11:0] grp_maxpool2d_1_fu_465_x_address3;
wire    grp_maxpool2d_1_fu_465_x_ce3;
wire   [9:0] grp_maxpool2d_1_fu_465_y_address0;
wire    grp_maxpool2d_1_fu_465_y_ce0;
wire    grp_maxpool2d_1_fu_465_y_we0;
wire   [31:0] grp_maxpool2d_1_fu_465_y_d0;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_885_p_din0;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_885_p_din1;
wire   [4:0] grp_maxpool2d_1_fu_465_grp_fu_885_p_opcode;
wire    grp_maxpool2d_1_fu_465_grp_fu_885_p_ce;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_889_p_din0;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_889_p_din1;
wire   [4:0] grp_maxpool2d_1_fu_465_grp_fu_889_p_opcode;
wire    grp_maxpool2d_1_fu_465_grp_fu_889_p_ce;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_893_p_din0;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_893_p_din1;
wire   [4:0] grp_maxpool2d_1_fu_465_grp_fu_893_p_opcode;
wire    grp_maxpool2d_1_fu_465_grp_fu_893_p_ce;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_897_p_din0;
wire   [31:0] grp_maxpool2d_1_fu_465_grp_fu_897_p_din1;
wire   [4:0] grp_maxpool2d_1_fu_465_grp_fu_897_p_opcode;
wire    grp_maxpool2d_1_fu_465_grp_fu_897_p_ce;
wire    grp_conv2d_2_fu_471_ap_start;
wire    grp_conv2d_2_fu_471_ap_done;
wire    grp_conv2d_2_fu_471_ap_idle;
wire    grp_conv2d_2_fu_471_ap_ready;
wire   [9:0] grp_conv2d_2_fu_471_x_address0;
wire    grp_conv2d_2_fu_471_x_ce0;
wire   [9:0] grp_conv2d_2_fu_471_x_address1;
wire    grp_conv2d_2_fu_471_x_ce1;
wire   [8:0] grp_conv2d_2_fu_471_weight1_address0;
wire    grp_conv2d_2_fu_471_weight1_ce0;
wire   [2:0] grp_conv2d_2_fu_471_bias1_address0;
wire    grp_conv2d_2_fu_471_bias1_ce0;
wire   [10:0] grp_conv2d_2_fu_471_y_address0;
wire    grp_conv2d_2_fu_471_y_ce0;
wire    grp_conv2d_2_fu_471_y_we0;
wire   [31:0] grp_conv2d_2_fu_471_y_d0;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_873_p_din0;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_873_p_din1;
wire   [1:0] grp_conv2d_2_fu_471_grp_fu_873_p_opcode;
wire    grp_conv2d_2_fu_471_grp_fu_873_p_ce;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_877_p_din0;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_877_p_din1;
wire   [1:0] grp_conv2d_2_fu_471_grp_fu_877_p_opcode;
wire    grp_conv2d_2_fu_471_grp_fu_877_p_ce;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_881_p_din0;
wire   [31:0] grp_conv2d_2_fu_471_grp_fu_881_p_din1;
wire    grp_conv2d_2_fu_471_grp_fu_881_p_ce;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_ready;
wire   [10:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_ce0;
wire   [10:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_d0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din1;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_ce;
wire    grp_maxpool2d_fu_487_ap_start;
wire    grp_maxpool2d_fu_487_ap_done;
wire    grp_maxpool2d_fu_487_ap_idle;
wire    grp_maxpool2d_fu_487_ap_ready;
wire   [10:0] grp_maxpool2d_fu_487_x_address0;
wire    grp_maxpool2d_fu_487_x_ce0;
wire   [10:0] grp_maxpool2d_fu_487_x_address1;
wire    grp_maxpool2d_fu_487_x_ce1;
wire   [10:0] grp_maxpool2d_fu_487_x_address2;
wire    grp_maxpool2d_fu_487_x_ce2;
wire   [10:0] grp_maxpool2d_fu_487_x_address3;
wire    grp_maxpool2d_fu_487_x_ce3;
wire   [8:0] grp_maxpool2d_fu_487_y_address0;
wire    grp_maxpool2d_fu_487_y_ce0;
wire    grp_maxpool2d_fu_487_y_we0;
wire   [31:0] grp_maxpool2d_fu_487_y_d0;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_885_p_din0;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_885_p_din1;
wire   [4:0] grp_maxpool2d_fu_487_grp_fu_885_p_opcode;
wire    grp_maxpool2d_fu_487_grp_fu_885_p_ce;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_889_p_din0;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_889_p_din1;
wire   [4:0] grp_maxpool2d_fu_487_grp_fu_889_p_opcode;
wire    grp_maxpool2d_fu_487_grp_fu_889_p_ce;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_893_p_din0;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_893_p_din1;
wire   [4:0] grp_maxpool2d_fu_487_grp_fu_893_p_opcode;
wire    grp_maxpool2d_fu_487_grp_fu_893_p_ce;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_897_p_din0;
wire   [31:0] grp_maxpool2d_fu_487_grp_fu_897_p_din1;
wire   [4:0] grp_maxpool2d_fu_487_grp_fu_897_p_opcode;
wire    grp_maxpool2d_fu_487_grp_fu_897_p_ce;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_ready;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_ce0;
wire   [13:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_ce0;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_ce0;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_d0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din1;
wire   [1:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_ce;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din1;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_ce;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_ready;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_ce0;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_d0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din1;
wire   [4:0] grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_ce;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_idle;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_ready;
wire   [8:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_ce0;
wire   [3:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_ce0;
wire   [3:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_address0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_ce0;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_we0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_d0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din1;
wire   [1:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_ce;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din1;
wire   [1:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_opcode;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_ce;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din0;
wire   [31:0] grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din1;
wire    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_ce;
reg    grp_conv2d_1_fu_447_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_maxpool2d_1_fu_465_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_conv2d_2_fu_471_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_maxpool2d_fu_487_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg;
wire    ap_CS_fsm_state34;
wire   [31:0] grp_fu_873_p2;
reg   [31:0] grp_fu_873_p0;
reg   [31:0] grp_fu_873_p1;
reg    grp_fu_873_ce;
wire   [31:0] grp_fu_877_p2;
reg   [31:0] grp_fu_877_p0;
reg   [31:0] grp_fu_877_p1;
reg    grp_fu_877_ce;
wire   [31:0] grp_fu_881_p2;
reg   [31:0] grp_fu_881_p0;
reg   [31:0] grp_fu_881_p1;
reg    grp_fu_881_ce;
wire   [0:0] grp_fu_885_p2;
reg   [31:0] grp_fu_885_p0;
reg   [31:0] grp_fu_885_p1;
reg    grp_fu_885_ce;
reg   [4:0] grp_fu_885_opcode;
wire   [0:0] grp_fu_889_p2;
reg   [31:0] grp_fu_889_p0;
reg   [31:0] grp_fu_889_p1;
reg    grp_fu_889_ce;
reg   [4:0] grp_fu_889_opcode;
wire   [0:0] grp_fu_893_p2;
reg   [31:0] grp_fu_893_p0;
reg   [31:0] grp_fu_893_p1;
reg    grp_fu_893_ce;
reg   [4:0] grp_fu_893_opcode;
wire   [0:0] grp_fu_897_p2;
reg   [31:0] grp_fu_897_p0;
reg   [31:0] grp_fu_897_p1;
reg    grp_fu_897_ce;
reg   [4:0] grp_fu_897_opcode;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_conv2d_1_fu_447_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg = 1'b0;
#0 grp_maxpool2d_1_fu_465_ap_start_reg = 1'b0;
#0 grp_conv2d_2_fu_471_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg = 1'b0;
#0 grp_maxpool2d_fu_487_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg = 1'b0;
#0 grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg = 1'b0;
end

cnn_top_vla1_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3136 ),
    .AddressWidth( 12 ))
vla1_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla1_i_address0),
    .ce0(vla1_i_ce0),
    .we0(vla1_i_we0),
    .d0(grp_conv2d_1_fu_447_y_d0),
    .q0(vla1_i_q0)
);

cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3136 ),
    .AddressWidth( 12 ))
vla42_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla42_i_address0),
    .ce0(vla42_i_ce0),
    .we0(vla42_i_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_d0),
    .q0(vla42_i_q0),
    .address1(grp_maxpool2d_1_fu_465_x_address1),
    .ce1(vla42_i_ce1),
    .q1(vla42_i_q1),
    .address2(grp_maxpool2d_1_fu_465_x_address2),
    .ce2(vla42_i_ce2),
    .q2(vla42_i_q2),
    .address3(grp_maxpool2d_1_fu_465_x_address3),
    .ce3(vla42_i_ce3),
    .q3(vla42_i_q3)
);

cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
vla73_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla73_i_address0),
    .ce0(vla73_i_ce0),
    .we0(vla73_i_we0),
    .d0(grp_maxpool2d_1_fu_465_y_d0),
    .q0(vla73_i_q0),
    .address1(grp_conv2d_2_fu_471_x_address1),
    .ce1(vla73_i_ce1),
    .q1(vla73_i_q1)
);

cnn_top_vla104_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
vla104_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla104_i_address0),
    .ce0(vla104_i_ce0),
    .we0(vla104_i_we0),
    .d0(grp_conv2d_2_fu_471_y_d0),
    .q0(vla104_i_q0)
);

cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
vla135_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla135_i_address0),
    .ce0(vla135_i_ce0),
    .we0(vla135_i_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_d0),
    .q0(vla135_i_q0),
    .address1(grp_maxpool2d_fu_487_x_address1),
    .ce1(vla135_i_ce1),
    .q1(vla135_i_q1),
    .address2(grp_maxpool2d_fu_487_x_address2),
    .ce2(vla135_i_ce2),
    .q2(vla135_i_q2),
    .address3(grp_maxpool2d_fu_487_x_address3),
    .ce3(vla135_i_ce3),
    .q3(vla135_i_q3)
);

cnn_top_vla166_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
vla166_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vla166_i_address0),
    .ce0(vla166_i_ce0),
    .we0(vla166_i_we0),
    .d0(grp_maxpool2d_fu_487_y_d0),
    .q0(vla166_i_q0)
);

cnn_top_x_assign_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
x_assign_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_assign_address0),
    .ce0(x_assign_ce0),
    .we0(x_assign_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_d0),
    .q0(x_assign_q0)
);

cnn_top_x_assign_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
x_assign_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_assign_2_address0),
    .ce0(x_assign_2_ce0),
    .we0(x_assign_2_we0),
    .d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_d0),
    .q0(x_assign_2_q0),
    .address1(x_assign_2_address1),
    .ce1(x_assign_2_ce1),
    .q1(x_assign_2_q1)
);

cnn_top_conv2d_1 grp_conv2d_1_fu_447(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_1_fu_447_ap_start),
    .ap_done(grp_conv2d_1_fu_447_ap_done),
    .ap_idle(grp_conv2d_1_fu_447_ap_idle),
    .ap_ready(grp_conv2d_1_fu_447_ap_ready),
    .x_address0(grp_conv2d_1_fu_447_x_address0),
    .x_ce0(grp_conv2d_1_fu_447_x_ce0),
    .x_q0(x_q0),
    .weight0_address0(grp_conv2d_1_fu_447_weight0_address0),
    .weight0_ce0(grp_conv2d_1_fu_447_weight0_ce0),
    .weight0_q0(weight0_q0),
    .bias0_address0(grp_conv2d_1_fu_447_bias0_address0),
    .bias0_ce0(grp_conv2d_1_fu_447_bias0_ce0),
    .bias0_q0(bias0_q0),
    .y_address0(grp_conv2d_1_fu_447_y_address0),
    .y_ce0(grp_conv2d_1_fu_447_y_ce0),
    .y_we0(grp_conv2d_1_fu_447_y_we0),
    .y_d0(grp_conv2d_1_fu_447_y_d0),
    .grp_fu_873_p_din0(grp_conv2d_1_fu_447_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_conv2d_1_fu_447_grp_fu_873_p_din1),
    .grp_fu_873_p_opcode(grp_conv2d_1_fu_447_grp_fu_873_p_opcode),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_conv2d_1_fu_447_grp_fu_873_p_ce),
    .grp_fu_877_p_din0(grp_conv2d_1_fu_447_grp_fu_877_p_din0),
    .grp_fu_877_p_din1(grp_conv2d_1_fu_447_grp_fu_877_p_din1),
    .grp_fu_877_p_opcode(grp_conv2d_1_fu_447_grp_fu_877_p_opcode),
    .grp_fu_877_p_dout0(grp_fu_877_p2),
    .grp_fu_877_p_ce(grp_conv2d_1_fu_447_grp_fu_877_p_ce),
    .grp_fu_881_p_din0(grp_conv2d_1_fu_447_grp_fu_881_p_din0),
    .grp_fu_881_p_din1(grp_conv2d_1_fu_447_grp_fu_881_p_din1),
    .grp_fu_881_p_dout0(grp_fu_881_p2),
    .grp_fu_881_p_ce(grp_conv2d_1_fu_447_grp_fu_881_p_ce)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_1 grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_ready),
    .vla1_i_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_address0),
    .vla1_i_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_ce0),
    .vla1_i_q0(vla1_i_q0),
    .vla42_i_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_address0),
    .vla42_i_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_ce0),
    .vla42_i_we0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_we0),
    .vla42_i_d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_d0),
    .grp_fu_885_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din0),
    .grp_fu_885_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din1),
    .grp_fu_885_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_opcode),
    .grp_fu_885_p_dout0(grp_fu_885_p2),
    .grp_fu_885_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_ce)
);

cnn_top_maxpool2d_1 grp_maxpool2d_1_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool2d_1_fu_465_ap_start),
    .ap_done(grp_maxpool2d_1_fu_465_ap_done),
    .ap_idle(grp_maxpool2d_1_fu_465_ap_idle),
    .ap_ready(grp_maxpool2d_1_fu_465_ap_ready),
    .x_address0(grp_maxpool2d_1_fu_465_x_address0),
    .x_ce0(grp_maxpool2d_1_fu_465_x_ce0),
    .x_q0(vla42_i_q0),
    .x_address1(grp_maxpool2d_1_fu_465_x_address1),
    .x_ce1(grp_maxpool2d_1_fu_465_x_ce1),
    .x_q1(vla42_i_q1),
    .x_address2(grp_maxpool2d_1_fu_465_x_address2),
    .x_ce2(grp_maxpool2d_1_fu_465_x_ce2),
    .x_q2(vla42_i_q2),
    .x_address3(grp_maxpool2d_1_fu_465_x_address3),
    .x_ce3(grp_maxpool2d_1_fu_465_x_ce3),
    .x_q3(vla42_i_q3),
    .y_address0(grp_maxpool2d_1_fu_465_y_address0),
    .y_ce0(grp_maxpool2d_1_fu_465_y_ce0),
    .y_we0(grp_maxpool2d_1_fu_465_y_we0),
    .y_d0(grp_maxpool2d_1_fu_465_y_d0),
    .grp_fu_885_p_din0(grp_maxpool2d_1_fu_465_grp_fu_885_p_din0),
    .grp_fu_885_p_din1(grp_maxpool2d_1_fu_465_grp_fu_885_p_din1),
    .grp_fu_885_p_opcode(grp_maxpool2d_1_fu_465_grp_fu_885_p_opcode),
    .grp_fu_885_p_dout0(grp_fu_885_p2),
    .grp_fu_885_p_ce(grp_maxpool2d_1_fu_465_grp_fu_885_p_ce),
    .grp_fu_889_p_din0(grp_maxpool2d_1_fu_465_grp_fu_889_p_din0),
    .grp_fu_889_p_din1(grp_maxpool2d_1_fu_465_grp_fu_889_p_din1),
    .grp_fu_889_p_opcode(grp_maxpool2d_1_fu_465_grp_fu_889_p_opcode),
    .grp_fu_889_p_dout0(grp_fu_889_p2),
    .grp_fu_889_p_ce(grp_maxpool2d_1_fu_465_grp_fu_889_p_ce),
    .grp_fu_893_p_din0(grp_maxpool2d_1_fu_465_grp_fu_893_p_din0),
    .grp_fu_893_p_din1(grp_maxpool2d_1_fu_465_grp_fu_893_p_din1),
    .grp_fu_893_p_opcode(grp_maxpool2d_1_fu_465_grp_fu_893_p_opcode),
    .grp_fu_893_p_dout0(grp_fu_893_p2),
    .grp_fu_893_p_ce(grp_maxpool2d_1_fu_465_grp_fu_893_p_ce),
    .grp_fu_897_p_din0(grp_maxpool2d_1_fu_465_grp_fu_897_p_din0),
    .grp_fu_897_p_din1(grp_maxpool2d_1_fu_465_grp_fu_897_p_din1),
    .grp_fu_897_p_opcode(grp_maxpool2d_1_fu_465_grp_fu_897_p_opcode),
    .grp_fu_897_p_dout0(grp_fu_897_p2),
    .grp_fu_897_p_ce(grp_maxpool2d_1_fu_465_grp_fu_897_p_ce)
);

cnn_top_conv2d_2 grp_conv2d_2_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_2_fu_471_ap_start),
    .ap_done(grp_conv2d_2_fu_471_ap_done),
    .ap_idle(grp_conv2d_2_fu_471_ap_idle),
    .ap_ready(grp_conv2d_2_fu_471_ap_ready),
    .x_address0(grp_conv2d_2_fu_471_x_address0),
    .x_ce0(grp_conv2d_2_fu_471_x_ce0),
    .x_q0(vla73_i_q0),
    .x_address1(grp_conv2d_2_fu_471_x_address1),
    .x_ce1(grp_conv2d_2_fu_471_x_ce1),
    .x_q1(vla73_i_q1),
    .weight1_address0(grp_conv2d_2_fu_471_weight1_address0),
    .weight1_ce0(grp_conv2d_2_fu_471_weight1_ce0),
    .weight1_q0(weight1_q0),
    .bias1_address0(grp_conv2d_2_fu_471_bias1_address0),
    .bias1_ce0(grp_conv2d_2_fu_471_bias1_ce0),
    .bias1_q0(bias1_q0),
    .y_address0(grp_conv2d_2_fu_471_y_address0),
    .y_ce0(grp_conv2d_2_fu_471_y_ce0),
    .y_we0(grp_conv2d_2_fu_471_y_we0),
    .y_d0(grp_conv2d_2_fu_471_y_d0),
    .grp_fu_873_p_din0(grp_conv2d_2_fu_471_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_conv2d_2_fu_471_grp_fu_873_p_din1),
    .grp_fu_873_p_opcode(grp_conv2d_2_fu_471_grp_fu_873_p_opcode),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_conv2d_2_fu_471_grp_fu_873_p_ce),
    .grp_fu_877_p_din0(grp_conv2d_2_fu_471_grp_fu_877_p_din0),
    .grp_fu_877_p_din1(grp_conv2d_2_fu_471_grp_fu_877_p_din1),
    .grp_fu_877_p_opcode(grp_conv2d_2_fu_471_grp_fu_877_p_opcode),
    .grp_fu_877_p_dout0(grp_fu_877_p2),
    .grp_fu_877_p_ce(grp_conv2d_2_fu_471_grp_fu_877_p_ce),
    .grp_fu_881_p_din0(grp_conv2d_2_fu_471_grp_fu_881_p_din0),
    .grp_fu_881_p_din1(grp_conv2d_2_fu_471_grp_fu_881_p_din1),
    .grp_fu_881_p_dout0(grp_fu_881_p2),
    .grp_fu_881_p_ce(grp_conv2d_2_fu_471_grp_fu_881_p_ce)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_14 grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_ready),
    .vla104_i_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_address0),
    .vla104_i_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_ce0),
    .vla104_i_q0(vla104_i_q0),
    .vla135_i_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_address0),
    .vla135_i_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_ce0),
    .vla135_i_we0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_we0),
    .vla135_i_d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_d0),
    .grp_fu_885_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din0),
    .grp_fu_885_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din1),
    .grp_fu_885_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_opcode),
    .grp_fu_885_p_dout0(grp_fu_885_p2),
    .grp_fu_885_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_ce)
);

cnn_top_maxpool2d grp_maxpool2d_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool2d_fu_487_ap_start),
    .ap_done(grp_maxpool2d_fu_487_ap_done),
    .ap_idle(grp_maxpool2d_fu_487_ap_idle),
    .ap_ready(grp_maxpool2d_fu_487_ap_ready),
    .x_address0(grp_maxpool2d_fu_487_x_address0),
    .x_ce0(grp_maxpool2d_fu_487_x_ce0),
    .x_q0(vla135_i_q0),
    .x_address1(grp_maxpool2d_fu_487_x_address1),
    .x_ce1(grp_maxpool2d_fu_487_x_ce1),
    .x_q1(vla135_i_q1),
    .x_address2(grp_maxpool2d_fu_487_x_address2),
    .x_ce2(grp_maxpool2d_fu_487_x_ce2),
    .x_q2(vla135_i_q2),
    .x_address3(grp_maxpool2d_fu_487_x_address3),
    .x_ce3(grp_maxpool2d_fu_487_x_ce3),
    .x_q3(vla135_i_q3),
    .y_address0(grp_maxpool2d_fu_487_y_address0),
    .y_ce0(grp_maxpool2d_fu_487_y_ce0),
    .y_we0(grp_maxpool2d_fu_487_y_we0),
    .y_d0(grp_maxpool2d_fu_487_y_d0),
    .grp_fu_885_p_din0(grp_maxpool2d_fu_487_grp_fu_885_p_din0),
    .grp_fu_885_p_din1(grp_maxpool2d_fu_487_grp_fu_885_p_din1),
    .grp_fu_885_p_opcode(grp_maxpool2d_fu_487_grp_fu_885_p_opcode),
    .grp_fu_885_p_dout0(grp_fu_885_p2),
    .grp_fu_885_p_ce(grp_maxpool2d_fu_487_grp_fu_885_p_ce),
    .grp_fu_889_p_din0(grp_maxpool2d_fu_487_grp_fu_889_p_din0),
    .grp_fu_889_p_din1(grp_maxpool2d_fu_487_grp_fu_889_p_din1),
    .grp_fu_889_p_opcode(grp_maxpool2d_fu_487_grp_fu_889_p_opcode),
    .grp_fu_889_p_dout0(grp_fu_889_p2),
    .grp_fu_889_p_ce(grp_maxpool2d_fu_487_grp_fu_889_p_ce),
    .grp_fu_893_p_din0(grp_maxpool2d_fu_487_grp_fu_893_p_din0),
    .grp_fu_893_p_din1(grp_maxpool2d_fu_487_grp_fu_893_p_din1),
    .grp_fu_893_p_opcode(grp_maxpool2d_fu_487_grp_fu_893_p_opcode),
    .grp_fu_893_p_dout0(grp_fu_893_p2),
    .grp_fu_893_p_ce(grp_maxpool2d_fu_487_grp_fu_893_p_ce),
    .grp_fu_897_p_din0(grp_maxpool2d_fu_487_grp_fu_897_p_din0),
    .grp_fu_897_p_din1(grp_maxpool2d_fu_487_grp_fu_897_p_din1),
    .grp_fu_897_p_opcode(grp_maxpool2d_fu_487_grp_fu_897_p_opcode),
    .grp_fu_897_p_dout0(grp_fu_897_p2),
    .grp_fu_897_p_ce(grp_maxpool2d_fu_487_grp_fu_897_p_ce)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2 grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_ready),
    .vla166_i_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_address0),
    .vla166_i_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_ce0),
    .vla166_i_q0(vla166_i_q0),
    .weight2_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_address0),
    .weight2_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_ce0),
    .weight2_q0(weight2_q0),
    .bias2_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_address0),
    .bias2_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_ce0),
    .bias2_q0(bias2_q0),
    .x_assign_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_address0),
    .x_assign_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_ce0),
    .x_assign_we0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_we0),
    .x_assign_d0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_d0),
    .grp_fu_873_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din1),
    .grp_fu_873_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_opcode),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_ce),
    .grp_fu_881_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din0),
    .grp_fu_881_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din1),
    .grp_fu_881_p_dout0(grp_fu_881_p2),
    .grp_fu_881_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_ce)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_15 grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_ready),
    .x_assign_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_address0),
    .x_assign_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_ce0),
    .x_assign_q0(x_assign_q0),
    .x_assign_2_address0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_address0),
    .x_assign_2_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_ce0),
    .x_assign_2_we0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_we0),
    .x_assign_2_d0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_d0),
    .grp_fu_885_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din0),
    .grp_fu_885_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din1),
    .grp_fu_885_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_opcode),
    .grp_fu_885_p_dout0(grp_fu_885_p2),
    .grp_fu_885_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_ce)
);

cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1 grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start),
    .ap_done(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done),
    .ap_idle(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_idle),
    .ap_ready(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_ready),
    .weight3_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_address0),
    .weight3_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_ce0),
    .weight3_q0(weight3_q0),
    .x_assign_2_load(x_assign_2_load_reg_563),
    .x_assign_2_load_1(x_assign_2_load_1_reg_568),
    .x_assign_2_load_2(x_assign_2_load_2_reg_583),
    .x_assign_2_load_3(x_assign_2_load_3_reg_588),
    .x_assign_2_load_4(x_assign_2_load_4_reg_603),
    .x_assign_2_load_5(x_assign_2_load_5_reg_608),
    .x_assign_2_load_6(x_assign_2_load_6_reg_623),
    .x_assign_2_load_7(x_assign_2_load_7_reg_628),
    .x_assign_2_load_8(x_assign_2_load_8_reg_643),
    .x_assign_2_load_9(x_assign_2_load_9_reg_648),
    .x_assign_2_load_10(x_assign_2_load_10_reg_663),
    .x_assign_2_load_11(x_assign_2_load_11_reg_668),
    .x_assign_2_load_12(x_assign_2_load_12_reg_683),
    .x_assign_2_load_13(x_assign_2_load_13_reg_688),
    .x_assign_2_load_14(x_assign_2_load_14_reg_703),
    .x_assign_2_load_15(x_assign_2_load_15_reg_708),
    .x_assign_2_load_16(x_assign_2_load_16_reg_723),
    .x_assign_2_load_17(x_assign_2_load_17_reg_728),
    .x_assign_2_load_18(x_assign_2_load_18_reg_743),
    .x_assign_2_load_19(x_assign_2_load_19_reg_748),
    .x_assign_2_load_20(x_assign_2_load_20_reg_763),
    .x_assign_2_load_21(x_assign_2_load_21_reg_768),
    .x_assign_2_load_22(x_assign_2_load_22_reg_783),
    .x_assign_2_load_23(x_assign_2_load_23_reg_788),
    .x_assign_2_load_24(x_assign_2_load_24_reg_803),
    .x_assign_2_load_25(x_assign_2_load_25_reg_808),
    .x_assign_2_load_26(x_assign_2_load_26_reg_823),
    .x_assign_2_load_27(x_assign_2_load_27_reg_828),
    .x_assign_2_load_28(x_assign_2_load_28_reg_843),
    .x_assign_2_load_29(x_assign_2_load_29_reg_848),
    .x_assign_2_load_30(x_assign_2_load_30_reg_863),
    .x_assign_2_load_31(x_assign_2_load_31_reg_868),
    .bias3_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_address0),
    .bias3_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_ce0),
    .bias3_q0(bias3_q0),
    .y_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_address0),
    .y_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_ce0),
    .y_we0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_we0),
    .y_d0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_d0),
    .grp_fu_873_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din0),
    .grp_fu_873_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din1),
    .grp_fu_873_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_opcode),
    .grp_fu_873_p_dout0(grp_fu_873_p2),
    .grp_fu_873_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_ce),
    .grp_fu_877_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din0),
    .grp_fu_877_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din1),
    .grp_fu_877_p_opcode(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_opcode),
    .grp_fu_877_p_dout0(grp_fu_877_p2),
    .grp_fu_877_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_ce),
    .grp_fu_881_p_din0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din0),
    .grp_fu_881_p_din1(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din1),
    .grp_fu_881_p_dout0(grp_fu_881_p2),
    .grp_fu_881_p_ce(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_ce)
);

cnn_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .bias0_address0(grp_conv2d_1_fu_447_bias0_address0),
    .bias0_ce0(grp_conv2d_1_fu_447_bias0_ce0),
    .bias0_q0(bias0_q0),
    .bias1_address0(grp_conv2d_2_fu_471_bias1_address0),
    .bias1_ce0(grp_conv2d_2_fu_471_bias1_ce0),
    .bias1_q0(bias1_q0),
    .bias3_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_address0),
    .bias3_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_bias3_ce0),
    .bias3_q0(bias3_q0),
    .bias2_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_address0),
    .bias2_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_bias2_ce0),
    .bias2_q0(bias2_q0),
    .weight0_address0(grp_conv2d_1_fu_447_weight0_address0),
    .weight0_ce0(grp_conv2d_1_fu_447_weight0_ce0),
    .weight0_q0(weight0_q0),
    .y_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_address0),
    .y_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_ce0),
    .y_we0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_we0),
    .y_d0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_y_d0),
    .weight1_address0(grp_conv2d_2_fu_471_weight1_address0),
    .weight1_ce0(grp_conv2d_2_fu_471_weight1_ce0),
    .weight1_q0(weight1_q0),
    .x_address0(grp_conv2d_1_fu_447_x_address0),
    .x_ce0(grp_conv2d_1_fu_447_x_ce0),
    .x_q0(x_q0),
    .weight3_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_address0),
    .weight3_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_weight3_ce0),
    .weight3_q0(weight3_q0),
    .weight2_address0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_address0),
    .weight2_ce0(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_weight2_ce0),
    .weight2_q0(weight2_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_873_p0),
    .din1(grp_fu_873_p1),
    .ce(grp_fu_873_ce),
    .dout(grp_fu_873_p2)
);

cnn_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_877_p0),
    .din1(grp_fu_877_p1),
    .ce(grp_fu_877_ce),
    .dout(grp_fu_877_p2)
);

cnn_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_881_p0),
    .din1(grp_fu_881_p1),
    .ce(grp_fu_881_ce),
    .dout(grp_fu_881_p2)
);

cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_885_p0),
    .din1(grp_fu_885_p1),
    .ce(grp_fu_885_ce),
    .opcode(grp_fu_885_opcode),
    .dout(grp_fu_885_p2)
);

cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_889_p0),
    .din1(grp_fu_889_p1),
    .ce(grp_fu_889_ce),
    .opcode(grp_fu_889_opcode),
    .dout(grp_fu_889_p2)
);

cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_893_p0),
    .din1(grp_fu_893_p1),
    .ce(grp_fu_893_ce),
    .opcode(grp_fu_893_opcode),
    .dout(grp_fu_893_p2)
);

cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_897_p0),
    .din1(grp_fu_897_p1),
    .ce(grp_fu_897_ce),
    .opcode(grp_fu_897_opcode),
    .dout(grp_fu_897_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_ready == 1'b1)) begin
            grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_1_fu_447_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_conv2d_1_fu_447_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_1_fu_447_ap_ready == 1'b1)) begin
            grp_conv2d_1_fu_447_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_2_fu_471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv2d_2_fu_471_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_2_fu_471_ap_ready == 1'b1)) begin
            grp_conv2d_2_fu_471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool2d_1_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_maxpool2d_1_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool2d_1_fu_465_ap_ready == 1'b1)) begin
            grp_maxpool2d_1_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool2d_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_maxpool2d_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool2d_fu_487_ap_ready == 1'b1)) begin
            grp_maxpool2d_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        x_assign_2_load_10_reg_663 <= x_assign_2_q1;
        x_assign_2_load_11_reg_668 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        x_assign_2_load_12_reg_683 <= x_assign_2_q1;
        x_assign_2_load_13_reg_688 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        x_assign_2_load_14_reg_703 <= x_assign_2_q1;
        x_assign_2_load_15_reg_708 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        x_assign_2_load_16_reg_723 <= x_assign_2_q1;
        x_assign_2_load_17_reg_728 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        x_assign_2_load_18_reg_743 <= x_assign_2_q1;
        x_assign_2_load_19_reg_748 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_assign_2_load_1_reg_568 <= x_assign_2_q0;
        x_assign_2_load_reg_563 <= x_assign_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        x_assign_2_load_20_reg_763 <= x_assign_2_q1;
        x_assign_2_load_21_reg_768 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        x_assign_2_load_22_reg_783 <= x_assign_2_q1;
        x_assign_2_load_23_reg_788 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        x_assign_2_load_24_reg_803 <= x_assign_2_q1;
        x_assign_2_load_25_reg_808 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        x_assign_2_load_26_reg_823 <= x_assign_2_q1;
        x_assign_2_load_27_reg_828 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        x_assign_2_load_28_reg_843 <= x_assign_2_q1;
        x_assign_2_load_29_reg_848 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        x_assign_2_load_2_reg_583 <= x_assign_2_q1;
        x_assign_2_load_3_reg_588 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        x_assign_2_load_30_reg_863 <= x_assign_2_q1;
        x_assign_2_load_31_reg_868 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        x_assign_2_load_4_reg_603 <= x_assign_2_q1;
        x_assign_2_load_5_reg_608 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        x_assign_2_load_6_reg_623 <= x_assign_2_q1;
        x_assign_2_load_7_reg_628 <= x_assign_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        x_assign_2_load_8_reg_643 <= x_assign_2_q1;
        x_assign_2_load_9_reg_648 <= x_assign_2_q0;
    end
end

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool2d_fu_487_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_1_fu_447_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool2d_1_fu_465_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_2_fu_471_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_873_ce = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_873_ce = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_873_ce = grp_conv2d_2_fu_471_grp_fu_873_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_873_ce = grp_conv2d_1_fu_447_grp_fu_873_p_ce;
    end else begin
        grp_fu_873_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_873_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_873_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_873_p0 = grp_conv2d_2_fu_471_grp_fu_873_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_873_p0 = grp_conv2d_1_fu_447_grp_fu_873_p_din0;
    end else begin
        grp_fu_873_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_873_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_873_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_873_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_873_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_873_p1 = grp_conv2d_2_fu_471_grp_fu_873_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_873_p1 = grp_conv2d_1_fu_447_grp_fu_873_p_din1;
    end else begin
        grp_fu_873_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_877_ce = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_877_ce = grp_conv2d_2_fu_471_grp_fu_877_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_877_ce = grp_conv2d_1_fu_447_grp_fu_877_p_ce;
    end else begin
        grp_fu_877_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_877_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_877_p0 = grp_conv2d_2_fu_471_grp_fu_877_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_877_p0 = grp_conv2d_1_fu_447_grp_fu_877_p_din0;
    end else begin
        grp_fu_877_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_877_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_877_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_877_p1 = grp_conv2d_2_fu_471_grp_fu_877_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_877_p1 = grp_conv2d_1_fu_447_grp_fu_877_p_din1;
    end else begin
        grp_fu_877_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_881_ce = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_881_ce = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_881_ce = grp_conv2d_2_fu_471_grp_fu_881_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_881_ce = grp_conv2d_1_fu_447_grp_fu_881_p_ce;
    end else begin
        grp_fu_881_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_881_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_881_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_881_p0 = grp_conv2d_2_fu_471_grp_fu_881_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_881_p0 = grp_conv2d_1_fu_447_grp_fu_881_p_din0;
    end else begin
        grp_fu_881_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_881_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_grp_fu_881_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_881_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_grp_fu_881_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_881_p1 = grp_conv2d_2_fu_471_grp_fu_881_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_881_p1 = grp_conv2d_1_fu_447_grp_fu_881_p_din1;
    end else begin
        grp_fu_881_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_885_ce = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_885_ce = grp_maxpool2d_fu_487_grp_fu_885_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_885_ce = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_885_ce = grp_maxpool2d_1_fu_465_grp_fu_885_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_885_ce = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_ce;
    end else begin
        grp_fu_885_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_885_opcode = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_885_opcode = grp_maxpool2d_fu_487_grp_fu_885_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_885_opcode = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_885_opcode = grp_maxpool2d_1_fu_465_grp_fu_885_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_885_opcode = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_opcode;
    end else begin
        grp_fu_885_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_885_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_885_p0 = grp_maxpool2d_fu_487_grp_fu_885_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_885_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_885_p0 = grp_maxpool2d_1_fu_465_grp_fu_885_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_885_p0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din0;
    end else begin
        grp_fu_885_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_885_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_grp_fu_885_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_885_p1 = grp_maxpool2d_fu_487_grp_fu_885_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_885_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_grp_fu_885_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_885_p1 = grp_maxpool2d_1_fu_465_grp_fu_885_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_885_p1 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_grp_fu_885_p_din1;
    end else begin
        grp_fu_885_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_889_ce = grp_maxpool2d_fu_487_grp_fu_889_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_889_ce = grp_maxpool2d_1_fu_465_grp_fu_889_p_ce;
    end else begin
        grp_fu_889_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_889_opcode = grp_maxpool2d_fu_487_grp_fu_889_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_889_opcode = grp_maxpool2d_1_fu_465_grp_fu_889_p_opcode;
    end else begin
        grp_fu_889_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_889_p0 = grp_maxpool2d_fu_487_grp_fu_889_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_889_p0 = grp_maxpool2d_1_fu_465_grp_fu_889_p_din0;
    end else begin
        grp_fu_889_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_889_p1 = grp_maxpool2d_fu_487_grp_fu_889_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_889_p1 = grp_maxpool2d_1_fu_465_grp_fu_889_p_din1;
    end else begin
        grp_fu_889_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_893_ce = grp_maxpool2d_fu_487_grp_fu_893_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_893_ce = grp_maxpool2d_1_fu_465_grp_fu_893_p_ce;
    end else begin
        grp_fu_893_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_893_opcode = grp_maxpool2d_fu_487_grp_fu_893_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_893_opcode = grp_maxpool2d_1_fu_465_grp_fu_893_p_opcode;
    end else begin
        grp_fu_893_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_893_p0 = grp_maxpool2d_fu_487_grp_fu_893_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_893_p0 = grp_maxpool2d_1_fu_465_grp_fu_893_p_din0;
    end else begin
        grp_fu_893_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_893_p1 = grp_maxpool2d_fu_487_grp_fu_893_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_893_p1 = grp_maxpool2d_1_fu_465_grp_fu_893_p_din1;
    end else begin
        grp_fu_893_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_897_ce = grp_maxpool2d_fu_487_grp_fu_897_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_897_ce = grp_maxpool2d_1_fu_465_grp_fu_897_p_ce;
    end else begin
        grp_fu_897_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_897_opcode = grp_maxpool2d_fu_487_grp_fu_897_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_897_opcode = grp_maxpool2d_1_fu_465_grp_fu_897_p_opcode;
    end else begin
        grp_fu_897_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_897_p0 = grp_maxpool2d_fu_487_grp_fu_897_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_897_p0 = grp_maxpool2d_1_fu_465_grp_fu_897_p_din0;
    end else begin
        grp_fu_897_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_897_p1 = grp_maxpool2d_fu_487_grp_fu_897_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_897_p1 = grp_maxpool2d_1_fu_465_grp_fu_897_p_din1;
    end else begin
        grp_fu_897_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        vla104_i_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        vla104_i_address0 = grp_conv2d_2_fu_471_y_address0;
    end else begin
        vla104_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        vla104_i_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla104_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        vla104_i_ce0 = grp_conv2d_2_fu_471_y_ce0;
    end else begin
        vla104_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vla104_i_we0 = grp_conv2d_2_fu_471_y_we0;
    end else begin
        vla104_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla135_i_address0 = grp_maxpool2d_fu_487_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        vla135_i_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_address0;
    end else begin
        vla135_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla135_i_ce0 = grp_maxpool2d_fu_487_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        vla135_i_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_ce0;
    end else begin
        vla135_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla135_i_ce1 = grp_maxpool2d_fu_487_x_ce1;
    end else begin
        vla135_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla135_i_ce2 = grp_maxpool2d_fu_487_x_ce2;
    end else begin
        vla135_i_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla135_i_ce3 = grp_maxpool2d_fu_487_x_ce3;
    end else begin
        vla135_i_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        vla135_i_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_vla135_i_we0;
    end else begin
        vla135_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        vla166_i_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla166_i_address0 = grp_maxpool2d_fu_487_y_address0;
    end else begin
        vla166_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        vla166_i_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_vla166_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla166_i_ce0 = grp_maxpool2d_fu_487_y_ce0;
    end else begin
        vla166_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vla166_i_we0 = grp_maxpool2d_fu_487_y_we0;
    end else begin
        vla166_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        vla1_i_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        vla1_i_address0 = grp_conv2d_1_fu_447_y_address0;
    end else begin
        vla1_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        vla1_i_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla1_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        vla1_i_ce0 = grp_conv2d_1_fu_447_y_ce0;
    end else begin
        vla1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        vla1_i_we0 = grp_conv2d_1_fu_447_y_we0;
    end else begin
        vla1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla42_i_address0 = grp_maxpool2d_1_fu_465_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        vla42_i_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_address0;
    end else begin
        vla42_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla42_i_ce0 = grp_maxpool2d_1_fu_465_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        vla42_i_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_ce0;
    end else begin
        vla42_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla42_i_ce1 = grp_maxpool2d_1_fu_465_x_ce1;
    end else begin
        vla42_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla42_i_ce2 = grp_maxpool2d_1_fu_465_x_ce2;
    end else begin
        vla42_i_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla42_i_ce3 = grp_maxpool2d_1_fu_465_x_ce3;
    end else begin
        vla42_i_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        vla42_i_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_vla42_i_we0;
    end else begin
        vla42_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vla73_i_address0 = grp_conv2d_2_fu_471_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        vla73_i_address0 = grp_maxpool2d_1_fu_465_y_address0;
    end else begin
        vla73_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vla73_i_ce0 = grp_conv2d_2_fu_471_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        vla73_i_ce0 = grp_maxpool2d_1_fu_465_y_ce0;
    end else begin
        vla73_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vla73_i_ce1 = grp_conv2d_2_fu_471_x_ce1;
    end else begin
        vla73_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        vla73_i_we0 = grp_maxpool2d_1_fu_465_y_we0;
    end else begin
        vla73_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        x_assign_2_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        x_assign_2_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        x_assign_2_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_assign_2_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        x_assign_2_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        x_assign_2_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_assign_2_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        x_assign_2_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_assign_2_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        x_assign_2_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        x_assign_2_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        x_assign_2_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        x_assign_2_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        x_assign_2_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        x_assign_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        x_assign_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_assign_2_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_address0;
    end else begin
        x_assign_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        x_assign_2_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        x_assign_2_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        x_assign_2_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_assign_2_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        x_assign_2_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        x_assign_2_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_assign_2_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        x_assign_2_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_assign_2_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        x_assign_2_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        x_assign_2_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        x_assign_2_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        x_assign_2_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        x_assign_2_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        x_assign_2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        x_assign_2_address1 = 64'd0;
    end else begin
        x_assign_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        x_assign_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_assign_2_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_ce0;
    end else begin
        x_assign_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        x_assign_2_ce1 = 1'b1;
    end else begin
        x_assign_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_assign_2_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_2_we0;
    end else begin
        x_assign_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_assign_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_assign_address0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_address0;
    end else begin
        x_assign_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_assign_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_x_assign_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_assign_ce0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_ce0;
    end else begin
        x_assign_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        x_assign_we0 = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_x_assign_we0;
    end else begin
        x_assign_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_conv2d_1_fu_447_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_maxpool2d_1_fu_465_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv2d_2_fu_471_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_maxpool2d_fu_487_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg;

assign grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start = grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg;

assign grp_conv2d_1_fu_447_ap_start = grp_conv2d_1_fu_447_ap_start_reg;

assign grp_conv2d_2_fu_471_ap_start = grp_conv2d_2_fu_471_ap_start_reg;

assign grp_maxpool2d_1_fu_465_ap_start = grp_maxpool2d_1_fu_465_ap_start_reg;

assign grp_maxpool2d_fu_487_ap_start = grp_maxpool2d_fu_487_ap_start_reg;

endmodule //cnn_top
