{
  "design": {
    "design_info": {
      "boundary_crc": "0x89611851BBCA332",
      "device": "xc7z045ffg900-2",
      "name": "mv_avg32",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "fir_compiler_0": ""
    },
    "interface_ports": {
      "S_AXIS_DATA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_DATA": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "aresetn": {
        "type": "rst",
        "direction": "I"
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "components": {
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "mv_avg32_fir_compiler_0_0",
        "parameters": {
          "BestPrecision": {
            "value": "true"
          },
          "CoefficientVector": {
            "value": "0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125,0.03125"
          },
          "Coefficient_Fractional_Bits": {
            "value": "6"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Unsigned"
          },
          "Coefficient_Structure": {
            "value": "Symmetric"
          },
          "Coefficient_Width": {
            "value": "2"
          },
          "ColumnConfig": {
            "value": "2"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "M_DATA_Has_TREADY": {
            "value": "false"
          },
          "Number_Paths": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Symmetric_Rounding_to_Infinity"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "RateSpecification": {
            "value": "Input_Sample_Period"
          },
          "S_DATA_Has_FIFO": {
            "value": "true"
          },
          "SamplePeriod": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_DATA_1": {
        "interface_ports": [
          "S_AXIS_DATA",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "M_AXIS_DATA",
          "fir_compiler_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "aresetn_1": {
        "ports": [
          "aresetn",
          "fir_compiler_0/aresetn"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "fir_compiler_0/aclk"
        ]
      }
    }
  }
}