# mipyfive
Another RISC-V core - implemented via [nMigen](https://github.com/m-labs/nmigen)

ğŸš§ *Work in Progress* ğŸš§
- See related main checklist items below

## Design
- Implements RV32I
- 5 stage pipelined processor
- Static branch prediction (assume not-taken)

## Main Checklist Items:
âœ… Design the main mipyfive RV32I Core

âœ… Design an example SoC that utilizes a mipyfive core (w/ some random peripherals)

âœ… Unit Testing (via nMigen)

âŒ Verify mipyfive core using example SoC on actual FPGA hardware

âŒ Validate the main RISC-V RV32I Core (RISC-V Conformance Testing)

âŒ Create/Finish initial documentation

## Extra Checklist Items
âŒ Explore/Add RISC-V Extensions in the future (mainly multiply/divide and fp32)

## Dependencies
- Python 3.7 (or newer)
- Yosys 0.9 (or newer)
    - Windows and Ubuntu ğŸ‘‰ http://www.clifford.at/yosys/download.html
    - macOS ğŸ‘‰ https://formulae.brew.sh/formula/yosys
- nmigen

## Setup
```Bash
python3 ./setup.py install
```

## Building/Generating the hardware ğŸ› ï¸
The main utility that drives almost everything is the `cli.py` script.
`cli.py` uses the argparse module for options, so you can `-h` for help and more info.

To generate just the RV32I mipyfive core:
```Bash
python3 ./cli.py --buildCore
```

To generate the example `smol` SoC:
```Bash
python3 ./cli.py --buildSmol
```
Readme for smol is ğŸ‘‰ [here](./examples/smol)

Both cases generate Verilog code of the designs; there is also a `-il` option that
outputs as Yosys `RTLIL` instead.

Generated files are located in the `out/` folder.

## Testing ğŸ§ª
Make sure you have the `riscv-assembler` python package installed prior to running unit tests.

**NOTE**: You will likely need to use my fork of the `riscv-assembler` package rather than what's in PyPI:
```Bash
pip3 install git+https://github.com/devbored/riscv-assembler.git
```

To run all the mipyfive unit tests:
```Bash
python3 ./cli.py -t
```

Individual unit tests can be ran by passing the test name(s) via the `-t` nargs option.

Example - Running `test_alu` and `test_core`:
```Bash
python3 ./cli.py -t alu core
```

To dump the VCD file(s) of the test(s) add the `-vcd` option. You can also change the unittest verbosity
level by using the `-tv <int>` flag.

Any generated VCD file is located in `out/vcd`.
