# defines the organization of the CPU control lines

# general parameters
# num stages, etc
[Metadata]
cpu_name = my_homebrew_cpu
stages = 1
rom_bit_width = 8
rom_address_bits = 13

[Status Lines]
# Opcode, opflags
# [Name] = [bit_pos], (size)

OPCODE = 0, 8
EXPANDED_INSTRUCTION_SET = 8, 2 # 3: expanded, no args, 2: expanded, 1-arg, 1: expanded, 2-args, 0: standard

[Control Lines]
# [Name] = [stage], [bit_pos], (size)

# Stage 0: Primary Fetch
PC_INCR_AMOUNT = 0, 0, 3
EXPANDED_INSTRUCTION_SET = 0, 3, 2 # same encoding as Status Line signal