// Seed: 394707901
module module_0 ();
  assign id_1 = (1 == id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = 1'd0;
  assign id_3[1] = 1;
  wire id_6 = id_1;
  module_0();
endmodule
macromodule module_2 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri   id_3
);
  assign id_3 = id_2;
  always @(posedge id_0 or posedge 1);
  assign id_3 = id_1;
  module_0();
endmodule
