
*** Running vivado
    with args -log ebaz4205_AXI_Stream_Generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_AXI_Stream_Generator_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_AXI_Stream_Generator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_AXI_Stream_Generator_0_0
Command: synth_design -top ebaz4205_AXI_Stream_Generator_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128738
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.070 ; gain = 371.801 ; free physical = 14198 ; free virtual = 21494
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3025.238; parent = 2048.043; children = 977.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_AXI_Stream_Generator_0_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_AXI_Stream_Generator_0_0/synth/ebaz4205_AXI_Stream_Generator_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'AXI_Stream_Generator' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'AXI_Stream_Generator' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd:34]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_AXI_Stream_Generator_0_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_AXI_Stream_Generator_0_0/synth/ebaz4205_AXI_Stream_Generator_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2117.008 ; gain = 444.738 ; free physical = 14316 ; free virtual = 21610
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3094.207; parent = 2117.012; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.820 ; gain = 462.551 ; free physical = 14309 ; free virtual = 21603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.020; parent = 2134.824; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2134.820 ; gain = 462.551 ; free physical = 14307 ; free virtual = 21602
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.020; parent = 2134.824; children = 977.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.820 ; gain = 0.000 ; free physical = 14297 ; free virtual = 21591
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.602 ; gain = 0.000 ; free physical = 14155 ; free virtual = 21449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2277.602 ; gain = 0.000 ; free physical = 14154 ; free virtual = 21449
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14331 ; free virtual = 21628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14331 ; free virtual = 21629
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14329 ; free virtual = 21629
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'data_counter_reg' in module 'AXI_Stream_Generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                 iSTATE0 |                              010 |                               01
*
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_counter_reg' using encoding 'one-hot' in module 'AXI_Stream_Generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14318 ; free virtual = 21619
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[5] driven by constant 0
INFO: [Synth 8-3917] design ebaz4205_AXI_Stream_Generator_0_0 has port axis_tdata[4] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14317 ; free virtual = 21622
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.757; parent = 1166.353; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14073 ; free virtual = 21383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.498; parent = 1245.299; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14072 ; free virtual = 21382
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.614; parent = 1245.415; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14065 ; free virtual = 21375
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.029; parent = 1245.830; children = 149.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14256 ; free virtual = 21567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.391; parent = 1250.888; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14254 ; free virtual = 21564
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.441; parent = 1250.938; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14251 ; free virtual = 21561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.441; parent = 1250.938; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14242 ; free virtual = 21553
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.441; parent = 1250.954; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14245 ; free virtual = 21556
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.457; parent = 1250.954; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14248 ; free virtual = 21558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.471; parent = 1250.969; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    30|
|3     |LUT2   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |    40|
|6     |LUT5   |     2|
|7     |LUT6   |    10|
|8     |FDRE   |    37|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14240 ; free virtual = 21551
Synthesis current peak Physical Memory [PSS] (MB): peak = 1405.508; parent = 1251.005; children = 154.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3222.785; parent = 2245.590; children = 977.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.602 ; gain = 462.551 ; free physical = 14300 ; free virtual = 21611
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.602 ; gain = 605.332 ; free physical = 14302 ; free virtual = 21613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.602 ; gain = 0.000 ; free physical = 14403 ; free virtual = 21714
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.602 ; gain = 0.000 ; free physical = 14358 ; free virtual = 21670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 937dc3f4
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2277.602 ; gain = 910.762 ; free physical = 14574 ; free virtual = 21881
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_AXI_Stream_Generator_0_0_synth_1/ebaz4205_AXI_Stream_Generator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_AXI_Stream_Generator_0_0, cache-ID = 958b7441b5ae87b7
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_AXI_Stream_Generator_0_0_synth_1/ebaz4205_AXI_Stream_Generator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_AXI_Stream_Generator_0_0_utilization_synth.rpt -pb ebaz4205_AXI_Stream_Generator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 20:57:11 2023...
