gnd 7 0 4 #int[4]
vcc 7 0 5 #int[5]
net7_1 9 0 0 #tgate[0]
out:net12_1 12 0 0 #tgate[0]
net5_1 11 0 0 #tgate[0]
