module SCountMachine(clrn,enp,ent,clk,qout,rco);
input clrn,enp,ent,clk;
output [5:0] qout;
output rco;
reg [5:0] qout;
always@(posedge clk) 
  begin
   if(~clrn)
     begin
       qout<=7'b000000;
     end
   else if(enp && ent ==1)
     begin
       qout<=qout+1;
     end
   else 
	  qout<=qout;
  end
  assign rco=(qout>=7'b111011 && ent) ? 1 : 0;
endmodule