// Seed: 3177703709
module module_0 (
    id_1
);
  input wire id_1;
  wire  id_2;
  logic id_3 = ~1;
  wire  id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(id_6 > 1, -1),
    id_7
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_8, id_9;
  module_0 modCall_1 (id_3);
  assign id_5 = id_1;
  assign id_8 = 1;
  wire id_10, id_11, id_12;
endmodule
