Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 13 22:04:32 2024
| Host         : DESKTOP-I7EHI1I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file comparator_top_timing_summary_routed.rpt -pb comparator_top_timing_summary_routed.pb -rpx comparator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : comparator_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.785ns  (logic 5.150ns (47.754%)  route 5.635ns (52.246%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  Y_IBUF[1]_inst/O
                         net (fo=3, routed)           2.779     4.253    if_then_else0/Y_IBUF[1]
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.377 r  if_then_else0/Z0/O
                         net (fo=2, routed)           2.856     7.233    Z_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.785 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.785    Z[2]
    R19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 5.136ns (53.545%)  route 4.455ns (46.455%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  Y_IBUF[1]_inst/O
                         net (fo=3, routed)           2.779     4.253    if_then_else0/Y_IBUF[1]
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.377 r  if_then_else0/Z0/O
                         net (fo=2, routed)           1.677     6.054    Z_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         3.537     9.591 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.591    Z[3]
    T20                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 5.147ns (54.485%)  route 4.300ns (45.515%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  Y_IBUF[1]_inst/O
                         net (fo=3, routed)           2.493     3.967    LUT_primitive0/Y_IBUF[1]
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.091 r  LUT_primitive0/LUT4_inst/O
                         net (fo=1, routed)           1.807     5.898    Z_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     9.447 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.447    Z[0]
    N20                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 5.147ns (55.270%)  route 4.166ns (44.730%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  Y_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.972    boolean_equation0/Y_IBUF[1]
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.096 r  boolean_equation0/Z/O
                         net (fo=1, routed)           1.668     5.764    Z_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     9.313 r  Z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.313    Z[1]
    P20                                                               r  Z[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.498ns (64.827%)  route 0.813ns (35.173%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           0.465     0.680    if_then_else0/X_IBUF[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.725 r  if_then_else0/Z0/O
                         net (fo=2, routed)           0.348     1.073    Z_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.238     2.311 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.311    Z[3]
    T20                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.510ns (62.977%)  route 0.888ns (37.023%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           0.551     0.766    boolean_equation0/X_IBUF[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.811 r  boolean_equation0/Z/O
                         net (fo=1, routed)           0.337     1.148    Z_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.397 r  Z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.397    Z[1]
    P20                                                               r  Z[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.510ns (62.923%)  route 0.890ns (37.077%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           0.498     0.713    LUT_primitive0/X_IBUF[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.758 r  LUT_primitive0/LUT4_inst/O
                         net (fo=1, routed)           0.392     1.150    Z_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.399 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.399    Z[0]
    N20                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.513ns (53.587%)  route 1.310ns (46.413%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           0.465     0.680    if_then_else0/X_IBUF[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.725 r  if_then_else0/Z0/O
                         net (fo=2, routed)           0.845     1.570    Z_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.823 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.823    Z[2]
    R19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------





