{"vcs1":{"timestamp_begin":1730465536.952191318, "rt":1.70, "ut":0.66, "st":0.39}}
{"vcselab":{"timestamp_begin":1730465538.749392893, "rt":1.14, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1730465539.980245097, "rt":0.43, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730465536.105459002}
{"VCS_COMP_START_TIME": 1730465536.105459002}
{"VCS_COMP_END_TIME": 1730465599.514634679}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331708}}
{"stitch_vcselab": {"peak_mem": 223356}}
