# Tiny Tapeout project information
project:
  wokwi_id:     0       # 0 for non-Wokwi projects
  title:        "Sleepy Chip"      # Project title
  author:       "Ron Sardarian"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "stuff"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable) 50Mhz
  top_module:   "tt_um_user_module"  # Top-level module name
  source_files:                 # List of source files
    - "tt_um_user_module.v"

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A"
  ui[1]: "B"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Q0"
  uo[1]: "Q1"
  uo[2]: "Q2"
  uo[3]: "Q3"
  uo[4]: "Q4"
  uo[5]: "Q5"
  uo[6]: "Q6"
  uo[7]: "Q7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
