Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 14 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 14 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 28 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 28 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 42 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 42 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 56 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 56 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 70 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 70 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 84 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 84 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 98 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 98 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 112 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 112 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 126 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 126 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 140 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 140 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 154 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 154 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 168 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 168 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 182 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 182 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 196 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process started
Time: 196 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 210 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
