Analysis & Synthesis report for cpu_top_sim
Wed Oct 14 11:45:38 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |cpu_top_sim|cpu_top:38|controllogic_vhdl:inst1|CLUState
 10. State Machine - |cpu_top_sim|cpu_top:38|busctrll:81|BusState:51|BusState
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for CodeROM:CodeROM_inst|altsyncram:altsyncram_component|altsyncram_svg1:auto_generated
 15. Source assignments for DataRAM:DataRam_inst|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated
 16. Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Wire16:60|lpm_and:lpm_and_component
 17. Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component
 18. Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Wire16:61|lpm_and:lpm_and_component
 19. Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component
 20. Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component
 21. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Pass16:50|lpm_bustri:lpm_bustri_component
 22. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Zero16:54|lpm_constant:lpm_constant_component
 23. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Pass16:51|lpm_bustri:lpm_bustri_component
 24. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component
 25. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:16|lpm_decode:lpm_decode_component
 26. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:14|lpm_decode:lpm_decode_component
 27. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Pass16:50|lpm_bustri:lpm_bustri_component
 28. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Reg16:42|lpm_ff:lpm_ff_component
 29. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Pass16:51|lpm_bustri:lpm_bustri_component
 30. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Pass16:50|lpm_bustri:lpm_bustri_component
 31. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Reg16:42|lpm_ff:lpm_ff_component
 32. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Pass16:51|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Pass16:50|lpm_bustri:lpm_bustri_component
 34. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Reg16:42|lpm_ff:lpm_ff_component
 35. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Pass16:51|lpm_bustri:lpm_bustri_component
 36. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Pass16:50|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Reg16:42|lpm_ff:lpm_ff_component
 38. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Pass16:51|lpm_bustri:lpm_bustri_component
 39. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Pass16:50|lpm_bustri:lpm_bustri_component
 40. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Reg16:42|lpm_ff:lpm_ff_component
 41. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Pass16:51|lpm_bustri:lpm_bustri_component
 42. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Pass16:50|lpm_bustri:lpm_bustri_component
 43. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Reg16:42|lpm_ff:lpm_ff_component
 44. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Pass16:51|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Pass16:50|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Reg16:42|lpm_ff:lpm_ff_component
 47. Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Pass16:51|lpm_bustri:lpm_bustri_component
 48. Parameter Settings for User Entity Instance: cpu_top:38|programcounter:8|Pass16:3|lpm_bustri:lpm_bustri_component
 49. Parameter Settings for User Entity Instance: cpu_top:38|programcounter:8|PCReg:4|lpm_ff:lpm_ff_component
 50. Parameter Settings for User Entity Instance: cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component
 51. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component
 52. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component
 53. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component
 54. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component
 55. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component
 56. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:15|lpm_bustri:lpm_bustri_component
 57. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component
 58. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component
 59. Parameter Settings for User Entity Instance: cpu_top:38|alu:1|GND16:20|lpm_constant:lpm_constant_component
 60. Parameter Settings for User Entity Instance: Pass16:inst5|lpm_bustri:lpm_bustri_component
 61. Parameter Settings for User Entity Instance: MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component
 62. Parameter Settings for User Entity Instance: CodeROM:CodeROM_inst|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: Pass16:inst6|lpm_bustri:lpm_bustri_component
 64. Parameter Settings for User Entity Instance: Pass16:inst3|lpm_bustri:lpm_bustri_component
 65. Parameter Settings for User Entity Instance: DataRAM:DataRam_inst|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: Pass16:inst1|lpm_bustri:lpm_bustri_component
 67. altsyncram Parameter Settings by Entity Instance
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 14 11:45:38 2020           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; cpu_top_sim                                     ;
; Top-level Entity Name           ; cpu_top_sim                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 186                                             ;
; Total pins                      ; 122                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 131,072                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; cpu_top_sim        ; cpu_top_sim        ;
; Family name                                                                     ; Cyclone V          ; Stratix            ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+
; Zero16.tdf                       ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/Zero16.tdf                                          ;         ;
; ALUDecoder.tdf                   ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/ALUDecoder.tdf                                      ;         ;
; ArithShift.tdf                   ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/ArithShift.tdf                                      ;         ;
; BarrelShifter.tdf                ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/BarrelShifter.tdf                                   ;         ;
; busstate.tdf                     ; yes             ; User AHDL File                           ; C:/ece3389/T4 - Clean/busstate.tdf                                        ;         ;
; GND16.tdf                        ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/GND16.tdf                                           ;         ;
; InstructionRegister.tdf          ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/InstructionRegister.tdf                             ;         ;
; MUX16.tdf                        ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/MUX16.tdf                                           ;         ;
; Pass16.tdf                       ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/Pass16.tdf                                          ;         ;
; PCReg.tdf                        ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/PCReg.tdf                                           ;         ;
; Reg16.tdf                        ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/Reg16.tdf                                           ;         ;
; RegFileAddr.tdf                  ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/RegFileAddr.tdf                                     ;         ;
; Wire16.tdf                       ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/Wire16.tdf                                          ;         ;
; AdderSubtractor.tdf              ; yes             ; User Wizard-Generated File               ; C:/ece3389/T4 - Clean/AdderSubtractor.tdf                                 ;         ;
; zeroreg.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/zeroreg.bdf                                         ;         ;
; alu.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/alu.bdf                                             ;         ;
; busctrll.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/busctrll.bdf                                        ;         ;
; cpu_top.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/cpu_top.bdf                                         ;         ;
; programcounter.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/programcounter.bdf                                  ;         ;
; register16.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/register16.bdf                                      ;         ;
; registerfile.bdf                 ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/registerfile.bdf                                    ;         ;
; cpu_top_sim.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/ece3389/T4 - Clean/cpu_top_sim.bdf                                     ;         ;
; opcodes.VHDL                     ; yes             ; User VHDL File                           ; C:/ece3389/T4 - Clean/opcodes.VHDL                                        ;         ;
; controllogic_vhdl.vhdl           ; yes             ; User VHDL File                           ; C:/ece3389/T4 - Clean/controllogic_vhdl.vhdl                              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_clshift.inc                  ; yes             ; Auto-Found AHDL File                     ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.inc         ;         ;
; lpm_ff.inc                       ; yes             ; Auto-Found AHDL File                     ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_ff.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_bustri.inc                   ; yes             ; Auto-Found AHDL File                     ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.inc          ;         ;
; lpm_and.inc                      ; yes             ; Auto-Found AHDL File                     ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_and.inc             ;         ;
; lpm_add_sub.inc                  ; yes             ; Auto-Found AHDL File                     ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; lpm_and.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_and.tdf             ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_ff.tdf              ;         ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf          ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.tdf        ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                       ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc              ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; db/decode_7of.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/decode_7of.tdf                                   ;         ;
; db/decode_04f.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/decode_04f.tdf                                   ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf         ;         ;
; db/lpm_clshift_0kc.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/lpm_clshift_0kc.tdf                              ;         ;
; db/lpm_clshift_fuc.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/lpm_clshift_fuc.tdf                              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_e6g.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/add_sub_e6g.tdf                                  ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/mux_flc.tdf                                      ;         ;
; memdec.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/ece3389/T4 - Clean/memdec.bdf                                          ;         ;
; decode2.tdf                      ; yes             ; Auto-Found Wizard-Generated File         ; C:/ece3389/T4 - Clean/decode2.tdf                                         ;         ;
; db/decode_r3f.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/decode_r3f.tdf                                   ;         ;
; coderom.v                        ; yes             ; Auto-Found Wizard-Generated File         ; C:/ece3389/T4 - Clean/coderom.v                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_svg1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/altsyncram_svg1.tdf                              ;         ;
; timer.mif                        ; yes             ; Auto-Found Memory Initialization File    ; C:/ece3389/T4 - Clean/timer.mif                                           ;         ;
; dataram.v                        ; yes             ; Auto-Found Wizard-Generated File         ; C:/ece3389/T4 - Clean/dataram.v                                           ;         ;
; db/altsyncram_34m1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/ece3389/T4 - Clean/db/altsyncram_34m1.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 275    ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 380    ;
;     -- 7 input functions                    ; 2      ;
;     -- 6 input functions                    ; 151    ;
;     -- 5 input functions                    ; 123    ;
;     -- 4 input functions                    ; 49     ;
;     -- <=3 input functions                  ; 55     ;
;                                             ;        ;
; Dedicated logic registers                   ; 186    ;
;                                             ;        ;
; I/O pins                                    ; 122    ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 131072 ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; 7      ;
; Maximum fan-out                             ; 169    ;
; Total fan-out                               ; 3240   ;
; Average fan-out                             ; 3.85   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name         ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |cpu_top_sim                                     ; 380 (1)             ; 186 (1)                   ; 131072            ; 0          ; 122  ; 0            ; |cpu_top_sim                                                                                                    ; cpu_top_sim         ; work         ;
;    |CodeROM:CodeROM_inst|                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|CodeROM:CodeROM_inst                                                                               ; CodeROM             ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|CodeROM:CodeROM_inst|altsyncram:altsyncram_component                                               ; altsyncram          ; work         ;
;          |altsyncram_svg1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|CodeROM:CodeROM_inst|altsyncram:altsyncram_component|altsyncram_svg1:auto_generated                ; altsyncram_svg1     ; work         ;
;    |DataRAM:DataRam_inst|                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|DataRAM:DataRam_inst                                                                               ; DataRAM             ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|DataRAM:DataRam_inst|altsyncram:altsyncram_component                                               ; altsyncram          ; work         ;
;          |altsyncram_34m1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cpu_top_sim|DataRAM:DataRam_inst|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated                ; altsyncram_34m1     ; work         ;
;    |MemDec:inst25|                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|MemDec:inst25                                                                                      ; MemDec              ; work         ;
;       |Decode2:inst|                             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|MemDec:inst25|Decode2:inst                                                                         ; Decode2             ; work         ;
;          |lpm_decode:lpm_decode_component|       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component                                         ; lpm_decode          ; work         ;
;             |decode_r3f:auto_generated|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component|decode_r3f:auto_generated               ; decode_r3f          ; work         ;
;    |Pass16:inst5|                                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|Pass16:inst5                                                                                       ; Pass16              ; work         ;
;       |lpm_bustri:lpm_bustri_component|          ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|Pass16:inst5|lpm_bustri:lpm_bustri_component                                                       ; lpm_bustri          ; work         ;
;    |cpu_top:38|                                  ; 329 (45)            ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38                                                                                         ; cpu_top             ; work         ;
;       |InstructionRegister:7|                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|InstructionRegister:7                                                                   ; InstructionRegister ; work         ;
;          |lpm_ff:lpm_ff_component|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component                                           ; lpm_ff              ; work         ;
;       |alu:1|                                    ; 219 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1                                                                                   ; alu                 ; work         ;
;          |ALUDecoder:9|                          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|ALUDecoder:9                                                                      ; ALUDecoder          ; work         ;
;             |lpm_decode:lpm_decode_component|    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component                                      ; lpm_decode          ; work         ;
;                |decode_04f:auto_generated|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component|decode_04f:auto_generated            ; decode_04f          ; work         ;
;          |AdderSubtractor:8|                     ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|AdderSubtractor:8                                                                 ; AdderSubtractor     ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|  ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component                               ; lpm_add_sub         ; work         ;
;                |add_sub_e6g:auto_generated|      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component|add_sub_e6g:auto_generated    ; add_sub_e6g         ; work         ;
;          |BarrelShifter:13|                      ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|BarrelShifter:13                                                                  ; BarrelShifter       ; work         ;
;             |lpm_clshift:lpm_clshift_component|  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component                                ; lpm_clshift         ; work         ;
;                |lpm_clshift_0kc:auto_generated|  ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component|lpm_clshift_0kc:auto_generated ; lpm_clshift_0kc     ; work         ;
;          |MUX16:11|                              ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|MUX16:11                                                                          ; MUX16               ; work         ;
;             |lpm_mux:lpm_mux_component|          ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component                                                ; lpm_mux             ; work         ;
;                |mux_flc:auto_generated|          ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component|mux_flc:auto_generated                         ; mux_flc             ; work         ;
;          |Pass16:15|                             ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|Pass16:15                                                                         ; Pass16              ; work         ;
;             |lpm_bustri:lpm_bustri_component|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|Pass16:15|lpm_bustri:lpm_bustri_component                                         ; lpm_bustri          ; work         ;
;          |Pass16:17|                             ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|Pass16:17                                                                         ; Pass16              ; work         ;
;             |lpm_bustri:lpm_bustri_component|    ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component                                         ; lpm_bustri          ; work         ;
;       |busctrll:81|                              ; 8 (0)               ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81                                                                             ; busctrll            ; work         ;
;          |BusState:51|                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|BusState:51                                                                 ; BusState            ; work         ;
;          |Pass16:28|                             ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Pass16:28                                                                   ; Pass16              ; work         ;
;             |lpm_bustri:lpm_bustri_component|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component                                   ; lpm_bustri          ; work         ;
;          |Reg16:3|                               ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Reg16:3                                                                     ; Reg16               ; work         ;
;             |lpm_ff:lpm_ff_component|            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component                                             ; lpm_ff              ; work         ;
;          |Reg16:47|                              ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Reg16:47                                                                    ; Reg16               ; work         ;
;             |lpm_ff:lpm_ff_component|            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component                                            ; lpm_ff              ; work         ;
;       |controllogic_vhdl:inst1|                  ; 21 (21)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|controllogic_vhdl:inst1                                                                 ; controllogic_vhdl   ; work         ;
;       |programcounter:8|                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|programcounter:8                                                                        ; programcounter      ; work         ;
;          |PCReg:4|                               ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|programcounter:8|PCReg:4                                                                ; PCReg               ; work         ;
;             |lpm_ff:lpm_ff_component|            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|programcounter:8|PCReg:4|lpm_ff:lpm_ff_component                                        ; lpm_ff              ; work         ;
;       |registerfile:2|                           ; 36 (16)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2                                                                          ; registerfile        ; work         ;
;          |RegFileAddr:12|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:12                                                           ; RegFileAddr         ; work         ;
;             |lpm_decode:lpm_decode_component|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component                           ; lpm_decode          ; work         ;
;                |decode_7of:auto_generated|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component|decode_7of:auto_generated ; decode_7of          ; work         ;
;          |RegFileAddr:14|                        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:14                                                           ; RegFileAddr         ; work         ;
;             |lpm_decode:lpm_decode_component|    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:14|lpm_decode:lpm_decode_component                           ; lpm_decode          ; work         ;
;                |decode_7of:auto_generated|       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:14|lpm_decode:lpm_decode_component|decode_7of:auto_generated ; decode_7of          ; work         ;
;          |RegFileAddr:16|                        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:16                                                           ; RegFileAddr         ; work         ;
;             |lpm_decode:lpm_decode_component|    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:16|lpm_decode:lpm_decode_component                           ; lpm_decode          ; work         ;
;                |decode_7of:auto_generated|       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|RegFileAddr:16|lpm_decode:lpm_decode_component|decode_7of:auto_generated ; decode_7of          ; work         ;
;          |register16:2|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:2                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:2|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:2|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:3|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:3                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:3|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:3|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:4|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:4                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:4|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:4|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:5|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:5                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:5|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:5|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:6|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:6                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:6|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:6|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:7|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:7                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:7|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:7|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |register16:8|                          ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:8                                                             ; register16          ; work         ;
;             |Reg16:42|                           ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:8|Reg16:42                                                    ; Reg16               ; work         ;
;                |lpm_ff:lpm_ff_component|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|register16:8|Reg16:42|lpm_ff:lpm_ff_component                            ; lpm_ff              ; work         ;
;          |zeroreg:23|                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|zeroreg:23                                                               ; zeroreg             ; work         ;
;             |Pass16:50|                          ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|zeroreg:23|Pass16:50                                                     ; Pass16              ; work         ;
;                |lpm_bustri:lpm_bustri_component| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu_top_sim|cpu_top:38|registerfile:2|zeroreg:23|Pass16:50|lpm_bustri:lpm_bustri_component                     ; lpm_bustri          ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; CodeROM:CodeROM_inst|altsyncram:altsyncram_component|altsyncram_svg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 16           ; --           ; --           ; 65536 ; timer.MIF ;
; DataRAM:DataRam_inst|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; None      ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu_top_sim|cpu_top:38|controllogic_vhdl:inst1|CLUState                                                                      ;
+------------------+----------------+----------------+-----------------+------------------+------------------+------------------+---------------+
; Name             ; CLUState.LDC_2 ; CLUState.LDC_1 ; CLUState.Decode ; CLUState.Fetch_3 ; CLUState.Fetch_2 ; CLUState.Fetch_1 ; CLUState.Zero ;
+------------------+----------------+----------------+-----------------+------------------+------------------+------------------+---------------+
; CLUState.Zero    ; 0              ; 0              ; 0               ; 0                ; 0                ; 0                ; 0             ;
; CLUState.Fetch_1 ; 0              ; 0              ; 0               ; 0                ; 0                ; 1                ; 1             ;
; CLUState.Fetch_2 ; 0              ; 0              ; 0               ; 0                ; 1                ; 0                ; 1             ;
; CLUState.Fetch_3 ; 0              ; 0              ; 0               ; 1                ; 0                ; 0                ; 1             ;
; CLUState.Decode  ; 0              ; 0              ; 1               ; 0                ; 0                ; 0                ; 1             ;
; CLUState.LDC_1   ; 0              ; 1              ; 0               ; 0                ; 0                ; 0                ; 1             ;
; CLUState.LDC_2   ; 1              ; 0              ; 0               ; 0                ; 0                ; 0                ; 1             ;
+------------------+----------------+----------------+-----------------+------------------+------------------+------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |cpu_top_sim|cpu_top:38|busctrll:81|BusState:51|BusState ;
+---------+------+------+---------+----------------------------------------+
; Name    ; HOLD ; IDLE ; READING ; WRITING                                ;
+---------+------+------+---------+----------------------------------------+
; IDLE    ; 0    ; 0    ; 0       ; 0                                      ;
; READING ; 0    ; 1    ; 1       ; 0                                      ;
; WRITING ; 0    ; 1    ; 0       ; 1                                      ;
; HOLD    ; 1    ; 1    ; 0       ; 0                                      ;
+---------+------+------+---------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; cpu_top:38|busctrll:81|BusState:51|WRITING ; Stuck at GND due to stuck port data_in ;
; cpu_top:38|busctrll:81|BusState:51|HOLD    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2      ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 186   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 176   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|controllogic_vhdl:inst1|SEL_A_REG[2]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated|sbit_w[76] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated|sbit_w[72] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated|sbit_w[70] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated|sbit_w[44] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated|sbit_w[67] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|registerfile:2|SB[9]                                                                            ;
; 9:1                ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |cpu_top_sim|cpu_top:38|DA[2]                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeROM:CodeROM_inst|altsyncram:altsyncram_component|altsyncram_svg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DataRAM:DataRam_inst|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Wire16:60|lpm_and:lpm_and_component ;
+------------------------+-----------+--------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                               ;
+------------------------+-----------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 16        ; Untyped                                                            ;
; LPM_SIZE               ; 1         ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                 ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                            ;
+------------------------+-----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component ;
+------------------------+-----------+----------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                           ;
+------------------------+-----------+----------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                        ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                        ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                 ;
+------------------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Wire16:61|lpm_and:lpm_and_component ;
+------------------------+-----------+--------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                               ;
+------------------------+-----------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 16        ; Untyped                                                            ;
; LPM_SIZE               ; 1         ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                 ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                            ;
+------------------------+-----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component ;
+------------------------+-----------+-----------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                            ;
+------------------------+-----------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                  ;
+------------------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                            ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Zero16:54|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                    ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                                                                 ;
; LPM_CVALUE         ; 0                ; Untyped                                                                                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                 ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                                                                                 ;
+--------------------+------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|zeroreg:23|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                            ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component ;
+------------------------+------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                            ;
+------------------------+------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Untyped                                                                         ;
; LPM_DECODES            ; 8          ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                                         ;
; CBXI_PARAMETER         ; decode_7of ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                  ;
+------------------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:16|lpm_decode:lpm_decode_component ;
+------------------------+------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                            ;
+------------------------+------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Untyped                                                                         ;
; LPM_DECODES            ; 8          ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                                         ;
; CBXI_PARAMETER         ; decode_7of ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                  ;
+------------------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|RegFileAddr:14|lpm_decode:lpm_decode_component ;
+------------------------+------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                            ;
+------------------------+------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Untyped                                                                         ;
; LPM_DECODES            ; 8          ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                                         ;
; CBXI_PARAMETER         ; decode_7of ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                  ;
+------------------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:2|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:4|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:3|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:5|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:8|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:7|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Pass16:50|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Reg16:42|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|registerfile:2|register16:6|Pass16:51|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                              ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|programcounter:8|Pass16:3|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|programcounter:8|PCReg:4|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                ;
+------------------------+-----------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                             ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                             ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                             ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                             ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                      ;
+------------------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component ;
+------------------------+-----------+------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                             ;
+------------------------+-----------+------------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                   ;
+------------------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component ;
+------------------------+------------+----------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                 ;
+------------------------+------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Untyped                                                              ;
; LPM_DECODES            ; 8          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                              ;
; CBXI_PARAMETER         ; decode_04f ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                       ;
+------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                          ;
+----------------+-----------------+-------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                       ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                       ;
; LPM_WIDTH      ; 16              ; Untyped                                                                       ;
; LPM_WIDTHDIST  ; 4               ; Untyped                                                                       ;
; CBXI_PARAMETER ; lpm_clshift_0kc ; Untyped                                                                       ;
+----------------+-----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                    ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                    ;
; LPM_WIDTH      ; 16              ; Untyped                                                                    ;
; LPM_WIDTHDIST  ; 4               ; Untyped                                                                    ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|Pass16:15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                    ;
; CBXI_PARAMETER         ; add_sub_e6g ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 16        ; Untyped                                                     ;
; LPM_SIZE               ; 2         ; Untyped                                                     ;
; LPM_WIDTHS             ; 1         ; Untyped                                                     ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_flc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_top:38|alu:1|GND16:20|lpm_constant:lpm_constant_component ;
+--------------------+------------------+--------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                               ;
+--------------------+------------------+--------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                                            ;
; LPM_CVALUE         ; 0                ; Untyped                                                            ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                            ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                                                            ;
+--------------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pass16:inst5|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Untyped                                                           ;
; LPM_DECODES            ; 4          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                           ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                           ;
; CBXI_PARAMETER         ; decode_r3f ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeROM:CodeROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; timer.MIF            ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_svg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pass16:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pass16:inst3|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRAM:DataRam_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_34m1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pass16:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; CodeROM:CodeROM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; DataRAM:DataRam_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 186                         ;
;     CLR               ; 10                          ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 48                          ;
; arriav_io_obuf        ; 48                          ;
; arriav_lcell_comb     ; 381                         ;
;     arith             ; 17                          ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 16                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 362                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 123                         ;
;         6 data inputs ; 151                         ;
; boundary_port         ; 122                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 5.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Oct 14 11:44:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_top_sim -c cpu_top_sim
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file zero16.tdf
    Info (12023): Found entity 1: Zero16 File: C:/ece3389/T4 - Clean/Zero16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.tdf
    Info (12023): Found entity 1: ALUDecoder File: C:/ece3389/T4 - Clean/ALUDecoder.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file arithshift.tdf
    Info (12023): Found entity 1: ArithShift File: C:/ece3389/T4 - Clean/ArithShift.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifter.tdf
    Info (12023): Found entity 1: BarrelShifter File: C:/ece3389/T4 - Clean/BarrelShifter.tdf Line: 41
Warning (12019): Can't analyze file -- file blanklogic.tdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file busstate.tdf
    Info (12023): Found entity 1: BusState File: C:/ece3389/T4 - Clean/busstate.tdf Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.tdf
    Info (12023): Found entity 1: clkgen File: C:/ece3389/T4 - Clean/clkgen.tdf Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gnd16.tdf
    Info (12023): Found entity 1: GND16 File: C:/ece3389/T4 - Clean/GND16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file instructionregister.tdf
    Info (12023): Found entity 1: InstructionRegister File: C:/ece3389/T4 - Clean/InstructionRegister.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file mux16.tdf
    Info (12023): Found entity 1: MUX16 File: C:/ece3389/T4 - Clean/MUX16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file pass16.tdf
    Info (12023): Found entity 1: Pass16 File: C:/ece3389/T4 - Clean/Pass16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file pcreg.tdf
    Info (12023): Found entity 1: PCReg File: C:/ece3389/T4 - Clean/PCReg.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file reg16.tdf
    Info (12023): Found entity 1: Reg16 File: C:/ece3389/T4 - Clean/Reg16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file regfileaddr.tdf
    Info (12023): Found entity 1: RegFileAddr File: C:/ece3389/T4 - Clean/RegFileAddr.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file wire16.tdf
    Info (12023): Found entity 1: Wire16 File: C:/ece3389/T4 - Clean/Wire16.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file addersubtractor.tdf
    Info (12023): Found entity 1: AdderSubtractor File: C:/ece3389/T4 - Clean/AdderSubtractor.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file zeroreg.bdf
    Info (12023): Found entity 1: zeroreg
Info (12021): Found 1 design units, including 1 entities, in source file 8bitsr.bdf
    Info (12023): Found entity 1: 8bitsr
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file busctrll.bdf
    Info (12023): Found entity 1: busctrll
Info (12021): Found 1 design units, including 1 entities, in source file clkdivide.bdf
    Info (12023): Found entity 1: clkdivide
Info (12021): Found 1 design units, including 1 entities, in source file cpu_top.bdf
    Info (12023): Found entity 1: cpu_top
Info (12021): Found 1 design units, including 1 entities, in source file debounce_rh.bdf
    Info (12023): Found entity 1: debounce_rh
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.bdf
    Info (12023): Found entity 1: programcounter
Info (12021): Found 1 design units, including 1 entities, in source file register16.bdf
    Info (12023): Found entity 1: register16
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.bdf
    Info (12023): Found entity 1: registerfile
Info (12021): Found 1 design units, including 1 entities, in source file 1bitsr.bdf
    Info (12023): Found entity 1: 1bitsr
Info (12021): Found 1 design units, including 1 entities, in source file cpu_top_sim.bdf
    Info (12023): Found entity 1: cpu_top_sim
Info (12021): Found 1 design units, including 0 entities, in source file opcodes.vhdl
    Info (12022): Found design unit 1: opcodes File: C:/ece3389/T4 - Clean/opcodes.VHDL Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controllogic_vhdl.vhdl
    Info (12022): Found design unit 1: controllogic_vhdl-RTL File: C:/ece3389/T4 - Clean/controllogic_vhdl.vhdl Line: 31
    Info (12023): Found entity 1: controllogic_vhdl File: C:/ece3389/T4 - Clean/controllogic_vhdl.vhdl Line: 5
Info (12127): Elaborating entity "cpu_top_sim" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst27" not used
Info (12128): Elaborating entity "cpu_top" for hierarchy "cpu_top:38"
Warning (275011): Block or symbol "busctrll" of instance "81" overlaps another block or symbol
Info (12128): Elaborating entity "busctrll" for hierarchy "cpu_top:38|busctrll:81"
Info (12128): Elaborating entity "BusState" for hierarchy "cpu_top:38|busctrll:81|BusState:51"
Info (12128): Elaborating entity "Wire16" for hierarchy "cpu_top:38|busctrll:81|Wire16:60"
Info (12128): Elaborating entity "lpm_and" for hierarchy "cpu_top:38|busctrll:81|Wire16:60|lpm_and:lpm_and_component" File: C:/ece3389/T4 - Clean/Wire16.tdf Line: 49
Info (12130): Elaborated megafunction instantiation "cpu_top:38|busctrll:81|Wire16:60|lpm_and:lpm_and_component" File: C:/ece3389/T4 - Clean/Wire16.tdf Line: 49
Info (12133): Instantiated megafunction "cpu_top:38|busctrll:81|Wire16:60|lpm_and:lpm_and_component" with the following parameter: File: C:/ece3389/T4 - Clean/Wire16.tdf Line: 49
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "1"
Info (12128): Elaborating entity "Reg16" for hierarchy "cpu_top:38|busctrll:81|Reg16:3"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component" File: C:/ece3389/T4 - Clean/Reg16.tdf Line: 52
Info (12130): Elaborated megafunction instantiation "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component" File: C:/ece3389/T4 - Clean/Reg16.tdf Line: 52
Info (12133): Instantiated megafunction "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component" with the following parameter: File: C:/ece3389/T4 - Clean/Reg16.tdf Line: 52
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
Info (12128): Elaborating entity "Pass16" for hierarchy "cpu_top:38|busctrll:81|Pass16:28"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component" File: C:/ece3389/T4 - Clean/Pass16.tdf Line: 50
Info (12130): Elaborated megafunction instantiation "cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component" File: C:/ece3389/T4 - Clean/Pass16.tdf Line: 50
Info (12133): Instantiated megafunction "cpu_top:38|busctrll:81|Pass16:28|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/ece3389/T4 - Clean/Pass16.tdf Line: 50
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "controllogic_vhdl" for hierarchy "cpu_top:38|controllogic_vhdl:inst1"
Info (12128): Elaborating entity "registerfile" for hierarchy "cpu_top:38|registerfile:2"
Info (12128): Elaborating entity "zeroreg" for hierarchy "cpu_top:38|registerfile:2|zeroreg:23"
Warning (275009): Pin "LD" not connected
Warning (275009): Pin "CLK" not connected
Warning (275009): Pin "D" not connected
Info (12128): Elaborating entity "Zero16" for hierarchy "cpu_top:38|registerfile:2|zeroreg:23|Zero16:54"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "cpu_top:38|registerfile:2|zeroreg:23|Zero16:54|lpm_constant:lpm_constant_component" File: C:/ece3389/T4 - Clean/Zero16.tdf Line: 48
Info (12130): Elaborated megafunction instantiation "cpu_top:38|registerfile:2|zeroreg:23|Zero16:54|lpm_constant:lpm_constant_component" File: C:/ece3389/T4 - Clean/Zero16.tdf Line: 48
Info (12133): Instantiated megafunction "cpu_top:38|registerfile:2|zeroreg:23|Zero16:54|lpm_constant:lpm_constant_component" with the following parameter: File: C:/ece3389/T4 - Clean/Zero16.tdf Line: 48
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_CVALUE" = "0"
Info (12128): Elaborating entity "RegFileAddr" for hierarchy "cpu_top:38|registerfile:2|RegFileAddr:12"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/RegFileAddr.tdf Line: 57
Info (12130): Elaborated megafunction instantiation "cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/RegFileAddr.tdf Line: 57
Info (12133): Instantiated megafunction "cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component" with the following parameter: File: C:/ece3389/T4 - Clean/RegFileAddr.tdf Line: 57
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "LPM_DECODES" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7of.tdf
    Info (12023): Found entity 1: decode_7of File: C:/ece3389/T4 - Clean/db/decode_7of.tdf Line: 22
Info (12128): Elaborating entity "decode_7of" for hierarchy "cpu_top:38|registerfile:2|RegFileAddr:12|lpm_decode:lpm_decode_component|decode_7of:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "register16" for hierarchy "cpu_top:38|registerfile:2|register16:2"
Info (12128): Elaborating entity "Reg16" for hierarchy "cpu_top:38|registerfile:2|register16:2|Reg16:42"
Info (12128): Elaborating entity "programcounter" for hierarchy "cpu_top:38|programcounter:8"
Info (12128): Elaborating entity "PCReg" for hierarchy "cpu_top:38|programcounter:8|PCReg:4"
Info (12128): Elaborating entity "InstructionRegister" for hierarchy "cpu_top:38|InstructionRegister:7"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component" File: C:/ece3389/T4 - Clean/InstructionRegister.tdf Line: 51
Info (12130): Elaborated megafunction instantiation "cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component" File: C:/ece3389/T4 - Clean/InstructionRegister.tdf Line: 51
Info (12133): Instantiated megafunction "cpu_top:38|InstructionRegister:7|lpm_ff:lpm_ff_component" with the following parameter: File: C:/ece3389/T4 - Clean/InstructionRegister.tdf Line: 51
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
Info (12128): Elaborating entity "alu" for hierarchy "cpu_top:38|alu:1"
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "cpu_top:38|alu:1|ALUDecoder:9"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/ALUDecoder.tdf Line: 56
Info (12130): Elaborated megafunction instantiation "cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/ALUDecoder.tdf Line: 56
Info (12133): Instantiated megafunction "cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component" with the following parameter: File: C:/ece3389/T4 - Clean/ALUDecoder.tdf Line: 56
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "LPM_DECODES" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_04f.tdf
    Info (12023): Found entity 1: decode_04f File: C:/ece3389/T4 - Clean/db/decode_04f.tdf Line: 22
Info (12128): Elaborating entity "decode_04f" for hierarchy "cpu_top:38|alu:1|ALUDecoder:9|lpm_decode:lpm_decode_component|decode_04f:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "BarrelShifter" for hierarchy "cpu_top:38|alu:1|BarrelShifter:13"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component" File: C:/ece3389/T4 - Clean/BarrelShifter.tdf Line: 51
Info (12130): Elaborated megafunction instantiation "cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component" File: C:/ece3389/T4 - Clean/BarrelShifter.tdf Line: 51
Info (12133): Instantiated megafunction "cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component" with the following parameter: File: C:/ece3389/T4 - Clean/BarrelShifter.tdf Line: 51
    Info (12134): Parameter "LPM_SHIFTTYPE" = "LOGICAL"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf
    Info (12023): Found entity 1: lpm_clshift_0kc File: C:/ece3389/T4 - Clean/db/lpm_clshift_0kc.tdf Line: 22
Info (12128): Elaborating entity "lpm_clshift_0kc" for hierarchy "cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component|lpm_clshift_0kc:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
Info (12128): Elaborating entity "ArithShift" for hierarchy "cpu_top:38|alu:1|ArithShift:14"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component" File: C:/ece3389/T4 - Clean/ArithShift.tdf Line: 50
Info (12130): Elaborated megafunction instantiation "cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component" File: C:/ece3389/T4 - Clean/ArithShift.tdf Line: 50
Info (12133): Instantiated megafunction "cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component" with the following parameter: File: C:/ece3389/T4 - Clean/ArithShift.tdf Line: 50
    Info (12134): Parameter "LPM_SHIFTTYPE" = "ARITHMETIC"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf
    Info (12023): Found entity 1: lpm_clshift_fuc File: C:/ece3389/T4 - Clean/db/lpm_clshift_fuc.tdf Line: 22
Info (12128): Elaborating entity "lpm_clshift_fuc" for hierarchy "cpu_top:38|alu:1|ArithShift:14|lpm_clshift:lpm_clshift_component|lpm_clshift_fuc:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "cpu_top:38|alu:1|AdderSubtractor:8"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component" File: C:/ece3389/T4 - Clean/AdderSubtractor.tdf Line: 52
Info (12130): Elaborated megafunction instantiation "cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component" File: C:/ece3389/T4 - Clean/AdderSubtractor.tdf Line: 52
Info (12133): Instantiated megafunction "cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/ece3389/T4 - Clean/AdderSubtractor.tdf Line: 52
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e6g.tdf
    Info (12023): Found entity 1: add_sub_e6g File: C:/ece3389/T4 - Clean/db/add_sub_e6g.tdf Line: 25
Info (12128): Elaborating entity "add_sub_e6g" for hierarchy "cpu_top:38|alu:1|AdderSubtractor:8|lpm_add_sub:lpm_add_sub_component|add_sub_e6g:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "MUX16" for hierarchy "cpu_top:38|alu:1|MUX16:11"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component" File: C:/ece3389/T4 - Clean/MUX16.tdf Line: 51
Info (12130): Elaborated megafunction instantiation "cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component" File: C:/ece3389/T4 - Clean/MUX16.tdf Line: 51
Info (12133): Instantiated megafunction "cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component" with the following parameter: File: C:/ece3389/T4 - Clean/MUX16.tdf Line: 51
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 22
Info (12128): Elaborating entity "mux_flc" for hierarchy "cpu_top:38|alu:1|MUX16:11|lpm_mux:lpm_mux_component|mux_flc:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "GND16" for hierarchy "cpu_top:38|alu:1|GND16:20"
Warning (12125): Using design file memdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MemDec
Info (12128): Elaborating entity "MemDec" for hierarchy "MemDec:inst25"
Warning (12125): Using design file decode2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Decode2 File: C:/ece3389/T4 - Clean/decode2.tdf Line: 39
Info (12128): Elaborating entity "Decode2" for hierarchy "MemDec:inst25|Decode2:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/decode2.tdf Line: 49
Info (12130): Elaborated megafunction instantiation "MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component" File: C:/ece3389/T4 - Clean/decode2.tdf Line: 49
Info (12133): Instantiated megafunction "MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component" with the following parameter: File: C:/ece3389/T4 - Clean/decode2.tdf Line: 49
    Info (12134): Parameter "LPM_TYPE" = "LPM_DECODE"
    Info (12134): Parameter "LPM_WIDTH" = "2"
    Info (12134): Parameter "LPM_DECODES" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf
    Info (12023): Found entity 1: decode_r3f File: C:/ece3389/T4 - Clean/db/decode_r3f.tdf Line: 22
Info (12128): Elaborating entity "decode_r3f" for hierarchy "MemDec:inst25|Decode2:inst|lpm_decode:lpm_decode_component|decode_r3f:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Warning (12125): Using design file coderom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CodeROM File: C:/ece3389/T4 - Clean/coderom.v Line: 39
Info (12128): Elaborating entity "CodeROM" for hierarchy "CodeROM:CodeROM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeROM:CodeROM_inst|altsyncram:altsyncram_component" File: C:/ece3389/T4 - Clean/coderom.v Line: 84
Info (12130): Elaborated megafunction instantiation "CodeROM:CodeROM_inst|altsyncram:altsyncram_component" File: C:/ece3389/T4 - Clean/coderom.v Line: 84
Info (12133): Instantiated megafunction "CodeROM:CodeROM_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/ece3389/T4 - Clean/coderom.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "timer.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf
    Info (12023): Found entity 1: altsyncram_svg1 File: C:/ece3389/T4 - Clean/db/altsyncram_svg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_svg1" for hierarchy "CodeROM:CodeROM_inst|altsyncram:altsyncram_component|altsyncram_svg1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file dataram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DataRAM File: C:/ece3389/T4 - Clean/dataram.v Line: 39
Info (12128): Elaborating entity "DataRAM" for hierarchy "DataRAM:DataRam_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataRAM:DataRam_inst|altsyncram:altsyncram_component" File: C:/ece3389/T4 - Clean/dataram.v Line: 88
Info (12130): Elaborated megafunction instantiation "DataRAM:DataRam_inst|altsyncram:altsyncram_component" File: C:/ece3389/T4 - Clean/dataram.v Line: 88
Info (12133): Instantiated megafunction "DataRAM:DataRam_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/ece3389/T4 - Clean/dataram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_34m1.tdf
    Info (12023): Found entity 1: altsyncram_34m1 File: C:/ece3389/T4 - Clean/db/altsyncram_34m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_34m1" for hierarchy "DataRAM:DataRam_inst|altsyncram:altsyncram_component|altsyncram_34m1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Pass16" for hierarchy "Pass16:inst1"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "cpu_top:38|DA[14]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[13]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[12]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[11]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[10]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[9]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[8]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[7]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[6]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[5]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[4]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[3]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[2]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[1]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|DA[0]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[15]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 35
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[14]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 34
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[13]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 33
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[12]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 32
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[11]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 31
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[10]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 30
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[9]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 44
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[8]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 43
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[7]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 42
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[6]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 41
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[5]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 40
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[4]" into a selector File: C:/ece3389/T4 - Clean/db/mux_flc.tdf Line: 39
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[3]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[2]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[1]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
    Warning (13048): Converted tri-state node "cpu_top:38|registerfile:2|SB[0]" into a selector File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 53
Warning (284004): State bit assignments are not unique for state "|cpu_top_sim|cpu_top:38|busctrll:81|BusState:51|IDLE" and state "|cpu_top_sim|cpu_top:38|busctrll:81|BusState:51|HOLD" File: C:/ece3389/T4 - Clean/busstate.tdf Line: 8
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[15]" to the node "DO[15]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[14]" to the node "DO[14]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[13]" to the node "DO[13]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[12]" to the node "DO[12]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[11]" to the node "DO[11]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[10]" to the node "DO[10]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[9]" to the node "DO[9]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[8]" to the node "DO[8]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[7]" to the node "DO[7]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[6]" to the node "DO[6]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[5]" to the node "DO[5]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[4]" to the node "DO[4]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[3]" to the node "DO[3]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[2]" to the node "DO[2]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[1]" to the node "DO[1]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_top:38|alu:1|Pass16:19|lpm_bustri:lpm_bustri_component|dout[0]" to the node "DO[0]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[15]" to the node "RES[15]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[14]" to the node "RES[14]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[13]" to the node "RES[13]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[12]" to the node "RES[12]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[11]" to the node "RES[11]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[10]" to the node "RES[10]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[9]" to the node "RES[9]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[8]" to the node "RES[8]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[7]" to the node "RES[7]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[6]" to the node "RES[6]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[5]" to the node "RES[5]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[4]" to the node "RES[4]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[3]" to the node "RES[3]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[2]" to the node "RES[2]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[1]" to the node "RES[1]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Pass16:inst1|lpm_bustri:lpm_bustri_component|dout[0]" to the node "RES[0]" into a wire File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|registerfile:2|zeroreg:23|Pass16:50|lpm_bustri:lpm_bustri_component|dout[15]" to the node "cpu_top:38|alu:1|BarrelShifter:13|lpm_clshift:lpm_clshift_component|lpm_clshift_0kc:auto_generated|sbit_w[31]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[15]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[15]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[14]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[14]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[13]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[13]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[12]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[12]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[11]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[11]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[10]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[10]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[9]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[9]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[8]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[8]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[7]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[7]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[6]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[6]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[5]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[5]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[4]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[4]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[3]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[3]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[2]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[2]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[1]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[1]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Pass16:inst5|lpm_bustri:lpm_bustri_component|dout[0]" to the node "cpu_top:38|busctrll:81|Reg16:47|lpm_ff:lpm_ff_component|dffs[0]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[15]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[15]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[14]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[14]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[13]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[13]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[12]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[12]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[11]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[11]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[10]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[10]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[9]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[9]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[8]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[8]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[7]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[7]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[6]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[6]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[5]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[5]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[4]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[4]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[3]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[3]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[2]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[2]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[1]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[1]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu_top:38|alu:1|Pass16:17|lpm_bustri:lpm_bustri_component|dout[0]" to the node "cpu_top:38|busctrll:81|Reg16:3|lpm_ff:lpm_ff_component|dffs[0]" into an OR gate File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "WR" is stuck at GND
    Warning (13410): Pin "AWR" is stuck at GND
    Warning (13410): Pin "ALU_OP[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 120 output pins
    Info (21061): Implemented 545 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 773 megabytes
    Info: Processing ended: Wed Oct 14 11:45:39 2020
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:02:18


