#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ca605cade0 .scope module, "shift_register_tb" "shift_register_tb" 2 1;
 .timescale 0 0;
P_000001ca60608a70 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v000001ca60616a40_0 .var "clk", 0 0;
v000001ca60612170_0 .var "data_in", 0 0;
v000001ca60612210_0 .net "data_out", 7 0, L_000001ca6061b2d0;  1 drivers
v000001ca606122b0_0 .var "reset", 0 0;
v000001ca60612350_0 .var "shift_enable", 0 0;
E_000001ca606097b0 .event posedge, v000001ca605cb180_0;
S_000001ca606166d0 .scope module, "dut" "ShiftRegister" 2 16, 3 1 0, S_000001ca605cade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
L_000001ca6061b2d0 .functor BUFZ 8, v000001ca606169a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ca605cb180_0 .net "clk", 0 0, v000001ca60616a40_0;  1 drivers
v000001ca605c68c0_0 .net "data_in", 0 0, v000001ca60612170_0;  1 drivers
v000001ca605cbba0_0 .net "data_out", 7 0, L_000001ca6061b2d0;  alias, 1 drivers
v000001ca60616860_0 .net "reset", 0 0, v000001ca606122b0_0;  1 drivers
v000001ca60616900_0 .net "shift_enable", 0 0, v000001ca60612350_0;  1 drivers
v000001ca606169a0_0 .var "stored_data", 7 0;
E_000001ca60608cf0 .event negedge, v000001ca605cb180_0;
    .scope S_000001ca606166d0;
T_0 ;
    %wait E_000001ca60608cf0;
    %load/vec4 v000001ca60616860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca606169a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca60616900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001ca606169a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001ca605c68c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ca606169a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ca605cade0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001ca60616a40_0;
    %inv;
    %store/vec4 v000001ca60616a40_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ca605cade0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca60612170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca60612350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v000001ca60612210_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 40 "$display", "Test case 1 Passed" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 42 "$display", "Test case 1 Failed" {0 0 0};
T_2.1 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60616a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60612170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60612350_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v000001ca60612210_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 54 "$display", "Test case 2 Passed" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 56 "$display", "Test case 2 Failed" {0 0 0};
T_2.3 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v000001ca60612210_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 65 "$display", "Test case 3 Passed" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 67 "$display", "Test case 3 Failed" {0 0 0};
T_2.5 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60612170_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v000001ca60612210_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 77 "$display", "Test case 4 Passed" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 79 "$display", "Test case 4 Failed" {0 0 0};
T_2.7 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca606122b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60612170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca60612350_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v000001ca60612210_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 90 "$display", "Test case 5 Passed" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 92 "$display", "Test case 5 Failed" {0 0 0};
T_2.9 ;
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001ca605cade0;
T_3 ;
    %wait E_000001ca606097b0;
    %vpi_call 2 101 "$display", "Data Out: %b", v000001ca60612210_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_000001ca605cade0;
T_4 ;
    %vpi_call 2 106 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ca605cade0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\shift_register_tb.v";
    ".\shift_register.v";
