
midi-2-cv-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d14  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004eac  08004eac  00005eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ec4  08004ec4  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004ec4  08004ec4  00005ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ecc  08004ecc  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ecc  08004ecc  00005ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ed0  08004ed0  00005ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004ed4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046b8  2000005c  08004f30  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004714  08004f30  00006714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d8e  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a90  00000000  00000000  00018e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  0001b8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000df5  00000000  00000000  0001ca50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b9b  00000000  00000000  0001d845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c3e  00000000  00000000  000363e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000981e9  00000000  00000000  0004c01e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4207  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dfc  00000000  00000000  000e424c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000e9048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004e94 	.word	0x08004e94

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08004e94 	.word	0x08004e94

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <buffer_init>:
#include "app/buffer.h"
#include <stdint.h>
#include <stdlib.h>

BUFFER_STATUS buffer_init(Buffer *buf, uint16_t buffer_size) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	460b      	mov	r3, r1
 80004d2:	807b      	strh	r3, [r7, #2]
	 if (!buf || buffer_size == 0) {
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d002      	beq.n	80004e0 <buffer_init+0x18>
 80004da:	887b      	ldrh	r3, [r7, #2]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d101      	bne.n	80004e4 <buffer_init+0x1c>
		return BUFFER_FAILURE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	e054      	b.n	800058e <buffer_init+0xc6>
	}

	// Initialize structure first
	buf->buffer = NULL;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2200      	movs	r2, #0
 80004e8:	609a      	str	r2, [r3, #8]
	buf->idx_front = 0;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2200      	movs	r2, #0
 80004ee:	801a      	strh	r2, [r3, #0]
	buf->idx_rear = 0;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2200      	movs	r2, #0
 80004f4:	805a      	strh	r2, [r3, #2]
	buf->length = 0;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	2200      	movs	r2, #0
 80004fa:	809a      	strh	r2, [r3, #4]

	// Now safe to free
	buffer_u8_free(buf);
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f000 f84a 	bl	8000596 <buffer_u8_free>

	// Buffer size should be power of 2 for the bitwise operations to work
	if ((buffer_size & (buffer_size - 1)) != 0) {
 8000502:	887a      	ldrh	r2, [r7, #2]
 8000504:	887b      	ldrh	r3, [r7, #2]
 8000506:	3b01      	subs	r3, #1
 8000508:	4013      	ands	r3, r2
 800050a:	2b00      	cmp	r3, #0
 800050c:	d01d      	beq.n	800054a <buffer_init+0x82>
		// Round up to next power of 2
		buffer_size--;
 800050e:	887b      	ldrh	r3, [r7, #2]
 8000510:	3b01      	subs	r3, #1
 8000512:	807b      	strh	r3, [r7, #2]
		buffer_size |= buffer_size >> 1;
 8000514:	887b      	ldrh	r3, [r7, #2]
 8000516:	085b      	lsrs	r3, r3, #1
 8000518:	b29a      	uxth	r2, r3
 800051a:	887b      	ldrh	r3, [r7, #2]
 800051c:	4313      	orrs	r3, r2
 800051e:	807b      	strh	r3, [r7, #2]
		buffer_size |= buffer_size >> 2;
 8000520:	887b      	ldrh	r3, [r7, #2]
 8000522:	089b      	lsrs	r3, r3, #2
 8000524:	b29a      	uxth	r2, r3
 8000526:	887b      	ldrh	r3, [r7, #2]
 8000528:	4313      	orrs	r3, r2
 800052a:	807b      	strh	r3, [r7, #2]
		buffer_size |= buffer_size >> 4;
 800052c:	887b      	ldrh	r3, [r7, #2]
 800052e:	091b      	lsrs	r3, r3, #4
 8000530:	b29a      	uxth	r2, r3
 8000532:	887b      	ldrh	r3, [r7, #2]
 8000534:	4313      	orrs	r3, r2
 8000536:	807b      	strh	r3, [r7, #2]
		buffer_size |= buffer_size >> 8;
 8000538:	887b      	ldrh	r3, [r7, #2]
 800053a:	0a1b      	lsrs	r3, r3, #8
 800053c:	b29a      	uxth	r2, r3
 800053e:	887b      	ldrh	r3, [r7, #2]
 8000540:	4313      	orrs	r3, r2
 8000542:	807b      	strh	r3, [r7, #2]
		buffer_size++;
 8000544:	887b      	ldrh	r3, [r7, #2]
 8000546:	3301      	adds	r3, #1
 8000548:	807b      	strh	r3, [r7, #2]
	}

	buf->buffer = (uint8_t *)malloc(buffer_size * sizeof(uint8_t));
 800054a:	887b      	ldrh	r3, [r7, #2]
 800054c:	4618      	mov	r0, r3
 800054e:	f004 fb47 	bl	8004be0 <malloc>
 8000552:	4603      	mov	r3, r0
 8000554:	461a      	mov	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	609a      	str	r2, [r3, #8]
	if (NULL == buf->buffer) {
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d101      	bne.n	8000566 <buffer_init+0x9e>
		return BUFFER_FAILURE;
 8000562:	2300      	movs	r3, #0
 8000564:	e013      	b.n	800058e <buffer_init+0xc6>
	}

	for (uint32_t i = 0; i < buffer_size; i++) {
 8000566:	2300      	movs	r3, #0
 8000568:	60fb      	str	r3, [r7, #12]
 800056a:	e008      	b.n	800057e <buffer_init+0xb6>
		buf->buffer[i] = 0;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	689a      	ldr	r2, [r3, #8]
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	4413      	add	r3, r2
 8000574:	2200      	movs	r2, #0
 8000576:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < buffer_size; i++) {
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	3301      	adds	r3, #1
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	887b      	ldrh	r3, [r7, #2]
 8000580:	68fa      	ldr	r2, [r7, #12]
 8000582:	429a      	cmp	r2, r3
 8000584:	d3f2      	bcc.n	800056c <buffer_init+0xa4>
	}

	buf->length = buffer_size;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	887a      	ldrh	r2, [r7, #2]
 800058a:	809a      	strh	r2, [r3, #4]
	return BUFFER_SUCCESS;
 800058c:	2301      	movs	r3, #1
}
 800058e:	4618      	mov	r0, r3
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <buffer_u8_free>:

BUFFER_STATUS buffer_u8_free(Buffer *buf) {
 8000596:	b580      	push	{r7, lr}
 8000598:	b082      	sub	sp, #8
 800059a:	af00      	add	r7, sp, #0
 800059c:	6078      	str	r0, [r7, #4]
	 if (!buf) {
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d101      	bne.n	80005a8 <buffer_u8_free+0x12>
		return BUFFER_FAILURE;
 80005a4:	2300      	movs	r3, #0
 80005a6:	e016      	b.n	80005d6 <buffer_u8_free+0x40>
	}

	if (buf->buffer != NULL) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d007      	beq.n	80005c0 <buffer_u8_free+0x2a>
		free(buf->buffer);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f004 fb1b 	bl	8004bf0 <free>
		buf->buffer = NULL;  // Prevent use-after-free
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
	}

	buf->idx_front = buf->idx_rear = 0;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	805a      	strh	r2, [r3, #2]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	885a      	ldrh	r2, [r3, #2]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	801a      	strh	r2, [r3, #0]
	buf->length = 0;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	809a      	strh	r2, [r3, #4]

	return BUFFER_SUCCESS;
 80005d4:	2301      	movs	r3, #1
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}

080005de <buffer_push>:

BUFFER_STATUS buffer_push(Buffer *buf, const uint8_t *input) {
 80005de:	b480      	push	{r7}
 80005e0:	b085      	sub	sp, #20
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
 80005e6:	6039      	str	r1, [r7, #0]
	  if (!buf || !buf->buffer || !input) {
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d006      	beq.n	80005fc <buffer_push+0x1e>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d002      	beq.n	80005fc <buffer_push+0x1e>
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d101      	bne.n	8000600 <buffer_push+0x22>
		return BUFFER_FAILURE;
 80005fc:	2300      	movs	r3, #0
 80005fe:	e01f      	b.n	8000640 <buffer_push+0x62>
	}

	uint16_t next_front = (buf->idx_front + 1) & (buf->length - 1);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	b29b      	uxth	r3, r3
 8000608:	b21a      	sxth	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	889b      	ldrh	r3, [r3, #4]
 800060e:	3b01      	subs	r3, #1
 8000610:	b29b      	uxth	r3, r3
 8000612:	b21b      	sxth	r3, r3
 8000614:	4013      	ands	r3, r2
 8000616:	b21b      	sxth	r3, r3
 8000618:	81fb      	strh	r3, [r7, #14]
	if (next_front == buf->idx_rear) {
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	885b      	ldrh	r3, [r3, #2]
 800061e:	89fa      	ldrh	r2, [r7, #14]
 8000620:	429a      	cmp	r2, r3
 8000622:	d101      	bne.n	8000628 <buffer_push+0x4a>
		return BUFFER_FAILURE;  // Buffer full
 8000624:	2300      	movs	r3, #0
 8000626:	e00b      	b.n	8000640 <buffer_push+0x62>
	}

	buf->buffer[buf->idx_front] = *input;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	8812      	ldrh	r2, [r2, #0]
 8000630:	4413      	add	r3, r2
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	7812      	ldrb	r2, [r2, #0]
 8000636:	701a      	strb	r2, [r3, #0]
	buf->idx_front = next_front;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	89fa      	ldrh	r2, [r7, #14]
 800063c:	801a      	strh	r2, [r3, #0]
	return BUFFER_SUCCESS;
 800063e:	2301      	movs	r3, #1
}
 8000640:	4618      	mov	r0, r3
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <buffer_pop>:

BUFFER_STATUS buffer_pop(Buffer *buf, uint8_t *ret) {
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
	 if (!buf || !buf->buffer || !ret) {
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d006      	beq.n	800066a <buffer_pop+0x1e>
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d002      	beq.n	800066a <buffer_pop+0x1e>
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d101      	bne.n	800066e <buffer_pop+0x22>
		return BUFFER_FAILURE;
 800066a:	2300      	movs	r3, #0
 800066c:	e01f      	b.n	80006ae <buffer_pop+0x62>
	}

	if (buf->idx_front == buf->idx_rear) {
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	881a      	ldrh	r2, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	885b      	ldrh	r3, [r3, #2]
 8000676:	429a      	cmp	r2, r3
 8000678:	d101      	bne.n	800067e <buffer_pop+0x32>
		return BUFFER_FAILURE;  // Buffer empty
 800067a:	2300      	movs	r3, #0
 800067c:	e017      	b.n	80006ae <buffer_pop+0x62>
	}

	*ret = buf->buffer[buf->idx_rear];
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	8852      	ldrh	r2, [r2, #2]
 8000686:	4413      	add	r3, r2
 8000688:	781a      	ldrb	r2, [r3, #0]
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	701a      	strb	r2, [r3, #0]
	buf->idx_rear = (buf->idx_rear + 1) & (buf->length - 1);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	885b      	ldrh	r3, [r3, #2]
 8000692:	3301      	adds	r3, #1
 8000694:	b29b      	uxth	r3, r3
 8000696:	b21a      	sxth	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	889b      	ldrh	r3, [r3, #4]
 800069c:	3b01      	subs	r3, #1
 800069e:	b29b      	uxth	r3, r3
 80006a0:	b21b      	sxth	r3, r3
 80006a2:	4013      	ands	r3, r2
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	805a      	strh	r2, [r3, #2]
	return BUFFER_SUCCESS;
 80006ac:	2301      	movs	r3, #1
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <MCP4728_FastWrite>:
HAL_StatusTypeDef MCP4728_FastWrite(I2C_HandleTypeDef* I2CHandler,
                                    uint16_t ch_a,
                                    uint16_t ch_b,
                                    uint16_t ch_c,
                                    uint16_t ch_d)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b088      	sub	sp, #32
 80006be:	af02      	add	r7, sp, #8
 80006c0:	60f8      	str	r0, [r7, #12]
 80006c2:	4608      	mov	r0, r1
 80006c4:	4611      	mov	r1, r2
 80006c6:	461a      	mov	r2, r3
 80006c8:	4603      	mov	r3, r0
 80006ca:	817b      	strh	r3, [r7, #10]
 80006cc:	460b      	mov	r3, r1
 80006ce:	813b      	strh	r3, [r7, #8]
 80006d0:	4613      	mov	r3, r2
 80006d2:	80fb      	strh	r3, [r7, #6]
    uint8_t data[8];

    // Format data for each channel (12-bit values)
    data[0] = (ch_a >> 8) & 0x0F; // Upper 4 bits
 80006d4:	897b      	ldrh	r3, [r7, #10]
 80006d6:	0a1b      	lsrs	r3, r3, #8
 80006d8:	b29b      	uxth	r3, r3
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	f003 030f 	and.w	r3, r3, #15
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	743b      	strb	r3, [r7, #16]
    data[1] = ch_a & 0xFF; // Lower 8 bits
 80006e4:	897b      	ldrh	r3, [r7, #10]
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	747b      	strb	r3, [r7, #17]
    data[2] = (ch_b >> 8) & 0x0F;
 80006ea:	893b      	ldrh	r3, [r7, #8]
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 030f 	and.w	r3, r3, #15
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	74bb      	strb	r3, [r7, #18]
    data[3] = ch_b & 0xFF;
 80006fa:	893b      	ldrh	r3, [r7, #8]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	74fb      	strb	r3, [r7, #19]
    data[4] = (ch_c >> 8) & 0x0F;
 8000700:	88fb      	ldrh	r3, [r7, #6]
 8000702:	0a1b      	lsrs	r3, r3, #8
 8000704:	b29b      	uxth	r3, r3
 8000706:	b2db      	uxtb	r3, r3
 8000708:	f003 030f 	and.w	r3, r3, #15
 800070c:	b2db      	uxtb	r3, r3
 800070e:	753b      	strb	r3, [r7, #20]
    data[5] = ch_c & 0xFF;
 8000710:	88fb      	ldrh	r3, [r7, #6]
 8000712:	b2db      	uxtb	r3, r3
 8000714:	757b      	strb	r3, [r7, #21]
    data[6] = (ch_d >> 8) & 0x0F;
 8000716:	8c3b      	ldrh	r3, [r7, #32]
 8000718:	0a1b      	lsrs	r3, r3, #8
 800071a:	b29b      	uxth	r3, r3
 800071c:	b2db      	uxtb	r3, r3
 800071e:	f003 030f 	and.w	r3, r3, #15
 8000722:	b2db      	uxtb	r3, r3
 8000724:	75bb      	strb	r3, [r7, #22]
    data[7] = ch_d & 0xFF;
 8000726:	8c3b      	ldrh	r3, [r7, #32]
 8000728:	b2db      	uxtb	r3, r3
 800072a:	75fb      	strb	r3, [r7, #23]

    return HAL_I2C_Master_Transmit(I2CHandler, MCP4728_ADDR, data, 8, HAL_MAX_DELAY);
 800072c:	f107 0210 	add.w	r2, r7, #16
 8000730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	2308      	movs	r3, #8
 8000738:	21c0      	movs	r1, #192	@ 0xc0
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f001 fe8a 	bl	8002454 <HAL_I2C_Master_Transmit>
 8000740:	4603      	mov	r3, r0
}
 8000742:	4618      	mov	r0, r3
 8000744:	3718      	adds	r7, #24
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <MIDI_HANDLER_init>:
bool pop_buffer();

// PUBLIC FUNCTIONS

uint32_t MIDI_HANDLER_init(const struct MIDI_HANDLER_config* cfg)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    if (!buffer_init(cfg->buffer, MIDI_BUFFER_LENGTH))
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff feb3 	bl	80004c8 <buffer_init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d102      	bne.n	800076e <MIDI_HANDLER_init+0x22>
    {
        return -1;
 8000768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800076c:	e004      	b.n	8000778 <MIDI_HANDLER_init+0x2c>
    }
    state.cfg = *cfg;
 800076e:	4a04      	ldr	r2, [pc, #16]	@ (8000780 <MIDI_HANDLER_init+0x34>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	6013      	str	r3, [r2, #0]

    return 0;
 8000776:	2300      	movs	r3, #0
}
 8000778:	4618      	mov	r0, r3
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20000078 	.word	0x20000078

08000784 <MIDI_HANDLER_get_event>:

uint32_t MIDI_HANDLER_get_event(MIDI_event* midi_event)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    size_t iteration_count = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]

    while (1 == pop_buffer())
 8000790:	e017      	b.n	80007c2 <MIDI_HANDLER_get_event+0x3e>
    {
        if (++iteration_count >= MIDI_BUFFER_LENGTH)
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3301      	adds	r3, #1
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800079e:	d305      	bcc.n	80007ac <MIDI_HANDLER_get_event+0x28>
        {
            // Something's wrong, we're stuck
            analyzed_status.stat = START_ANALYSIS;
 80007a0:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <MIDI_HANDLER_get_event+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
            return -1; // Error code
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007aa:	e010      	b.n	80007ce <MIDI_HANDLER_get_event+0x4a>
        }

        // will keep returning false when not all events are read
        if (midi_is_event_generated(midi_event))
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f000 f83f 	bl	8000830 <midi_is_event_generated>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d004      	beq.n	80007c2 <MIDI_HANDLER_get_event+0x3e>
        {
            // we reset the state and return that a midi event was succesfully generated!
            analyzed_status.stat = START_ANALYSIS;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MIDI_HANDLER_get_event+0x54>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
            return 1;
 80007be:	2301      	movs	r3, #1
 80007c0:	e005      	b.n	80007ce <MIDI_HANDLER_get_event+0x4a>
    while (1 == pop_buffer())
 80007c2:	f000 f821 	bl	8000808 <pop_buffer>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1e2      	bne.n	8000792 <MIDI_HANDLER_get_event+0xe>
        }
    }

    return 0;
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	2000007c 	.word	0x2000007c

080007dc <MIDI_HANDLER_push_buffer>:

bool MIDI_HANDLER_push_buffer(uint8_t* input)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
    return buffer_push(state.cfg.buffer, input) == BUFFER_SUCCESS;
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <MIDI_HANDLER_push_buffer+0x28>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	6879      	ldr	r1, [r7, #4]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fef7 	bl	80005de <buffer_push>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	bf0c      	ite	eq
 80007f6:	2301      	moveq	r3, #1
 80007f8:	2300      	movne	r3, #0
 80007fa:	b2db      	uxtb	r3, r3
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000078 	.word	0x20000078

08000808 <pop_buffer>:

bool pop_buffer()
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
    return buffer_pop(state.cfg.buffer, &midi_buffer) == BUFFER_SUCCESS;
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <pop_buffer+0x20>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4906      	ldr	r1, [pc, #24]	@ (800082c <pop_buffer+0x24>)
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff ff1a 	bl	800064c <buffer_pop>
 8000818:	4603      	mov	r3, r0
 800081a:	2b01      	cmp	r3, #1
 800081c:	bf0c      	ite	eq
 800081e:	2301      	moveq	r3, #1
 8000820:	2300      	movne	r3, #0
 8000822:	b2db      	uxtb	r3, r3
}
 8000824:	4618      	mov	r0, r3
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000078 	.word	0x20000078
 800082c:	20000080 	.word	0x20000080

08000830 <midi_is_event_generated>:

bool midi_is_event_generated(MIDI_event* midi_event)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    if (analyzed_status.stat == START_ANALYSIS)
 8000838:	4b40      	ldr	r3, [pc, #256]	@ (800093c <midi_is_event_generated+0x10c>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d147      	bne.n	80008d0 <midi_is_event_generated+0xa0>
    {
        const uint8_t upper_half_byte = midi_buffer & 0xF0;
 8000840:	4b3f      	ldr	r3, [pc, #252]	@ (8000940 <midi_is_event_generated+0x110>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	f023 030f 	bic.w	r3, r3, #15
 8000848:	73fb      	strb	r3, [r7, #15]
        const uint8_t lower_half_byte = midi_buffer & 0x0F;
 800084a:	4b3d      	ldr	r3, [pc, #244]	@ (8000940 <midi_is_event_generated+0x110>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	73bb      	strb	r3, [r7, #14]

        switch (upper_half_byte)
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	2bb0      	cmp	r3, #176	@ 0xb0
 8000858:	d025      	beq.n	80008a6 <midi_is_event_generated+0x76>
 800085a:	2bb0      	cmp	r3, #176	@ 0xb0
 800085c:	dc33      	bgt.n	80008c6 <midi_is_event_generated+0x96>
 800085e:	2b80      	cmp	r3, #128	@ 0x80
 8000860:	d011      	beq.n	8000886 <midi_is_event_generated+0x56>
 8000862:	2b90      	cmp	r3, #144	@ 0x90
 8000864:	d12f      	bne.n	80008c6 <midi_is_event_generated+0x96>
        {
        case 144: // Note On Message (0x90)
            midi_event->type = MSG_NOTE_ON;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2201      	movs	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
            analyzed_status.type = MSG_NOTE_ON;
 800086c:	4b33      	ldr	r3, [pc, #204]	@ (800093c <midi_is_event_generated+0x10c>)
 800086e:	2201      	movs	r2, #1
 8000870:	705a      	strb	r2, [r3, #1]
            analyzed_status.stat = WAIT_DATA1;
 8000872:	4b32      	ldr	r3, [pc, #200]	@ (800093c <midi_is_event_generated+0x10c>)
 8000874:	2201      	movs	r2, #1
 8000876:	701a      	strb	r2, [r3, #0]
            midi_event->channel = lower_half_byte;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	7bba      	ldrb	r2, [r7, #14]
 800087c:	705a      	strb	r2, [r3, #1]
            analyzed_status.channel = lower_half_byte;
 800087e:	4a2f      	ldr	r2, [pc, #188]	@ (800093c <midi_is_event_generated+0x10c>)
 8000880:	7bbb      	ldrb	r3, [r7, #14]
 8000882:	7093      	strb	r3, [r2, #2]
            break;
 8000884:	e052      	b.n	800092c <midi_is_event_generated+0xfc>
        case 128: // Note Off Message (0x80)
            midi_event->type = MSG_NOTE_OFF;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2202      	movs	r2, #2
 800088a:	701a      	strb	r2, [r3, #0]
            analyzed_status.type = MSG_NOTE_OFF;
 800088c:	4b2b      	ldr	r3, [pc, #172]	@ (800093c <midi_is_event_generated+0x10c>)
 800088e:	2202      	movs	r2, #2
 8000890:	705a      	strb	r2, [r3, #1]
            analyzed_status.stat = WAIT_DATA1;
 8000892:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <midi_is_event_generated+0x10c>)
 8000894:	2201      	movs	r2, #1
 8000896:	701a      	strb	r2, [r3, #0]
            midi_event->channel = lower_half_byte;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	7bba      	ldrb	r2, [r7, #14]
 800089c:	705a      	strb	r2, [r3, #1]
            analyzed_status.channel = lower_half_byte;
 800089e:	4a27      	ldr	r2, [pc, #156]	@ (800093c <midi_is_event_generated+0x10c>)
 80008a0:	7bbb      	ldrb	r3, [r7, #14]
 80008a2:	7093      	strb	r3, [r2, #2]
            break;
 80008a4:	e042      	b.n	800092c <midi_is_event_generated+0xfc>
        case 176: // Control Change (0xB)
            midi_event->type = MSG_CC;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2205      	movs	r2, #5
 80008aa:	701a      	strb	r2, [r3, #0]
            analyzed_status.type = MSG_CC;
 80008ac:	4b23      	ldr	r3, [pc, #140]	@ (800093c <midi_is_event_generated+0x10c>)
 80008ae:	2205      	movs	r2, #5
 80008b0:	705a      	strb	r2, [r3, #1]
            analyzed_status.stat = WAIT_DATA1;
 80008b2:	4b22      	ldr	r3, [pc, #136]	@ (800093c <midi_is_event_generated+0x10c>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	701a      	strb	r2, [r3, #0]
            midi_event->channel = lower_half_byte;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	7bba      	ldrb	r2, [r7, #14]
 80008bc:	705a      	strb	r2, [r3, #1]
            analyzed_status.channel = lower_half_byte;
 80008be:	4a1f      	ldr	r2, [pc, #124]	@ (800093c <midi_is_event_generated+0x10c>)
 80008c0:	7bbb      	ldrb	r3, [r7, #14]
 80008c2:	7093      	strb	r3, [r2, #2]
            break;
 80008c4:	e032      	b.n	800092c <midi_is_event_generated+0xfc>
        default:
            // reset the state if we don't understand what is happening
            analyzed_status.stat = START_ANALYSIS;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <midi_is_event_generated+0x10c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
            return false;
 80008cc:	2300      	movs	r3, #0
 80008ce:	e02e      	b.n	800092e <midi_is_event_generated+0xfe>
        }
    }
    else if (analyzed_status.stat == WAIT_DATA1)
 80008d0:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <midi_is_event_generated+0x10c>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d119      	bne.n	800090c <midi_is_event_generated+0xdc>
    {
        // push data into the first data_byte
        midi_event->data_byte[0] = (midi_buffer);
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <midi_is_event_generated+0x110>)
 80008da:	781a      	ldrb	r2, [r3, #0]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	709a      	strb	r2, [r3, #2]

        if (analyzed_status.type == MSG_NOTE_ON ||
 80008e0:	4b16      	ldr	r3, [pc, #88]	@ (800093c <midi_is_event_generated+0x10c>)
 80008e2:	785b      	ldrb	r3, [r3, #1]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d00b      	beq.n	8000900 <midi_is_event_generated+0xd0>
            analyzed_status.type == MSG_NOTE_OFF ||
 80008e8:	4b14      	ldr	r3, [pc, #80]	@ (800093c <midi_is_event_generated+0x10c>)
 80008ea:	785b      	ldrb	r3, [r3, #1]
        if (analyzed_status.type == MSG_NOTE_ON ||
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d007      	beq.n	8000900 <midi_is_event_generated+0xd0>
            analyzed_status.type == MSG_PITCH ||
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <midi_is_event_generated+0x10c>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
            analyzed_status.type == MSG_NOTE_OFF ||
 80008f4:	2b03      	cmp	r3, #3
 80008f6:	d003      	beq.n	8000900 <midi_is_event_generated+0xd0>
            analyzed_status.type == MSG_CC)
 80008f8:	4b10      	ldr	r3, [pc, #64]	@ (800093c <midi_is_event_generated+0x10c>)
 80008fa:	785b      	ldrb	r3, [r3, #1]
            analyzed_status.type == MSG_PITCH ||
 80008fc:	2b05      	cmp	r3, #5
 80008fe:	d103      	bne.n	8000908 <midi_is_event_generated+0xd8>
        {
            analyzed_status.stat = WAIT_DATA2;
 8000900:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <midi_is_event_generated+0x10c>)
 8000902:	2202      	movs	r2, #2
 8000904:	701a      	strb	r2, [r3, #0]
 8000906:	e011      	b.n	800092c <midi_is_event_generated+0xfc>
        }
        else
        {
            return true;
 8000908:	2301      	movs	r3, #1
 800090a:	e010      	b.n	800092e <midi_is_event_generated+0xfe>
        }
    }
    else if (analyzed_status.stat == WAIT_DATA2)
 800090c:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <midi_is_event_generated+0x10c>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b02      	cmp	r3, #2
 8000912:	d105      	bne.n	8000920 <midi_is_event_generated+0xf0>
    {
        midi_event->data_byte[1] = (midi_buffer);
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <midi_is_event_generated+0x110>)
 8000916:	781a      	ldrb	r2, [r3, #0]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	70da      	strb	r2, [r3, #3]
        return true;
 800091c:	2301      	movs	r3, #1
 800091e:	e006      	b.n	800092e <midi_is_event_generated+0xfe>
    }
    else if (analyzed_status.stat == END_ANALYSIS)
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <midi_is_event_generated+0x10c>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b04      	cmp	r3, #4
 8000926:	d101      	bne.n	800092c <midi_is_event_generated+0xfc>
    {
        return true;
 8000928:	2301      	movs	r3, #1
 800092a:	e000      	b.n	800092e <midi_is_event_generated+0xfe>
    }

    return false;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	2000007c 	.word	0x2000007c
 8000940:	20000080 	.word	0x20000080

08000944 <MIDI_PROCESSOR_init>:
void write();

// PUBLIC FUNCTIONS

uint8_t MIDI_PROCESSOR_init(const struct MIDI_PROCESSOR_config* cfg)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
    if (cfg == NULL)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d101      	bne.n	8000956 <MIDI_PROCESSOR_init+0x12>
    {
        return -1;
 8000952:	23ff      	movs	r3, #255	@ 0xff
 8000954:	e071      	b.n	8000a3a <MIDI_PROCESSOR_init+0xf6>
    }

    memset(&state, 0, sizeof(state));
 8000956:	f244 3290 	movw	r2, #17296	@ 0x4390
 800095a:	2100      	movs	r1, #0
 800095c:	4839      	ldr	r0, [pc, #228]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 800095e:	f004 f9fd 	bl	8004d5c <memset>
    state.cfg = *cfg;
 8000962:	4a38      	ldr	r2, [pc, #224]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4614      	mov	r4, r2
 8000968:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800096a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // used to track channel mode
    state.current_channel = 0x00;
 800096e:	4b35      	ldr	r3, [pc, #212]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 8000970:	2200      	movs	r2, #0
 8000972:	741a      	strb	r2, [r3, #16]
    state.event_log_index = 0;
 8000974:	4b33      	ldr	r3, [pc, #204]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 8000976:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800097a:	2200      	movs	r2, #0
 800097c:	f883 238c 	strb.w	r2, [r3, #908]	@ 0x38c

    for (int channel_idx = 0; channel_idx < 4; channel_idx++)
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
 8000984:	e033      	b.n	80009ee <MIDI_PROCESSOR_init+0xaa>
    {
        state.midi_processor_channel[channel_idx].channel = channel_idx;
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	b2d8      	uxtb	r0, r3
 800098a:	492e      	ldr	r1, [pc, #184]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 800098c:	697a      	ldr	r2, [r7, #20]
 800098e:	4613      	mov	r3, r2
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	4413      	add	r3, r2
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	440b      	add	r3, r1
 8000998:	3314      	adds	r3, #20
 800099a:	4602      	mov	r2, r0
 800099c:	701a      	strb	r2, [r3, #0]

        for (int note_idx = 0; note_idx < 4; note_idx++)
 800099e:	2300      	movs	r3, #0
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	e01e      	b.n	80009e2 <MIDI_PROCESSOR_init+0x9e>
        {
            state.midi_processor_channel[channel_idx].notes[note_idx].is_on = false;
 80009a4:	4827      	ldr	r0, [pc, #156]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	697a      	ldr	r2, [r7, #20]
 80009aa:	0119      	lsls	r1, r3, #4
 80009ac:	4613      	mov	r3, r2
 80009ae:	011b      	lsls	r3, r3, #4
 80009b0:	4413      	add	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	440b      	add	r3, r1
 80009b6:	4403      	add	r3, r0
 80009b8:	3318      	adds	r3, #24
 80009ba:	2200      	movs	r2, #0
 80009bc:	701a      	strb	r2, [r3, #0]
            state.midi_processor_channel[channel_idx].notes[note_idx].number = note_idx;
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	b2dc      	uxtb	r4, r3
 80009c2:	4820      	ldr	r0, [pc, #128]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	0119      	lsls	r1, r3, #4
 80009ca:	4613      	mov	r3, r2
 80009cc:	011b      	lsls	r3, r3, #4
 80009ce:	4413      	add	r3, r2
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	440b      	add	r3, r1
 80009d4:	4403      	add	r3, r0
 80009d6:	3319      	adds	r3, #25
 80009d8:	4622      	mov	r2, r4
 80009da:	701a      	strb	r2, [r3, #0]
        for (int note_idx = 0; note_idx < 4; note_idx++)
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	3301      	adds	r3, #1
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	2b03      	cmp	r3, #3
 80009e6:	dddd      	ble.n	80009a4 <MIDI_PROCESSOR_init+0x60>
    for (int channel_idx = 0; channel_idx < 4; channel_idx++)
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	3301      	adds	r3, #1
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	2b03      	cmp	r3, #3
 80009f2:	ddc8      	ble.n	8000986 <MIDI_PROCESSOR_init+0x42>
        }
    }

    for (int event_log = 0; event_log < 500; event_log++)
 80009f4:	2300      	movs	r3, #0
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	e01a      	b.n	8000a30 <MIDI_PROCESSOR_init+0xec>
    {
        state.event_log[event_log].channel = event_log;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	b2d8      	uxtb	r0, r3
 80009fe:	4911      	ldr	r1, [pc, #68]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	4613      	mov	r3, r2
 8000a04:	011b      	lsls	r3, r3, #4
 8000a06:	4413      	add	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	440b      	add	r3, r1
 8000a0c:	f203 1325 	addw	r3, r3, #293	@ 0x125
 8000a10:	4602      	mov	r2, r0
 8000a12:	701a      	strb	r2, [r3, #0]
        state.event_log[event_log].type = MSG_NOTHING;
 8000a14:	490b      	ldr	r1, [pc, #44]	@ (8000a44 <MIDI_PROCESSOR_init+0x100>)
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	011b      	lsls	r3, r3, #4
 8000a1c:	4413      	add	r3, r2
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	440b      	add	r3, r1
 8000a22:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
    for (int event_log = 0; event_log < 500; event_log++)
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a36:	dbe0      	blt.n	80009fa <MIDI_PROCESSOR_init+0xb6>
    }

    return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	371c      	adds	r7, #28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd90      	pop	{r4, r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000084 	.word	0x20000084

08000a48 <MIDI_PROCESSOR_handle_event>:

void MIDI_PROCESSOR_handle_event(MIDI_event* midi_event)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    state.event_log[state.event_log_index].type = midi_event->type;
 8000a50:	4b33      	ldr	r3, [pc, #204]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000a52:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000a56:	f893 338c 	ldrb.w	r3, [r3, #908]	@ 0x38c
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	7818      	ldrb	r0, [r3, #0]
 8000a60:	4a2f      	ldr	r2, [pc, #188]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000a62:	460b      	mov	r3, r1
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	440b      	add	r3, r1
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	4413      	add	r3, r2
 8000a6c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8000a70:	4602      	mov	r2, r0
 8000a72:	701a      	strb	r2, [r3, #0]
    state.event_log[state.event_log_index].data_byte[0] = midi_event->data_byte[0];
 8000a74:	4b2a      	ldr	r3, [pc, #168]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000a76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000a7a:	f893 338c 	ldrb.w	r3, [r3, #908]	@ 0x38c
 8000a7e:	4619      	mov	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7898      	ldrb	r0, [r3, #2]
 8000a84:	4a26      	ldr	r2, [pc, #152]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000a86:	460b      	mov	r3, r1
 8000a88:	011b      	lsls	r3, r3, #4
 8000a8a:	440b      	add	r3, r1
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	4413      	add	r3, r2
 8000a90:	f503 7393 	add.w	r3, r3, #294	@ 0x126
 8000a94:	4602      	mov	r2, r0
 8000a96:	701a      	strb	r2, [r3, #0]
    state.event_log[state.event_log_index].data_byte[1] = midi_event->data_byte[1];
 8000a98:	4b21      	ldr	r3, [pc, #132]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000a9a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000a9e:	f893 338c 	ldrb.w	r3, [r3, #908]	@ 0x38c
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	78d8      	ldrb	r0, [r3, #3]
 8000aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000aaa:	460b      	mov	r3, r1
 8000aac:	011b      	lsls	r3, r3, #4
 8000aae:	440b      	add	r3, r1
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	4413      	add	r3, r2
 8000ab4:	f203 1327 	addw	r3, r3, #295	@ 0x127
 8000ab8:	4602      	mov	r2, r0
 8000aba:	701a      	strb	r2, [r3, #0]
    state.event_log_index++;
 8000abc:	4b18      	ldr	r3, [pc, #96]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000abe:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000ac2:	f893 338c 	ldrb.w	r3, [r3, #908]	@ 0x38c
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <MIDI_PROCESSOR_handle_event+0xd8>)
 8000acc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000ad0:	f883 238c 	strb.w	r2, [r3, #908]	@ 0x38c
    switch (midi_event->type)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	2b04      	cmp	r3, #4
 8000adc:	d818      	bhi.n	8000b10 <MIDI_PROCESSOR_handle_event+0xc8>
 8000ade:	a201      	add	r2, pc, #4	@ (adr r2, 8000ae4 <MIDI_PROCESSOR_handle_event+0x9c>)
 8000ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae4:	08000af9 	.word	0x08000af9
 8000ae8:	08000b01 	.word	0x08000b01
 8000aec:	08000b11 	.word	0x08000b11
 8000af0:	08000b11 	.word	0x08000b11
 8000af4:	08000b09 	.word	0x08000b09
    {
    case MSG_NOTE_ON:
        MIDI_PROCESSOR_node_on(midi_event);
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f000 f813 	bl	8000b24 <MIDI_PROCESSOR_node_on>
        break;
 8000afe:	e008      	b.n	8000b12 <MIDI_PROCESSOR_handle_event+0xca>

    case MSG_NOTE_OFF:
        MIDI_PROCESSOR_node_off(midi_event);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f000 f89b 	bl	8000c3c <MIDI_PROCESSOR_node_off>
        break;
 8000b06:	e004      	b.n	8000b12 <MIDI_PROCESSOR_handle_event+0xca>

    case MSG_PITCH:
        // midi_handle_pitch(midi_event);
        break;
    case MSG_CC:
        MIDI_PROCESSOR_cc(midi_event);
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f000 f8e1 	bl	8000cd0 <MIDI_PROCESSOR_cc>
        break;
 8000b0e:	e000      	b.n	8000b12 <MIDI_PROCESSOR_handle_event+0xca>

    default:
        break;
 8000b10:	bf00      	nop
    }

    write();
 8000b12:	f000 f98b 	bl	8000e2c <write>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000084 	.word	0x20000084

08000b24 <MIDI_PROCESSOR_node_on>:


void MIDI_PROCESSOR_node_on(MIDI_event* midi_event)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
    const uint8_t note = midi_event->data_byte[0];
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	789b      	ldrb	r3, [r3, #2]
 8000b30:	74fb      	strb	r3, [r7, #19]
    const uint8_t velocity = midi_event->data_byte[1];
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	78db      	ldrb	r3, [r3, #3]
 8000b36:	74bb      	strb	r3, [r7, #18]

    const uint16_t voltage_pitch = midi_to_voltage(note);
 8000b38:	7cfb      	ldrb	r3, [r7, #19]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 f904 	bl	8000d48 <midi_to_voltage>
 8000b40:	4603      	mov	r3, r0
 8000b42:	823b      	strh	r3, [r7, #16]
    const uint16_t voltage_velocity = midi_to_voltage(velocity);
 8000b44:	7cbb      	ldrb	r3, [r7, #18]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 f8fe 	bl	8000d48 <midi_to_voltage>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	81fb      	strh	r3, [r7, #14]
    if (state.cfg.mode == MIDI_MODE_CHANNEL)
 8000b50:	4b39      	ldr	r3, [pc, #228]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000b52:	7b5b      	ldrb	r3, [r3, #13]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d130      	bne.n	8000bba <MIDI_PROCESSOR_node_on+0x96>
    {
        state.midi_processor_channel[midi_event->channel].notes[0].is_on = true;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	785b      	ldrb	r3, [r3, #1]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4a36      	ldr	r2, [pc, #216]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000b60:	460b      	mov	r3, r1
 8000b62:	011b      	lsls	r3, r3, #4
 8000b64:	440b      	add	r3, r1
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	4413      	add	r3, r2
 8000b6a:	3318      	adds	r3, #24
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	701a      	strb	r2, [r3, #0]
        state.midi_processor_channel[midi_event->channel].notes[0].note_value = note;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	785b      	ldrb	r3, [r3, #1]
 8000b74:	4619      	mov	r1, r3
 8000b76:	4a30      	ldr	r2, [pc, #192]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000b78:	460b      	mov	r3, r1
 8000b7a:	011b      	lsls	r3, r3, #4
 8000b7c:	440b      	add	r3, r1
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	4413      	add	r3, r2
 8000b82:	331a      	adds	r3, #26
 8000b84:	7cfa      	ldrb	r2, [r7, #19]
 8000b86:	701a      	strb	r2, [r3, #0]
        state.midi_processor_channel[midi_event->channel].notes[0].cv = voltage_pitch;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	785b      	ldrb	r3, [r3, #1]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	8a3a      	ldrh	r2, [r7, #16]
 8000b90:	4929      	ldr	r1, [pc, #164]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000b92:	4603      	mov	r3, r0
 8000b94:	011b      	lsls	r3, r3, #4
 8000b96:	4403      	add	r3, r0
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	440b      	add	r3, r1
 8000b9c:	331c      	adds	r3, #28
 8000b9e:	601a      	str	r2, [r3, #0]
        state.midi_processor_channel[midi_event->channel].notes[0].velocity = voltage_velocity;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	785b      	ldrb	r3, [r3, #1]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	89fa      	ldrh	r2, [r7, #14]
 8000ba8:	4923      	ldr	r1, [pc, #140]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000baa:	4603      	mov	r3, r0
 8000bac:	011b      	lsls	r3, r3, #4
 8000bae:	4403      	add	r3, r0
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	440b      	add	r3, r1
 8000bb4:	3320      	adds	r3, #32
 8000bb6:	601a      	str	r2, [r3, #0]
                state.midi_processor_channel[0].notes[note_idx].velocity = voltage_velocity;
                break;
            }
        }
    }
}
 8000bb8:	e039      	b.n	8000c2e <MIDI_PROCESSOR_node_on+0x10a>
    else if (state.cfg.mode == MIDI_MODE_POLY)
 8000bba:	4b1f      	ldr	r3, [pc, #124]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000bbc:	7b5b      	ldrb	r3, [r3, #13]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d135      	bne.n	8000c2e <MIDI_PROCESSOR_node_on+0x10a>
        for (int note_idx = 0; note_idx < 4; note_idx++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	e02f      	b.n	8000c28 <MIDI_PROCESSOR_node_on+0x104>
            if (state.midi_processor_channel[0].notes[note_idx].is_on == false)
 8000bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	4413      	add	r3, r2
 8000bd2:	3308      	adds	r3, #8
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	f083 0301 	eor.w	r3, r3, #1
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d020      	beq.n	8000c22 <MIDI_PROCESSOR_node_on+0xfe>
                state.midi_processor_channel[0].notes[note_idx].is_on = true;
 8000be0:	4a15      	ldr	r2, [pc, #84]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	011b      	lsls	r3, r3, #4
 8000be8:	4413      	add	r3, r2
 8000bea:	3308      	adds	r3, #8
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
                state.midi_processor_channel[0].notes[note_idx].note_value = note;
 8000bf0:	4a11      	ldr	r2, [pc, #68]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	011b      	lsls	r3, r3, #4
 8000bf8:	4413      	add	r3, r2
 8000bfa:	330a      	adds	r3, #10
 8000bfc:	7cfa      	ldrb	r2, [r7, #19]
 8000bfe:	701a      	strb	r2, [r3, #0]
                state.midi_processor_channel[0].notes[note_idx].cv = voltage_pitch;
 8000c00:	8a3a      	ldrh	r2, [r7, #16]
 8000c02:	490d      	ldr	r1, [pc, #52]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	3301      	adds	r3, #1
 8000c08:	011b      	lsls	r3, r3, #4
 8000c0a:	440b      	add	r3, r1
 8000c0c:	330c      	adds	r3, #12
 8000c0e:	601a      	str	r2, [r3, #0]
                state.midi_processor_channel[0].notes[note_idx].velocity = voltage_velocity;
 8000c10:	89fa      	ldrh	r2, [r7, #14]
 8000c12:	4909      	ldr	r1, [pc, #36]	@ (8000c38 <MIDI_PROCESSOR_node_on+0x114>)
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	011b      	lsls	r3, r3, #4
 8000c18:	440b      	add	r3, r1
 8000c1a:	3320      	adds	r3, #32
 8000c1c:	601a      	str	r2, [r3, #0]
                break;
 8000c1e:	bf00      	nop
}
 8000c20:	e005      	b.n	8000c2e <MIDI_PROCESSOR_node_on+0x10a>
        for (int note_idx = 0; note_idx < 4; note_idx++)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3301      	adds	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	ddcc      	ble.n	8000bc8 <MIDI_PROCESSOR_node_on+0xa4>
}
 8000c2e:	bf00      	nop
 8000c30:	3718      	adds	r7, #24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000084 	.word	0x20000084

08000c3c <MIDI_PROCESSOR_node_off>:

void MIDI_PROCESSOR_node_off(MIDI_event* midi_event)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
    const uint8_t note = midi_event->data_byte[0];
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	789b      	ldrb	r3, [r3, #2]
 8000c48:	72fb      	strb	r3, [r7, #11]
    
    if (state.cfg.mode == MIDI_MODE_CHANNEL)
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000c4c:	7b5b      	ldrb	r3, [r3, #13]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <MIDI_PROCESSOR_node_off+0x30>
    {
        state.midi_processor_channel[midi_event->channel].notes[0].is_on = false;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	785b      	ldrb	r3, [r3, #1]
 8000c56:	4619      	mov	r1, r3
 8000c58:	4a1c      	ldr	r2, [pc, #112]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	011b      	lsls	r3, r3, #4
 8000c5e:	440b      	add	r3, r1
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	4413      	add	r3, r2
 8000c64:	3318      	adds	r3, #24
 8000c66:	2200      	movs	r2, #0
 8000c68:	701a      	strb	r2, [r3, #0]
                state.midi_processor_channel[0].notes[note_idx].is_on = false;
                break;
            }
        }
    }
}
 8000c6a:	e029      	b.n	8000cc0 <MIDI_PROCESSOR_node_off+0x84>
    else if (state.cfg.mode == MIDI_MODE_POLY)
 8000c6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000c6e:	7b5b      	ldrb	r3, [r3, #13]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d125      	bne.n	8000cc0 <MIDI_PROCESSOR_node_off+0x84>
        for (int note_idx = 0; note_idx < 4; note_idx++)
 8000c74:	2300      	movs	r3, #0
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	e01f      	b.n	8000cba <MIDI_PROCESSOR_node_off+0x7e>
            if (state.midi_processor_channel[0].notes[note_idx].note_value == note
 8000c7a:	4a14      	ldr	r2, [pc, #80]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	011b      	lsls	r3, r3, #4
 8000c82:	4413      	add	r3, r2
 8000c84:	330a      	adds	r3, #10
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	7afa      	ldrb	r2, [r7, #11]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d112      	bne.n	8000cb4 <MIDI_PROCESSOR_node_off+0x78>
                && state.midi_processor_channel[0].notes[note_idx].is_on == true)
 8000c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3301      	adds	r3, #1
 8000c94:	011b      	lsls	r3, r3, #4
 8000c96:	4413      	add	r3, r2
 8000c98:	3308      	adds	r3, #8
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d009      	beq.n	8000cb4 <MIDI_PROCESSOR_node_off+0x78>
                state.midi_processor_channel[0].notes[note_idx].is_on = false;
 8000ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <MIDI_PROCESSOR_node_off+0x90>)
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	011b      	lsls	r3, r3, #4
 8000ca8:	4413      	add	r3, r2
 8000caa:	3308      	adds	r3, #8
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
                break;
 8000cb0:	bf00      	nop
}
 8000cb2:	e005      	b.n	8000cc0 <MIDI_PROCESSOR_node_off+0x84>
        for (int note_idx = 0; note_idx < 4; note_idx++)
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	2b03      	cmp	r3, #3
 8000cbe:	dddc      	ble.n	8000c7a <MIDI_PROCESSOR_node_off+0x3e>
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	20000084 	.word	0x20000084

08000cd0 <MIDI_PROCESSOR_cc>:

void MIDI_PROCESSOR_cc(MIDI_event* midi_event)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
    const uint8_t control_message = midi_event->data_byte[0];
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	789b      	ldrb	r3, [r3, #2]
 8000cdc:	72fb      	strb	r3, [r7, #11]
    switch (control_message)
 8000cde:	7afb      	ldrb	r3, [r7, #11]
 8000ce0:	2b7b      	cmp	r3, #123	@ 0x7b
 8000ce2:	d126      	bne.n	8000d32 <MIDI_PROCESSOR_cc+0x62>
    {
    case CC_ALL_NOTES_OFF:
        if (state.cfg.mode == MIDI_MODE_CHANNEL)
 8000ce4:	4b17      	ldr	r3, [pc, #92]	@ (8000d44 <MIDI_PROCESSOR_cc+0x74>)
 8000ce6:	7b5b      	ldrb	r3, [r3, #13]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d10c      	bne.n	8000d06 <MIDI_PROCESSOR_cc+0x36>
        {
            state.midi_processor_channel[midi_event->channel].notes[0].is_on = false;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	785b      	ldrb	r3, [r3, #1]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4a14      	ldr	r2, [pc, #80]	@ (8000d44 <MIDI_PROCESSOR_cc+0x74>)
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	011b      	lsls	r3, r3, #4
 8000cf8:	440b      	add	r3, r1
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	4413      	add	r3, r2
 8000cfe:	3318      	adds	r3, #24
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
            for (int note_idx = 0; note_idx < 4; note_idx++)
            {
                state.midi_processor_channel[0].notes[note_idx].is_on = false;
            }
        }
        break;
 8000d04:	e017      	b.n	8000d36 <MIDI_PROCESSOR_cc+0x66>
        else if (state.cfg.mode == MIDI_MODE_POLY)
 8000d06:	4b0f      	ldr	r3, [pc, #60]	@ (8000d44 <MIDI_PROCESSOR_cc+0x74>)
 8000d08:	7b5b      	ldrb	r3, [r3, #13]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d113      	bne.n	8000d36 <MIDI_PROCESSOR_cc+0x66>
            for (int note_idx = 0; note_idx < 4; note_idx++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	e00a      	b.n	8000d2a <MIDI_PROCESSOR_cc+0x5a>
                state.midi_processor_channel[0].notes[note_idx].is_on = false;
 8000d14:	4a0b      	ldr	r2, [pc, #44]	@ (8000d44 <MIDI_PROCESSOR_cc+0x74>)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	011b      	lsls	r3, r3, #4
 8000d1c:	4413      	add	r3, r2
 8000d1e:	3308      	adds	r3, #8
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]
            for (int note_idx = 0; note_idx < 4; note_idx++)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2b03      	cmp	r3, #3
 8000d2e:	ddf1      	ble.n	8000d14 <MIDI_PROCESSOR_cc+0x44>
        break;
 8000d30:	e001      	b.n	8000d36 <MIDI_PROCESSOR_cc+0x66>
    default:
        // No idea what the message is, so don't even try
        break;
 8000d32:	bf00      	nop
 8000d34:	e000      	b.n	8000d38 <MIDI_PROCESSOR_cc+0x68>
        break;
 8000d36:	bf00      	nop
    }
}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	20000084 	.word	0x20000084

08000d48 <midi_to_voltage>:

uint16_t midi_to_voltage(uint8_t midi_note)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
    // Ensure MIDI note is within valid range (0-127)
    if (midi_note > 127)
 8000d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	da01      	bge.n	8000d5e <midi_to_voltage+0x16>
    {
        midi_note = 127;
 8000d5a:	237f      	movs	r3, #127	@ 0x7f
 8000d5c:	71fb      	strb	r3, [r7, #7]
    }

    // Convert MIDI note to voltage (0-2000) [amplified by 4x gain]
    // 2000 / 127  15.748, but we'll use 15.75 for integer math
    const uint16_t voltage = (uint32_t)midi_note * 2000 / 127;
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000d64:	fb03 f202 	mul.w	r2, r3, r2
 8000d68:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <midi_to_voltage+0x40>)
 8000d6a:	fba3 1302 	umull	r1, r3, r3, r2
 8000d6e:	1ad2      	subs	r2, r2, r3
 8000d70:	0852      	lsrs	r2, r2, #1
 8000d72:	4413      	add	r3, r2
 8000d74:	099b      	lsrs	r3, r3, #6
 8000d76:	81fb      	strh	r3, [r7, #14]

    return voltage;
 8000d78:	89fb      	ldrh	r3, [r7, #14]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	02040811 	.word	0x02040811

08000d8c <gate_to_gpio_port>:

GPIO_TypeDef* gate_to_gpio_port(uint8_t gate)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    switch (gate)
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b03      	cmp	r3, #3
 8000d9a:	d813      	bhi.n	8000dc4 <gate_to_gpio_port+0x38>
 8000d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000da4 <gate_to_gpio_port+0x18>)
 8000d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da2:	bf00      	nop
 8000da4:	08000db5 	.word	0x08000db5
 8000da8:	08000db9 	.word	0x08000db9
 8000dac:	08000dbd 	.word	0x08000dbd
 8000db0:	08000dc1 	.word	0x08000dc1
    {
    case 0:
        return GATE_1_OUT_GPIO_Port;
 8000db4:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <gate_to_gpio_port+0x48>)
 8000db6:	e007      	b.n	8000dc8 <gate_to_gpio_port+0x3c>
    case 1:
        return GATE_2_OUT_GPIO_Port;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <gate_to_gpio_port+0x48>)
 8000dba:	e005      	b.n	8000dc8 <gate_to_gpio_port+0x3c>
    case 2:
        return GATE_3_OUT_GPIO_Port;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <gate_to_gpio_port+0x48>)
 8000dbe:	e003      	b.n	8000dc8 <gate_to_gpio_port+0x3c>
    case 3:
        return GATE_4_OUT_GPIO_Port;
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <gate_to_gpio_port+0x48>)
 8000dc2:	e001      	b.n	8000dc8 <gate_to_gpio_port+0x3c>
    default: break;
 8000dc4:	bf00      	nop
    }
    return GATE_1_OUT_GPIO_Port;
 8000dc6:	4b03      	ldr	r3, [pc, #12]	@ (8000dd4 <gate_to_gpio_port+0x48>)
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	40020400 	.word	0x40020400

08000dd8 <gate_to_gpio_pin>:

uint16_t gate_to_gpio_pin(uint8_t gate)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
    switch (gate)
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d817      	bhi.n	8000e18 <gate_to_gpio_pin+0x40>
 8000de8:	a201      	add	r2, pc, #4	@ (adr r2, 8000df0 <gate_to_gpio_pin+0x18>)
 8000dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dee:	bf00      	nop
 8000df0:	08000e01 	.word	0x08000e01
 8000df4:	08000e07 	.word	0x08000e07
 8000df8:	08000e0d 	.word	0x08000e0d
 8000dfc:	08000e13 	.word	0x08000e13
    {
    case 0:
        return GATE_1_OUT_Pin;
 8000e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e04:	e00b      	b.n	8000e1e <gate_to_gpio_pin+0x46>
    case 1:
        return GATE_2_OUT_Pin;
 8000e06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e0a:	e008      	b.n	8000e1e <gate_to_gpio_pin+0x46>
    case 2:
        return GATE_3_OUT_Pin;
 8000e0c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e10:	e005      	b.n	8000e1e <gate_to_gpio_pin+0x46>
    case 3:
        return GATE_4_OUT_Pin;
 8000e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e16:	e002      	b.n	8000e1e <gate_to_gpio_pin+0x46>
    default: break;
 8000e18:	bf00      	nop
    }
    return -1;
 8000e1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <write>:


void write()
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b09b      	sub	sp, #108	@ 0x6c
 8000e30:	af02      	add	r7, sp, #8
    switch (state.cfg.mode)
 8000e32:	4b69      	ldr	r3, [pc, #420]	@ (8000fd8 <write+0x1ac>)
 8000e34:	7b5b      	ldrb	r3, [r3, #13]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	f000 80c6 	beq.w	8000fc8 <write+0x19c>
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	f300 80c5 	bgt.w	8000fcc <write+0x1a0>
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <write+0x20>
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d060      	beq.n	8000f0c <write+0xe0>
        //                   state.midi_processor_channel[0].notes[3].mod);
        break;
    case MIDI_MODE_SEQUENCE:
        break;
    default:
        break;
 8000e4a:	e0bf      	b.n	8000fcc <write+0x1a0>
        for (channel_idx = 0; channel_idx < 4; channel_idx++)
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000e50:	e044      	b.n	8000edc <write+0xb0>
            const MIDI_PROCESSOR_channel midi_channel = state.midi_processor_channel[channel_idx];
 8000e52:	4961      	ldr	r1, [pc, #388]	@ (8000fd8 <write+0x1ac>)
 8000e54:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000e56:	4613      	mov	r3, r2
 8000e58:	011b      	lsls	r3, r3, #4
 8000e5a:	4413      	add	r3, r2
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	440b      	add	r3, r1
 8000e60:	3310      	adds	r3, #16
 8000e62:	1d38      	adds	r0, r7, #4
 8000e64:	3304      	adds	r3, #4
 8000e66:	2244      	movs	r2, #68	@ 0x44
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f003 ffbb 	bl	8004de4 <memcpy>
            GPIO_TypeDef* port = gate_to_gpio_port(midi_channel.channel);
 8000e6e:	793b      	ldrb	r3, [r7, #4]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ff8b 	bl	8000d8c <gate_to_gpio_port>
 8000e76:	64f8      	str	r0, [r7, #76]	@ 0x4c
            const uint16_t pin = gate_to_gpio_pin(midi_channel.channel);
 8000e78:	793b      	ldrb	r3, [r7, #4]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ffac 	bl	8000dd8 <gate_to_gpio_pin>
 8000e80:	4603      	mov	r3, r0
 8000e82:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8000e86:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000e8e:	f001 f96b 	bl	8002168 <HAL_GPIO_ReadPin>
 8000e92:	4603      	mov	r3, r0
 8000e94:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
                if (midi_channel.notes[0].is_on && state == GPIO_PIN_RESET)
 8000e98:	7a3b      	ldrb	r3, [r7, #8]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00a      	beq.n	8000eb4 <write+0x88>
 8000e9e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d106      	bne.n	8000eb4 <write+0x88>
                    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8000ea6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000eb0:	f001 f972 	bl	8002198 <HAL_GPIO_WritePin>
                if (!midi_channel.notes[0].is_on && state == GPIO_PIN_SET)
 8000eb4:	7a3b      	ldrb	r3, [r7, #8]
 8000eb6:	f083 0301 	eor.w	r3, r3, #1
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00a      	beq.n	8000ed6 <write+0xaa>
 8000ec0:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d106      	bne.n	8000ed6 <write+0xaa>
                    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8000ec8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4619      	mov	r1, r3
 8000ed0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000ed2:	f001 f961 	bl	8002198 <HAL_GPIO_WritePin>
        for (channel_idx = 0; channel_idx < 4; channel_idx++)
 8000ed6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ed8:	3301      	adds	r3, #1
 8000eda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000edc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	ddb7      	ble.n	8000e52 <write+0x26>
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd8 <write+0x1ac>)
 8000ee4:	6818      	ldr	r0, [r3, #0]
                          state.midi_processor_channel[0].notes[0].cv,
 8000ee6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fd8 <write+0x1ac>)
 8000ee8:	69db      	ldr	r3, [r3, #28]
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000eea:	b299      	uxth	r1, r3
                          state.midi_processor_channel[1].notes[0].cv,
 8000eec:	4b3a      	ldr	r3, [pc, #232]	@ (8000fd8 <write+0x1ac>)
 8000eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000ef0:	b29a      	uxth	r2, r3
                          state.midi_processor_channel[2].notes[0].cv,
 8000ef2:	4b39      	ldr	r3, [pc, #228]	@ (8000fd8 <write+0x1ac>)
 8000ef4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000ef8:	b29c      	uxth	r4, r3
                          state.midi_processor_channel[3].notes[0].cv);
 8000efa:	4b37      	ldr	r3, [pc, #220]	@ (8000fd8 <write+0x1ac>)
 8000efc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	4623      	mov	r3, r4
 8000f06:	f7ff fbd8 	bl	80006ba <MCP4728_FastWrite>
        break;
 8000f0a:	e060      	b.n	8000fce <write+0x1a2>
        for (note_idx = 0; note_idx < 4; note_idx++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000f10:	e044      	b.n	8000f9c <write+0x170>
            GPIO_TypeDef* port = gate_to_gpio_port(note_idx);
 8000f12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ff38 	bl	8000d8c <gate_to_gpio_port>
 8000f1c:	6578      	str	r0, [r7, #84]	@ 0x54
            const uint16_t pin = gate_to_gpio_pin(note_idx);
 8000f1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff58 	bl	8000dd8 <gate_to_gpio_pin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
                GPIO_PinState gpio_state = HAL_GPIO_ReadPin(port, pin);
 8000f2e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000f32:	4619      	mov	r1, r3
 8000f34:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000f36:	f001 f917 	bl	8002168 <HAL_GPIO_ReadPin>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                if (state.midi_processor_channel[0].notes[note_idx].is_on && gpio_state == GPIO_PIN_RESET)
 8000f40:	4a25      	ldr	r2, [pc, #148]	@ (8000fd8 <write+0x1ac>)
 8000f42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f44:	3301      	adds	r3, #1
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	4413      	add	r3, r2
 8000f4a:	3308      	adds	r3, #8
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00a      	beq.n	8000f68 <write+0x13c>
 8000f52:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d106      	bne.n	8000f68 <write+0x13c>
                    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8000f5a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000f5e:	2201      	movs	r2, #1
 8000f60:	4619      	mov	r1, r3
 8000f62:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000f64:	f001 f918 	bl	8002198 <HAL_GPIO_WritePin>
                if (!state.midi_processor_channel[0].notes[note_idx].is_on && gpio_state == GPIO_PIN_SET)
 8000f68:	4a1b      	ldr	r2, [pc, #108]	@ (8000fd8 <write+0x1ac>)
 8000f6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	011b      	lsls	r3, r3, #4
 8000f70:	4413      	add	r3, r2
 8000f72:	3308      	adds	r3, #8
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	f083 0301 	eor.w	r3, r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d00a      	beq.n	8000f96 <write+0x16a>
 8000f80:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d106      	bne.n	8000f96 <write+0x16a>
                    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8000f88:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	4619      	mov	r1, r3
 8000f90:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000f92:	f001 f901 	bl	8002198 <HAL_GPIO_WritePin>
        for (note_idx = 0; note_idx < 4; note_idx++)
 8000f96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f98:	3301      	adds	r3, #1
 8000f9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000f9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	ddb7      	ble.n	8000f12 <write+0xe6>
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <write+0x1ac>)
 8000fa4:	6818      	ldr	r0, [r3, #0]
                          state.midi_processor_channel[0].notes[0].cv,
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <write+0x1ac>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000faa:	b299      	uxth	r1, r3
                          state.midi_processor_channel[0].notes[1].cv,
 8000fac:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <write+0x1ac>)
 8000fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000fb0:	b29a      	uxth	r2, r3
                          state.midi_processor_channel[0].notes[2].cv,
 8000fb2:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <write+0x1ac>)
 8000fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000fb6:	b29c      	uxth	r4, r3
                          state.midi_processor_channel[0].notes[3].cv);
 8000fb8:	4b07      	ldr	r3, [pc, #28]	@ (8000fd8 <write+0x1ac>)
 8000fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
        MCP4728_FastWrite(state.cfg.cv_dac1,
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	4623      	mov	r3, r4
 8000fc2:	f7ff fb7a 	bl	80006ba <MCP4728_FastWrite>
        break;
 8000fc6:	e002      	b.n	8000fce <write+0x1a2>
        break;
 8000fc8:	bf00      	nop
 8000fca:	e000      	b.n	8000fce <write+0x1a2>
        break;
 8000fcc:	bf00      	nop
    }
}
 8000fce:	bf00      	nop
 8000fd0:	3764      	adds	r7, #100	@ 0x64
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd90      	pop	{r4, r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000084 	.word	0x20000084

08000fdc <HAL_UART_RxCpltCallback>:

/*
 * This is the interrupt handler. Make sure that the USART global interrupt is enabled in the IOC
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart1.Instance)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <HAL_UART_RxCpltCallback+0x2c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d107      	bne.n	8001000 <HAL_UART_RxCpltCallback+0x24>
    {
        MIDI_HANDLER_push_buffer(&midi_received_buf);
 8000ff0:	4806      	ldr	r0, [pc, #24]	@ (800100c <HAL_UART_RxCpltCallback+0x30>)
 8000ff2:	f7ff fbf3 	bl	80007dc <MIDI_HANDLER_push_buffer>
        HAL_UART_Receive_IT(&huart1, &midi_received_buf, 1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	4904      	ldr	r1, [pc, #16]	@ (800100c <HAL_UART_RxCpltCallback+0x30>)
 8000ffa:	4803      	ldr	r0, [pc, #12]	@ (8001008 <HAL_UART_RxCpltCallback+0x2c>)
 8000ffc:	f002 fecc 	bl	8003d98 <HAL_UART_Receive_IT>
    }
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20004578 	.word	0x20004578
 800100c:	200045c0 	.word	0x200045c0

08001010 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart1);
 8001014:	4802      	ldr	r0, [pc, #8]	@ (8001020 <USART2_IRQHandler+0x10>)
 8001016:	f002 fee5 	bl	8003de4 <HAL_UART_IRQHandler>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20004578 	.word	0x20004578

08001024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b092      	sub	sp, #72	@ 0x48
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102a:	f000 fcdf 	bl	80019ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102e:	f000 f863 	bl	80010f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001032:	f000 f9ff 	bl	8001434 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001036:	f000 f8c9 	bl	80011cc <MX_I2C1_Init>
  MX_I2C2_Init();
 800103a:	f000 f8f5 	bl	8001228 <MX_I2C2_Init>
  MX_I2C3_Init();
 800103e:	f000 f921 	bl	8001284 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001042:	f000 f9c3 	bl	80013cc <MX_USART1_UART_Init>
  MX_RTC_Init();
 8001046:	f000 f94b 	bl	80012e0 <MX_RTC_Init>
  MX_TIM1_Init();
 800104a:	f000 f96f 	bl	800132c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

    // Delay to let things settle before user init
    HAL_Delay(250);
 800104e:	20fa      	movs	r0, #250	@ 0xfa
 8001050:	f000 fd3e 	bl	8001ad0 <HAL_Delay>

    /*
     * Initialize all the I2C devices for DAC
    */
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001054:	4823      	ldr	r0, [pc, #140]	@ (80010e4 <main+0xc0>)
 8001056:	f001 f8b9 	bl	80021cc <HAL_I2C_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <main+0x40>
    {
        Error_Handler();
 8001060:	f000 fa58 	bl	8001514 <Error_Handler>
    }
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001064:	4820      	ldr	r0, [pc, #128]	@ (80010e8 <main+0xc4>)
 8001066:	f001 f8b1 	bl	80021cc <HAL_I2C_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <main+0x50>
    {
        Error_Handler();
 8001070:	f000 fa50 	bl	8001514 <Error_Handler>
    }
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001074:	481d      	ldr	r0, [pc, #116]	@ (80010ec <main+0xc8>)
 8001076:	f001 f8a9 	bl	80021cc <HAL_I2C_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <main+0x60>
    {
        Error_Handler();
 8001080:	f000 fa48 	bl	8001514 <Error_Handler>
     * Set up the MIDI Handler that will process all incoming MIDI messages and convert them into MIDI events
     */
    Buffer rx_buffer;

    struct MIDI_HANDLER_config midi_handler_config;
    midi_handler_config.buffer = &rx_buffer;
 8001084:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001088:	63bb      	str	r3, [r7, #56]	@ 0x38

    MIDI_HANDLER_init(&midi_handler_config);
 800108a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fb5c 	bl	800074c <MIDI_HANDLER_init>

    /*
     * Set up the MIDI Processor, that will convert the midi event into output over the DAC/Gates
     */
    struct MIDI_PROCESSOR_config midi_processor_config;
    midi_processor_config.cv_dac1 = &hi2c1;
 8001094:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <main+0xc0>)
 8001096:	62bb      	str	r3, [r7, #40]	@ 0x28
    midi_processor_config.vel_dac2 = &hi2c2;
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <main+0xc4>)
 800109a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    midi_processor_config.mod_dac3 = &hi2c3;
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <main+0xc8>)
 800109e:	633b      	str	r3, [r7, #48]	@ 0x30
    midi_processor_config.mode = MIDI_MODE_POLY;
 80010a0:	2301      	movs	r3, #1
 80010a2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    midi_processor_config.available_channels = 0b00001111;
 80010a6:	230f      	movs	r3, #15
 80010a8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    MIDI_PROCESSOR_init(&midi_processor_config);
 80010ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fc47 	bl	8000944 <MIDI_PROCESSOR_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    // Start the first receive operation
    HAL_UART_Receive_IT(&huart1, &midi_received_buf, 1);
 80010b6:	2201      	movs	r2, #1
 80010b8:	490d      	ldr	r1, [pc, #52]	@ (80010f0 <main+0xcc>)
 80010ba:	480e      	ldr	r0, [pc, #56]	@ (80010f4 <main+0xd0>)
 80010bc:	f002 fe6c 	bl	8003d98 <HAL_UART_Receive_IT>

    // Delay to let things set up
    HAL_Delay(250);
 80010c0:	20fa      	movs	r0, #250	@ 0xfa
 80010c2:	f000 fd05 	bl	8001ad0 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

        // if there is an event
        if (MIDI_HANDLER_get_event(&midi_event) > 0)
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fb5b 	bl	8000784 <MIDI_HANDLER_get_event>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0f8      	beq.n	80010c6 <main+0xa2>
        {
            // process the midi event
            MIDI_PROCESSOR_handle_event(&midi_event);
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fcb6 	bl	8000a48 <MIDI_PROCESSOR_handle_event>
            // short delay to ensure all events got settled
            HAL_Delay(1);
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 fcf7 	bl	8001ad0 <HAL_Delay>
    {
 80010e2:	e7f0      	b.n	80010c6 <main+0xa2>
 80010e4:	20004414 	.word	0x20004414
 80010e8:	20004468 	.word	0x20004468
 80010ec:	200044bc 	.word	0x200044bc
 80010f0:	200045c0 	.word	0x200045c0
 80010f4:	20004578 	.word	0x20004578

080010f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b094      	sub	sp, #80	@ 0x50
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	2230      	movs	r2, #48	@ 0x30
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f003 fe28 	bl	8004d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	4b28      	ldr	r3, [pc, #160]	@ (80011c4 <SystemClock_Config+0xcc>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	4a27      	ldr	r2, [pc, #156]	@ (80011c4 <SystemClock_Config+0xcc>)
 8001126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112a:	6413      	str	r3, [r2, #64]	@ 0x40
 800112c:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <SystemClock_Config+0xcc>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <SystemClock_Config+0xd0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a21      	ldr	r2, [pc, #132]	@ (80011c8 <SystemClock_Config+0xd0>)
 8001142:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <SystemClock_Config+0xd0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001154:	2309      	movs	r3, #9
 8001156:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001158:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800115e:	2301      	movs	r3, #1
 8001160:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001162:	2302      	movs	r3, #2
 8001164:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001166:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 800116c:	230a      	movs	r3, #10
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001170:	2350      	movs	r3, #80	@ 0x50
 8001172:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001174:	2304      	movs	r3, #4
 8001176:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001178:	2304      	movs	r3, #4
 800117a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	4618      	mov	r0, r3
 8001182:	f001 fcc1 	bl	8002b08 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800118c:	f000 f9c2 	bl	8001514 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001194:	2302      	movs	r3, #2
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2101      	movs	r1, #1
 80011aa:	4618      	mov	r0, r3
 80011ac:	f001 ff24 	bl	8002ff8 <HAL_RCC_ClockConfig>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011b6:	f000 f9ad 	bl	8001514 <Error_Handler>
  }
}
 80011ba:	bf00      	nop
 80011bc:	3750      	adds	r7, #80	@ 0x50
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_I2C1_Init+0x50>)
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <MX_I2C1_Init+0x54>)
 80011d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_I2C1_Init+0x50>)
 80011d8:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <MX_I2C1_Init+0x58>)
 80011da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_I2C1_Init+0x50>)
 80011ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	@ (800121c <MX_I2C1_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_I2C1_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	@ (800121c <MX_I2C1_Init+0x50>)
 800120a:	f000 ffdf 	bl	80021cc <HAL_I2C_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001214:	f000 f97e 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20004414 	.word	0x20004414
 8001220:	40005400 	.word	0x40005400
 8001224:	00061a80 	.word	0x00061a80

08001228 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800122c:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <MX_I2C2_Init+0x50>)
 800122e:	4a13      	ldr	r2, [pc, #76]	@ (800127c <MX_I2C2_Init+0x54>)
 8001230:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001234:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <MX_I2C2_Init+0x58>)
 8001236:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <MX_I2C2_Init+0x50>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001240:	2200      	movs	r2, #0
 8001242:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001246:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800124a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800124c:	4b0a      	ldr	r3, [pc, #40]	@ (8001278 <MX_I2C2_Init+0x50>)
 800124e:	2200      	movs	r2, #0
 8001250:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001258:	4b07      	ldr	r3, [pc, #28]	@ (8001278 <MX_I2C2_Init+0x50>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001260:	2200      	movs	r2, #0
 8001262:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001266:	f000 ffb1 	bl	80021cc <HAL_I2C_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001270:	f000 f950 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20004468 	.word	0x20004468
 800127c:	40005800 	.word	0x40005800
 8001280:	000186a0 	.word	0x000186a0

08001284 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <MX_I2C3_Init+0x50>)
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <MX_I2C3_Init+0x54>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_I2C3_Init+0x50>)
 8001290:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <MX_I2C3_Init+0x58>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_I2C3_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_I2C3_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012c2:	f000 ff83 	bl	80021cc <HAL_I2C_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012cc:	f000 f922 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200044bc 	.word	0x200044bc
 80012d8:	40005c00 	.word	0x40005c00
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_RTC_Init+0x44>)
 80012e6:	4a10      	ldr	r2, [pc, #64]	@ (8001328 <MX_RTC_Init+0x48>)
 80012e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <MX_RTC_Init+0x44>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <MX_RTC_Init+0x44>)
 80012f2:	227f      	movs	r2, #127	@ 0x7f
 80012f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <MX_RTC_Init+0x44>)
 80012f8:	22ff      	movs	r2, #255	@ 0xff
 80012fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <MX_RTC_Init+0x44>)
 80012fe:	2200      	movs	r2, #0
 8001300:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001302:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <MX_RTC_Init+0x44>)
 8001304:	2200      	movs	r2, #0
 8001306:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <MX_RTC_Init+0x44>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_RTC_Init+0x44>)
 8001310:	f002 f942 	bl	8003598 <HAL_RTC_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800131a:	f000 f8fb 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20004510 	.word	0x20004510
 8001328:	40002800 	.word	0x40002800

0800132c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001348:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <MX_TIM1_Init+0x98>)
 800134a:	4a1f      	ldr	r2, [pc, #124]	@ (80013c8 <MX_TIM1_Init+0x9c>)
 800134c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001350:	2200      	movs	r2, #0
 8001352:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <MX_TIM1_Init+0x98>)
 800135c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001360:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001362:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <MX_TIM1_Init+0x98>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001374:	4813      	ldr	r0, [pc, #76]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001376:	f002 fa15 	bl	80037a4 <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001380:	f000 f8c8 	bl	8001514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001388:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	4619      	mov	r1, r3
 8001390:	480c      	ldr	r0, [pc, #48]	@ (80013c4 <MX_TIM1_Init+0x98>)
 8001392:	f002 fa56 	bl	8003842 <HAL_TIM_ConfigClockSource>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800139c:	f000 f8ba 	bl	8001514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a0:	2300      	movs	r3, #0
 80013a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_TIM1_Init+0x98>)
 80013ae:	f002 fc35 	bl	8003c1c <HAL_TIMEx_MasterConfigSynchronization>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013b8:	f000 f8ac 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20004530 	.word	0x20004530
 80013c8:	40010000 	.word	0x40010000

080013cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013d0:	4b16      	ldr	r3, [pc, #88]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013d2:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <MX_USART1_UART_Init+0x64>)
 80013d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 80013d6:	4b15      	ldr	r3, [pc, #84]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013d8:	f647 2212 	movw	r2, #31250	@ 0x7a12
 80013dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013f0:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013f2:	220c      	movs	r2, #12
 80013f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013fc:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <MX_USART1_UART_Init+0x60>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001402:	480a      	ldr	r0, [pc, #40]	@ (800142c <MX_USART1_UART_Init+0x60>)
 8001404:	f002 fc78 	bl	8003cf8 <HAL_UART_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800140e:	f000 f881 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

    // Enable USART2 interrupt
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001412:	2026      	movs	r0, #38	@ 0x26
 8001414:	f000 fc77 	bl	8001d06 <HAL_NVIC_EnableIRQ>

    // Enable UART receive interrupt
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001418:	4b04      	ldr	r3, [pc, #16]	@ (800142c <MX_USART1_UART_Init+0x60>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	4b03      	ldr	r3, [pc, #12]	@ (800142c <MX_USART1_UART_Init+0x60>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0220 	orr.w	r2, r2, #32
 8001426:	60da      	str	r2, [r3, #12]

  /* USER CODE END USART1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20004578 	.word	0x20004578
 8001430:	40011000 	.word	0x40011000

08001434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b2f      	ldr	r3, [pc, #188]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	4a2e      	ldr	r2, [pc, #184]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001458:	6313      	str	r3, [r2, #48]	@ 0x30
 800145a:	4b2c      	ldr	r3, [pc, #176]	@ (800150c <MX_GPIO_Init+0xd8>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	4b28      	ldr	r3, [pc, #160]	@ (800150c <MX_GPIO_Init+0xd8>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a27      	ldr	r2, [pc, #156]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001470:	f043 0302 	orr.w	r3, r3, #2
 8001474:	6313      	str	r3, [r2, #48]	@ 0x30
 8001476:	4b25      	ldr	r3, [pc, #148]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	4a20      	ldr	r2, [pc, #128]	@ (800150c <MX_GPIO_Init+0xd8>)
 800148c:	f043 0304 	orr.w	r3, r3, #4
 8001490:	6313      	str	r3, [r2, #48]	@ 0x30
 8001492:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <MX_GPIO_Init+0xd8>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	f003 0304 	and.w	r3, r3, #4
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <MX_GPIO_Init+0xd8>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a19      	ldr	r2, [pc, #100]	@ (800150c <MX_GPIO_Init+0xd8>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_GPIO_Init+0xd8>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GATE_1_OUT_Pin|GATE_2_OUT_Pin|GATE_3_OUT_Pin|GATE_4_OUT_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014c0:	4813      	ldr	r0, [pc, #76]	@ (8001510 <MX_GPIO_Init+0xdc>)
 80014c2:	f000 fe69 	bl	8002198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GATE_1_OUT_Pin */
  GPIO_InitStruct.Pin = GATE_1_OUT_Pin;
 80014c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014d4:	2301      	movs	r3, #1
 80014d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GATE_1_OUT_GPIO_Port, &GPIO_InitStruct);
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	4619      	mov	r1, r3
 80014de:	480c      	ldr	r0, [pc, #48]	@ (8001510 <MX_GPIO_Init+0xdc>)
 80014e0:	f000 fcbe 	bl	8001e60 <HAL_GPIO_Init>

  /*Configure GPIO pins : GATE_2_OUT_Pin GATE_3_OUT_Pin GATE_4_OUT_Pin */
  GPIO_InitStruct.Pin = GATE_2_OUT_Pin|GATE_3_OUT_Pin|GATE_4_OUT_Pin;
 80014e4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	4804      	ldr	r0, [pc, #16]	@ (8001510 <MX_GPIO_Init+0xdc>)
 80014fe:	f000 fcaf 	bl	8001e60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	@ 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40020400 	.word	0x40020400

08001514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001518:	b672      	cpsid	i
}
 800151a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <Error_Handler+0x8>

08001520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <HAL_MspInit+0x58>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152e:	4a12      	ldr	r2, [pc, #72]	@ (8001578 <HAL_MspInit+0x58>)
 8001530:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001534:	6453      	str	r3, [r2, #68]	@ 0x44
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <HAL_MspInit+0x58>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HAL_MspInit+0x58>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <HAL_MspInit+0x58>)
 800154c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001550:	6413      	str	r3, [r2, #64]	@ 0x40
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_MspInit+0x58>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	2005      	movs	r0, #5
 8001564:	f000 fbb3 	bl	8001cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001568:	2005      	movs	r0, #5
 800156a:	f000 fbcc 	bl	8001d06 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	@ 0x38
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a63      	ldr	r2, [pc, #396]	@ (8001728 <HAL_I2C_MspInit+0x1ac>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d12c      	bne.n	80015f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
 80015a2:	4b62      	ldr	r3, [pc, #392]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a61      	ldr	r2, [pc, #388]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b5f      	ldr	r3, [pc, #380]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	623b      	str	r3, [r7, #32]
 80015b8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ba:	23c0      	movs	r3, #192	@ 0xc0
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015be:	2312      	movs	r3, #18
 80015c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ca:	2304      	movs	r3, #4
 80015cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	4856      	ldr	r0, [pc, #344]	@ (8001730 <HAL_I2C_MspInit+0x1b4>)
 80015d6:	f000 fc43 	bl	8001e60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
 80015de:	4b53      	ldr	r3, [pc, #332]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	4a52      	ldr	r2, [pc, #328]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ea:	4b50      	ldr	r3, [pc, #320]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80015f6:	e093      	b.n	8001720 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C2)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a4d      	ldr	r2, [pc, #308]	@ (8001734 <HAL_I2C_MspInit+0x1b8>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d13d      	bne.n	800167e <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
 8001606:	4b49      	ldr	r3, [pc, #292]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a48      	ldr	r2, [pc, #288]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b46      	ldr	r3, [pc, #280]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	61bb      	str	r3, [r7, #24]
 800161c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800161e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001624:	2312      	movs	r3, #18
 8001626:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001628:	2301      	movs	r3, #1
 800162a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001630:	2304      	movs	r3, #4
 8001632:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001638:	4619      	mov	r1, r3
 800163a:	483d      	ldr	r0, [pc, #244]	@ (8001730 <HAL_I2C_MspInit+0x1b4>)
 800163c:	f000 fc10 	bl	8001e60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001640:	2308      	movs	r3, #8
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001644:	2312      	movs	r3, #18
 8001646:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001648:	2301      	movs	r3, #1
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001650:	2309      	movs	r3, #9
 8001652:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001658:	4619      	mov	r1, r3
 800165a:	4835      	ldr	r0, [pc, #212]	@ (8001730 <HAL_I2C_MspInit+0x1b4>)
 800165c:	f000 fc00 	bl	8001e60 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	4b31      	ldr	r3, [pc, #196]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	4a30      	ldr	r2, [pc, #192]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800166a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800166e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	697b      	ldr	r3, [r7, #20]
}
 800167c:	e050      	b.n	8001720 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C3)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a2d      	ldr	r2, [pc, #180]	@ (8001738 <HAL_I2C_MspInit+0x1bc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d14b      	bne.n	8001720 <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001688:	2300      	movs	r3, #0
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	4b27      	ldr	r3, [pc, #156]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001690:	4a26      	ldr	r2, [pc, #152]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	6313      	str	r3, [r2, #48]	@ 0x30
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800169a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	4b20      	ldr	r3, [pc, #128]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	4a1f      	ldr	r2, [pc, #124]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c6:	2312      	movs	r3, #18
 80016c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ca:	2301      	movs	r3, #1
 80016cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ce:	2303      	movs	r3, #3
 80016d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016d2:	2304      	movs	r3, #4
 80016d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016da:	4619      	mov	r1, r3
 80016dc:	4817      	ldr	r0, [pc, #92]	@ (800173c <HAL_I2C_MspInit+0x1c0>)
 80016de:	f000 fbbf 	bl	8001e60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016f4:	2304      	movs	r3, #4
 80016f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fc:	4619      	mov	r1, r3
 80016fe:	4810      	ldr	r0, [pc, #64]	@ (8001740 <HAL_I2C_MspInit+0x1c4>)
 8001700:	f000 fbae 	bl	8001e60 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	4b08      	ldr	r3, [pc, #32]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170c:	4a07      	ldr	r2, [pc, #28]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 800170e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001712:	6413      	str	r3, [r2, #64]	@ 0x40
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <HAL_I2C_MspInit+0x1b0>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001718:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
}
 8001720:	bf00      	nop
 8001722:	3738      	adds	r7, #56	@ 0x38
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40005400 	.word	0x40005400
 800172c:	40023800 	.word	0x40023800
 8001730:	40020400 	.word	0x40020400
 8001734:	40005800 	.word	0x40005800
 8001738:	40005c00 	.word	0x40005c00
 800173c:	40020800 	.word	0x40020800
 8001740:	40020000 	.word	0x40020000

08001744 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
 800175c:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a0c      	ldr	r2, [pc, #48]	@ (8001794 <HAL_RTC_MspInit+0x50>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d111      	bne.n	800178c <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001768:	2302      	movs	r3, #2
 800176a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800176c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001770:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4618      	mov	r0, r3
 8001778:	f001 fe1e 	bl	80033b8 <HAL_RCCEx_PeriphCLKConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001782:	f7ff fec7 	bl	8001514 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001786:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <HAL_RTC_MspInit+0x54>)
 8001788:	2201      	movs	r2, #1
 800178a:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 800178c:	bf00      	nop
 800178e:	3720      	adds	r7, #32
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40002800 	.word	0x40002800
 8001798:	42470e3c 	.word	0x42470e3c

0800179c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <HAL_TIM_Base_MspInit+0x3c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d10d      	bne.n	80017ca <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <HAL_TIM_Base_MspInit+0x40>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b6:	4a09      	ldr	r2, [pc, #36]	@ (80017dc <HAL_TIM_Base_MspInit+0x40>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017be:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <HAL_TIM_Base_MspInit+0x40>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80017ca:	bf00      	nop
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40010000 	.word	0x40010000
 80017dc:	40023800 	.word	0x40023800

080017e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b08a      	sub	sp, #40	@ 0x28
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001874 <HAL_UART_MspInit+0x94>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d134      	bne.n	800186c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <HAL_UART_MspInit+0x98>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	4a1b      	ldr	r2, [pc, #108]	@ (8001878 <HAL_UART_MspInit+0x98>)
 800180c:	f043 0310 	orr.w	r3, r3, #16
 8001810:	6453      	str	r3, [r2, #68]	@ 0x44
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <HAL_UART_MspInit+0x98>)
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	f003 0310 	and.w	r3, r3, #16
 800181a:	613b      	str	r3, [r7, #16]
 800181c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <HAL_UART_MspInit+0x98>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <HAL_UART_MspInit+0x98>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_UART_MspInit+0x98>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800183a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800183e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001848:	2303      	movs	r3, #3
 800184a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800184c:	2307      	movs	r3, #7
 800184e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	4809      	ldr	r0, [pc, #36]	@ (800187c <HAL_UART_MspInit+0x9c>)
 8001858:	f000 fb02 	bl	8001e60 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	2100      	movs	r1, #0
 8001860:	2025      	movs	r0, #37	@ 0x25
 8001862:	f000 fa34 	bl	8001cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001866:	2025      	movs	r0, #37	@ 0x25
 8001868:	f000 fa4d 	bl	8001d06 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800186c:	bf00      	nop
 800186e:	3728      	adds	r7, #40	@ 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40011000 	.word	0x40011000
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000

08001880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <NMI_Handler+0x4>

08001888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <HardFault_Handler+0x4>

08001890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <MemManage_Handler+0x4>

08001898 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <BusFault_Handler+0x4>

080018a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <UsageFault_Handler+0x4>

080018a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018d6:	f000 f8db 	bl	8001a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}

080018de <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018f0:	4802      	ldr	r0, [pc, #8]	@ (80018fc <USART1_IRQHandler+0x10>)
 80018f2:	f002 fa77 	bl	8003de4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20004578 	.word	0x20004578

08001900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001908:	4a14      	ldr	r2, [pc, #80]	@ (800195c <_sbrk+0x5c>)
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <_sbrk+0x60>)
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001914:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <_sbrk+0x64>)
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <_sbrk+0x68>)
 8001920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	d207      	bcs.n	8001940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001930:	f003 fa2c 	bl	8004d8c <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	220c      	movs	r2, #12
 8001938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800193e:	e009      	b.n	8001954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001940:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <_sbrk+0x64>)
 8001950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001952:	68fb      	ldr	r3, [r7, #12]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20020000 	.word	0x20020000
 8001960:	00000400 	.word	0x00000400
 8001964:	200045c4 	.word	0x200045c4
 8001968:	20004718 	.word	0x20004718

0800196c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001970:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <SystemInit+0x28>)
 8001972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001976:	4a07      	ldr	r2, [pc, #28]	@ (8001994 <SystemInit+0x28>)
 8001978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800197c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
  SCB->VTOR = FLASH_BASE;  // <---------------- WORKAROUND!
 8001980:	4b04      	ldr	r3, [pc, #16]	@ (8001994 <SystemInit+0x28>)
 8001982:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001986:	609a      	str	r2, [r3, #8]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001998:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800199c:	f7ff ffe6 	bl	800196c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019a0:	480c      	ldr	r0, [pc, #48]	@ (80019d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019a2:	490d      	ldr	r1, [pc, #52]	@ (80019d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019a4:	4a0d      	ldr	r2, [pc, #52]	@ (80019dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a8:	e002      	b.n	80019b0 <LoopCopyDataInit>

080019aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ae:	3304      	adds	r3, #4

080019b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b4:	d3f9      	bcc.n	80019aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b6:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019b8:	4c0a      	ldr	r4, [pc, #40]	@ (80019e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019bc:	e001      	b.n	80019c2 <LoopFillZerobss>

080019be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c0:	3204      	adds	r2, #4

080019c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c4:	d3fb      	bcc.n	80019be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019c6:	f003 f9e7 	bl	8004d98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ca:	f7ff fb2b 	bl	8001024 <main>
  bx  lr    
 80019ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80019dc:	08004ed4 	.word	0x08004ed4
  ldr r2, =_sbss
 80019e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80019e4:	20004714 	.word	0x20004714

080019e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e8:	e7fe      	b.n	80019e8 <ADC_IRQHandler>
	...

080019ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019f0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <HAL_Init+0x40>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a2c <HAL_Init+0x40>)
 80019f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019fc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_Init+0x40>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_Init+0x40>)
 8001a02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a08:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <HAL_Init+0x40>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a07      	ldr	r2, [pc, #28]	@ (8001a2c <HAL_Init+0x40>)
 8001a0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a14:	2003      	movs	r0, #3
 8001a16:	f000 f94f 	bl	8001cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a1a:	200f      	movs	r0, #15
 8001a1c:	f000 f808 	bl	8001a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a20:	f7ff fd7e 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023c00 	.word	0x40023c00

08001a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a38:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <HAL_InitTick+0x54>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <HAL_InitTick+0x58>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	4619      	mov	r1, r3
 8001a42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f000 f967 	bl	8001d22 <HAL_SYSTICK_Config>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00e      	b.n	8001a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b0f      	cmp	r3, #15
 8001a62:	d80a      	bhi.n	8001a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a64:	2200      	movs	r2, #0
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a6c:	f000 f92f 	bl	8001cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a70:	4a06      	ldr	r2, [pc, #24]	@ (8001a8c <HAL_InitTick+0x5c>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e000      	b.n	8001a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000008 	.word	0x20000008
 8001a8c:	20000004 	.word	0x20000004

08001a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_IncTick+0x20>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000008 	.word	0x20000008
 8001ab4:	200045c8 	.word	0x200045c8

08001ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return uwTick;
 8001abc:	4b03      	ldr	r3, [pc, #12]	@ (8001acc <HAL_GetTick+0x14>)
 8001abe:	681b      	ldr	r3, [r3, #0]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	200045c8 	.word	0x200045c8

08001ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad8:	f7ff ffee 	bl	8001ab8 <HAL_GetTick>
 8001adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ae8:	d005      	beq.n	8001af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aea:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <HAL_Delay+0x44>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001af6:	bf00      	nop
 8001af8:	f7ff ffde 	bl	8001ab8 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d8f7      	bhi.n	8001af8 <HAL_Delay+0x28>
  {
  }
}
 8001b08:	bf00      	nop
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000008 	.word	0x20000008

08001b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f003 0307 	and.w	r3, r3, #7
 8001b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b28:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <__NVIC_SetPriorityGrouping+0x44>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b34:	4013      	ands	r3, r2
 8001b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b4a:	4a04      	ldr	r2, [pc, #16]	@ (8001b5c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	60d3      	str	r3, [r2, #12]
}
 8001b50:	bf00      	nop
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b64:	4b04      	ldr	r3, [pc, #16]	@ (8001b78 <__NVIC_GetPriorityGrouping+0x18>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	0a1b      	lsrs	r3, r3, #8
 8001b6a:	f003 0307 	and.w	r3, r3, #7
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	db0b      	blt.n	8001ba6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	f003 021f 	and.w	r2, r3, #31
 8001b94:	4907      	ldr	r1, [pc, #28]	@ (8001bb4 <__NVIC_EnableIRQ+0x38>)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	e000e100 	.word	0xe000e100

08001bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	6039      	str	r1, [r7, #0]
 8001bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	db0a      	blt.n	8001be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	490c      	ldr	r1, [pc, #48]	@ (8001c04 <__NVIC_SetPriority+0x4c>)
 8001bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd6:	0112      	lsls	r2, r2, #4
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	440b      	add	r3, r1
 8001bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001be0:	e00a      	b.n	8001bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	4908      	ldr	r1, [pc, #32]	@ (8001c08 <__NVIC_SetPriority+0x50>)
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	f003 030f 	and.w	r3, r3, #15
 8001bee:	3b04      	subs	r3, #4
 8001bf0:	0112      	lsls	r2, r2, #4
 8001bf2:	b2d2      	uxtb	r2, r2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	761a      	strb	r2, [r3, #24]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	e000e100 	.word	0xe000e100
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b089      	sub	sp, #36	@ 0x24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f1c3 0307 	rsb	r3, r3, #7
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	bf28      	it	cs
 8001c2a:	2304      	movcs	r3, #4
 8001c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3304      	adds	r3, #4
 8001c32:	2b06      	cmp	r3, #6
 8001c34:	d902      	bls.n	8001c3c <NVIC_EncodePriority+0x30>
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	3b03      	subs	r3, #3
 8001c3a:	e000      	b.n	8001c3e <NVIC_EncodePriority+0x32>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43da      	mvns	r2, r3
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	401a      	ands	r2, r3
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5e:	43d9      	mvns	r1, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c64:	4313      	orrs	r3, r2
         );
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3724      	adds	r7, #36	@ 0x24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c84:	d301      	bcc.n	8001c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c86:	2301      	movs	r3, #1
 8001c88:	e00f      	b.n	8001caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb4 <SysTick_Config+0x40>)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c92:	210f      	movs	r1, #15
 8001c94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c98:	f7ff ff8e 	bl	8001bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c9c:	4b05      	ldr	r3, [pc, #20]	@ (8001cb4 <SysTick_Config+0x40>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ca2:	4b04      	ldr	r3, [pc, #16]	@ (8001cb4 <SysTick_Config+0x40>)
 8001ca4:	2207      	movs	r2, #7
 8001ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	e000e010 	.word	0xe000e010

08001cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7ff ff29 	bl	8001b18 <__NVIC_SetPriorityGrouping>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b086      	sub	sp, #24
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	607a      	str	r2, [r7, #4]
 8001cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce0:	f7ff ff3e 	bl	8001b60 <__NVIC_GetPriorityGrouping>
 8001ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	68b9      	ldr	r1, [r7, #8]
 8001cea:	6978      	ldr	r0, [r7, #20]
 8001cec:	f7ff ff8e 	bl	8001c0c <NVIC_EncodePriority>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff5d 	bl	8001bb8 <__NVIC_SetPriority>
}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff ff31 	bl	8001b7c <__NVIC_EnableIRQ>
}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff ffa2 	bl	8001c74 <SysTick_Config>
 8001d30:	4603      	mov	r3, r0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b084      	sub	sp, #16
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff feb6 	bl	8001ab8 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d008      	beq.n	8001d6c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2280      	movs	r2, #128	@ 0x80
 8001d5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e052      	b.n	8001e12 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0216 	bic.w	r2, r2, #22
 8001d7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	695a      	ldr	r2, [r3, #20]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d8a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d103      	bne.n	8001d9c <HAL_DMA_Abort+0x62>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d007      	beq.n	8001dac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0208 	bic.w	r2, r2, #8
 8001daa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f022 0201 	bic.w	r2, r2, #1
 8001dba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dbc:	e013      	b.n	8001de6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dbe:	f7ff fe7b 	bl	8001ab8 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b05      	cmp	r3, #5
 8001dca:	d90c      	bls.n	8001de6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2220      	movs	r2, #32
 8001dd0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e015      	b.n	8001e12 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1e4      	bne.n	8001dbe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df8:	223f      	movs	r2, #63	@ 0x3f
 8001dfa:	409a      	lsls	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d004      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2280      	movs	r2, #128	@ 0x80
 8001e32:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e00c      	b.n	8001e52 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2205      	movs	r2, #5
 8001e3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 0201 	bic.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	@ 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e159      	b.n	8002130 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	f040 8148 	bne.w	800212a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d005      	beq.n	8001eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d130      	bne.n	8001f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 0201 	and.w	r2, r3, #1
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d017      	beq.n	8001f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d123      	bne.n	8001fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	220f      	movs	r2, #15
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	08da      	lsrs	r2, r3, #3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3208      	adds	r2, #8
 8001f9e:	69b9      	ldr	r1, [r7, #24]
 8001fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0203 	and.w	r2, r3, #3
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 80a2 	beq.w	800212a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b57      	ldr	r3, [pc, #348]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a56      	ldr	r2, [pc, #344]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b54      	ldr	r3, [pc, #336]	@ (8002148 <HAL_GPIO_Init+0x2e8>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002002:	4a52      	ldr	r2, [pc, #328]	@ (800214c <HAL_GPIO_Init+0x2ec>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a49      	ldr	r2, [pc, #292]	@ (8002150 <HAL_GPIO_Init+0x2f0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d019      	beq.n	8002062 <HAL_GPIO_Init+0x202>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a48      	ldr	r2, [pc, #288]	@ (8002154 <HAL_GPIO_Init+0x2f4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d013      	beq.n	800205e <HAL_GPIO_Init+0x1fe>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a47      	ldr	r2, [pc, #284]	@ (8002158 <HAL_GPIO_Init+0x2f8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00d      	beq.n	800205a <HAL_GPIO_Init+0x1fa>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a46      	ldr	r2, [pc, #280]	@ (800215c <HAL_GPIO_Init+0x2fc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d007      	beq.n	8002056 <HAL_GPIO_Init+0x1f6>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a45      	ldr	r2, [pc, #276]	@ (8002160 <HAL_GPIO_Init+0x300>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <HAL_GPIO_Init+0x1f2>
 800204e:	2304      	movs	r3, #4
 8002050:	e008      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002052:	2307      	movs	r3, #7
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002056:	2303      	movs	r3, #3
 8002058:	e004      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205a:	2302      	movs	r3, #2
 800205c:	e002      	b.n	8002064 <HAL_GPIO_Init+0x204>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_GPIO_Init+0x204>
 8002062:	2300      	movs	r3, #0
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	f002 0203 	and.w	r2, r2, #3
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	4093      	lsls	r3, r2
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002074:	4935      	ldr	r1, [pc, #212]	@ (800214c <HAL_GPIO_Init+0x2ec>)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	089b      	lsrs	r3, r3, #2
 800207a:	3302      	adds	r3, #2
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002082:	4b38      	ldr	r3, [pc, #224]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	43db      	mvns	r3, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4013      	ands	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020d0:	4a24      	ldr	r2, [pc, #144]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020d6:	4b23      	ldr	r3, [pc, #140]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020fa:	4a1a      	ldr	r2, [pc, #104]	@ (8002164 <HAL_GPIO_Init+0x304>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002100:	4b18      	ldr	r3, [pc, #96]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002124:	4a0f      	ldr	r2, [pc, #60]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3301      	adds	r3, #1
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	2b0f      	cmp	r3, #15
 8002134:	f67f aea2 	bls.w	8001e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	3724      	adds	r7, #36	@ 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	40013800 	.word	0x40013800
 8002150:	40020000 	.word	0x40020000
 8002154:	40020400 	.word	0x40020400
 8002158:	40020800 	.word	0x40020800
 800215c:	40020c00 	.word	0x40020c00
 8002160:	40021000 	.word	0x40021000
 8002164:	40013c00 	.word	0x40013c00

08002168 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	691a      	ldr	r2, [r3, #16]
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	4013      	ands	r3, r2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002180:	2301      	movs	r3, #1
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e001      	b.n	800218a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002186:	2300      	movs	r3, #0
 8002188:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800218a:	7bfb      	ldrb	r3, [r7, #15]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	807b      	strh	r3, [r7, #2]
 80021a4:	4613      	mov	r3, r2
 80021a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021a8:	787b      	ldrb	r3, [r7, #1]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ae:	887a      	ldrh	r2, [r7, #2]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021b4:	e003      	b.n	80021be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021b6:	887b      	ldrh	r3, [r7, #2]
 80021b8:	041a      	lsls	r2, r3, #16
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	619a      	str	r2, [r3, #24]
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
	...

080021cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e12b      	b.n	8002436 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d106      	bne.n	80021f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7ff f9c2 	bl	800157c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2224      	movs	r2, #36	@ 0x24
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0201 	bic.w	r2, r2, #1
 800220e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800221e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800222e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002230:	f001 f89a 	bl	8003368 <HAL_RCC_GetPCLK1Freq>
 8002234:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	4a81      	ldr	r2, [pc, #516]	@ (8002440 <HAL_I2C_Init+0x274>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d807      	bhi.n	8002250 <HAL_I2C_Init+0x84>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4a80      	ldr	r2, [pc, #512]	@ (8002444 <HAL_I2C_Init+0x278>)
 8002244:	4293      	cmp	r3, r2
 8002246:	bf94      	ite	ls
 8002248:	2301      	movls	r3, #1
 800224a:	2300      	movhi	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	e006      	b.n	800225e <HAL_I2C_Init+0x92>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4a7d      	ldr	r2, [pc, #500]	@ (8002448 <HAL_I2C_Init+0x27c>)
 8002254:	4293      	cmp	r3, r2
 8002256:	bf94      	ite	ls
 8002258:	2301      	movls	r3, #1
 800225a:	2300      	movhi	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e0e7      	b.n	8002436 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4a78      	ldr	r2, [pc, #480]	@ (800244c <HAL_I2C_Init+0x280>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	0c9b      	lsrs	r3, r3, #18
 8002270:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	430a      	orrs	r2, r1
 8002284:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a6a      	ldr	r2, [pc, #424]	@ (8002440 <HAL_I2C_Init+0x274>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d802      	bhi.n	80022a0 <HAL_I2C_Init+0xd4>
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	3301      	adds	r3, #1
 800229e:	e009      	b.n	80022b4 <HAL_I2C_Init+0xe8>
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80022a6:	fb02 f303 	mul.w	r3, r2, r3
 80022aa:	4a69      	ldr	r2, [pc, #420]	@ (8002450 <HAL_I2C_Init+0x284>)
 80022ac:	fba2 2303 	umull	r2, r3, r2, r3
 80022b0:	099b      	lsrs	r3, r3, #6
 80022b2:	3301      	adds	r3, #1
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80022c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	495c      	ldr	r1, [pc, #368]	@ (8002440 <HAL_I2C_Init+0x274>)
 80022d0:	428b      	cmp	r3, r1
 80022d2:	d819      	bhi.n	8002308 <HAL_I2C_Init+0x13c>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1e59      	subs	r1, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	fbb1 f3f3 	udiv	r3, r1, r3
 80022e2:	1c59      	adds	r1, r3, #1
 80022e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022e8:	400b      	ands	r3, r1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00a      	beq.n	8002304 <HAL_I2C_Init+0x138>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1e59      	subs	r1, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002302:	e051      	b.n	80023a8 <HAL_I2C_Init+0x1dc>
 8002304:	2304      	movs	r3, #4
 8002306:	e04f      	b.n	80023a8 <HAL_I2C_Init+0x1dc>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d111      	bne.n	8002334 <HAL_I2C_Init+0x168>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	1e58      	subs	r0, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	460b      	mov	r3, r1
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	440b      	add	r3, r1
 800231e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002322:	3301      	adds	r3, #1
 8002324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002328:	2b00      	cmp	r3, #0
 800232a:	bf0c      	ite	eq
 800232c:	2301      	moveq	r3, #1
 800232e:	2300      	movne	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	e012      	b.n	800235a <HAL_I2C_Init+0x18e>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	1e58      	subs	r0, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	440b      	add	r3, r1
 8002342:	0099      	lsls	r1, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	fbb0 f3f3 	udiv	r3, r0, r3
 800234a:	3301      	adds	r3, #1
 800234c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002350:	2b00      	cmp	r3, #0
 8002352:	bf0c      	ite	eq
 8002354:	2301      	moveq	r3, #1
 8002356:	2300      	movne	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_I2C_Init+0x196>
 800235e:	2301      	movs	r3, #1
 8002360:	e022      	b.n	80023a8 <HAL_I2C_Init+0x1dc>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10e      	bne.n	8002388 <HAL_I2C_Init+0x1bc>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	1e58      	subs	r0, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6859      	ldr	r1, [r3, #4]
 8002372:	460b      	mov	r3, r1
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	440b      	add	r3, r1
 8002378:	fbb0 f3f3 	udiv	r3, r0, r3
 800237c:	3301      	adds	r3, #1
 800237e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002382:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002386:	e00f      	b.n	80023a8 <HAL_I2C_Init+0x1dc>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1e58      	subs	r0, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6859      	ldr	r1, [r3, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	440b      	add	r3, r1
 8002396:	0099      	lsls	r1, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	fbb0 f3f3 	udiv	r3, r0, r3
 800239e:	3301      	adds	r3, #1
 80023a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	6809      	ldr	r1, [r1, #0]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69da      	ldr	r2, [r3, #28]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80023d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6911      	ldr	r1, [r2, #16]
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68d2      	ldr	r2, [r2, #12]
 80023e2:	4311      	orrs	r1, r2
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6812      	ldr	r2, [r2, #0]
 80023e8:	430b      	orrs	r3, r1
 80023ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695a      	ldr	r2, [r3, #20]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f042 0201 	orr.w	r2, r2, #1
 8002416:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2220      	movs	r2, #32
 8002422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	000186a0 	.word	0x000186a0
 8002444:	001e847f 	.word	0x001e847f
 8002448:	003d08ff 	.word	0x003d08ff
 800244c:	431bde83 	.word	0x431bde83
 8002450:	10624dd3 	.word	0x10624dd3

08002454 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af02      	add	r7, sp, #8
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	607a      	str	r2, [r7, #4]
 800245e:	461a      	mov	r2, r3
 8002460:	460b      	mov	r3, r1
 8002462:	817b      	strh	r3, [r7, #10]
 8002464:	4613      	mov	r3, r2
 8002466:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff fb26 	bl	8001ab8 <HAL_GetTick>
 800246c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b20      	cmp	r3, #32
 8002478:	f040 80e0 	bne.w	800263c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	2319      	movs	r3, #25
 8002482:	2201      	movs	r2, #1
 8002484:	4970      	ldr	r1, [pc, #448]	@ (8002648 <HAL_I2C_Master_Transmit+0x1f4>)
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f000 f964 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002492:	2302      	movs	r3, #2
 8002494:	e0d3      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <HAL_I2C_Master_Transmit+0x50>
 80024a0:	2302      	movs	r3, #2
 80024a2:	e0cc      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d007      	beq.n	80024ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0201 	orr.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2221      	movs	r2, #33	@ 0x21
 80024de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2210      	movs	r2, #16
 80024e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	893a      	ldrh	r2, [r7, #8]
 80024fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	4a50      	ldr	r2, [pc, #320]	@ (800264c <HAL_I2C_Master_Transmit+0x1f8>)
 800250a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800250c:	8979      	ldrh	r1, [r7, #10]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	6a3a      	ldr	r2, [r7, #32]
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 f89c 	bl	8002650 <I2C_MasterRequestWrite>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e08d      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002538:	e066      	b.n	8002608 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	6a39      	ldr	r1, [r7, #32]
 800253e:	68f8      	ldr	r0, [r7, #12]
 8002540:	f000 fa22 	bl	8002988 <I2C_WaitOnTXEFlagUntilTimeout>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00d      	beq.n	8002566 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	2b04      	cmp	r3, #4
 8002550:	d107      	bne.n	8002562 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002560:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e06b      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256a:	781a      	ldrb	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002576:	1c5a      	adds	r2, r3, #1
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800258e:	3b01      	subs	r3, #1
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d11b      	bne.n	80025dc <HAL_I2C_Master_Transmit+0x188>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d017      	beq.n	80025dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	781a      	ldrb	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025bc:	1c5a      	adds	r2, r3, #1
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d4:	3b01      	subs	r3, #1
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	6a39      	ldr	r1, [r7, #32]
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fa19 	bl	8002a18 <I2C_WaitOnBTFFlagUntilTimeout>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00d      	beq.n	8002608 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d107      	bne.n	8002604 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002602:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e01a      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260c:	2b00      	cmp	r3, #0
 800260e:	d194      	bne.n	800253a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800261e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2220      	movs	r2, #32
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	e000      	b.n	800263e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800263c:	2302      	movs	r3, #2
  }
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	00100002 	.word	0x00100002
 800264c:	ffff0000 	.word	0xffff0000

08002650 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b088      	sub	sp, #32
 8002654:	af02      	add	r7, sp, #8
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	603b      	str	r3, [r7, #0]
 800265c:	460b      	mov	r3, r1
 800265e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b08      	cmp	r3, #8
 800266a:	d006      	beq.n	800267a <I2C_MasterRequestWrite+0x2a>
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d003      	beq.n	800267a <I2C_MasterRequestWrite+0x2a>
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002678:	d108      	bne.n	800268c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e00b      	b.n	80026a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002690:	2b12      	cmp	r3, #18
 8002692:	d107      	bne.n	80026a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 f84f 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00d      	beq.n	80026d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026ca:	d103      	bne.n	80026d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e035      	b.n	8002744 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026e0:	d108      	bne.n	80026f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026e2:	897b      	ldrh	r3, [r7, #10]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	461a      	mov	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026f0:	611a      	str	r2, [r3, #16]
 80026f2:	e01b      	b.n	800272c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026f4:	897b      	ldrh	r3, [r7, #10]
 80026f6:	11db      	asrs	r3, r3, #7
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	f003 0306 	and.w	r3, r3, #6
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	f063 030f 	orn	r3, r3, #15
 8002704:	b2da      	uxtb	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	490e      	ldr	r1, [pc, #56]	@ (800274c <I2C_MasterRequestWrite+0xfc>)
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f898 	bl	8002848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e010      	b.n	8002744 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002722:	897b      	ldrh	r3, [r7, #10]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	4907      	ldr	r1, [pc, #28]	@ (8002750 <I2C_MasterRequestWrite+0x100>)
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 f888 	bl	8002848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	00010008 	.word	0x00010008
 8002750:	00010002 	.word	0x00010002

08002754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	603b      	str	r3, [r7, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002764:	e048      	b.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800276c:	d044      	beq.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276e:	f7ff f9a3 	bl	8001ab8 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d302      	bcc.n	8002784 <I2C_WaitOnFlagUntilTimeout+0x30>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d139      	bne.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	0c1b      	lsrs	r3, r3, #16
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b01      	cmp	r3, #1
 800278c:	d10d      	bne.n	80027aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	43da      	mvns	r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4013      	ands	r3, r2
 800279a:	b29b      	uxth	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	bf0c      	ite	eq
 80027a0:	2301      	moveq	r3, #1
 80027a2:	2300      	movne	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	461a      	mov	r2, r3
 80027a8:	e00c      	b.n	80027c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	43da      	mvns	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	4013      	ands	r3, r2
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	bf0c      	ite	eq
 80027bc:	2301      	moveq	r3, #1
 80027be:	2300      	movne	r3, #0
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	461a      	mov	r2, r3
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d116      	bne.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e4:	f043 0220 	orr.w	r2, r3, #32
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e023      	b.n	8002840 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	0c1b      	lsrs	r3, r3, #16
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d10d      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	43da      	mvns	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	4013      	ands	r3, r2
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf0c      	ite	eq
 8002814:	2301      	moveq	r3, #1
 8002816:	2300      	movne	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	461a      	mov	r2, r3
 800281c:	e00c      	b.n	8002838 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	43da      	mvns	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	4013      	ands	r3, r2
 800282a:	b29b      	uxth	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf0c      	ite	eq
 8002830:	2301      	moveq	r3, #1
 8002832:	2300      	movne	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	461a      	mov	r2, r3
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	429a      	cmp	r2, r3
 800283c:	d093      	beq.n	8002766 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002856:	e071      	b.n	800293c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002866:	d123      	bne.n	80028b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002876:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002880:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289c:	f043 0204 	orr.w	r2, r3, #4
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e067      	b.n	8002980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028b6:	d041      	beq.n	800293c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b8:	f7ff f8fe 	bl	8001ab8 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d302      	bcc.n	80028ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d136      	bne.n	800293c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	0c1b      	lsrs	r3, r3, #16
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d10c      	bne.n	80028f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	43da      	mvns	r2, r3
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4013      	ands	r3, r2
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bf14      	ite	ne
 80028ea:	2301      	movne	r3, #1
 80028ec:	2300      	moveq	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	e00b      	b.n	800290a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	43da      	mvns	r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	4013      	ands	r3, r2
 80028fe:	b29b      	uxth	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	bf14      	ite	ne
 8002904:	2301      	movne	r3, #1
 8002906:	2300      	moveq	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d016      	beq.n	800293c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	f043 0220 	orr.w	r2, r3, #32
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e021      	b.n	8002980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	0c1b      	lsrs	r3, r3, #16
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b01      	cmp	r3, #1
 8002944:	d10c      	bne.n	8002960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	43da      	mvns	r2, r3
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	4013      	ands	r3, r2
 8002952:	b29b      	uxth	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	bf14      	ite	ne
 8002958:	2301      	movne	r3, #1
 800295a:	2300      	moveq	r3, #0
 800295c:	b2db      	uxtb	r3, r3
 800295e:	e00b      	b.n	8002978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	4013      	ands	r3, r2
 800296c:	b29b      	uxth	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	f47f af6d 	bne.w	8002858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002994:	e034      	b.n	8002a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 f886 	bl	8002aa8 <I2C_IsAcknowledgeFailed>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e034      	b.n	8002a10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029ac:	d028      	beq.n	8002a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ae:	f7ff f883 	bl	8001ab8 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d302      	bcc.n	80029c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d11d      	bne.n	8002a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ce:	2b80      	cmp	r3, #128	@ 0x80
 80029d0:	d016      	beq.n	8002a00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	f043 0220 	orr.w	r2, r3, #32
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e007      	b.n	8002a10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0a:	2b80      	cmp	r3, #128	@ 0x80
 8002a0c:	d1c3      	bne.n	8002996 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a24:	e034      	b.n	8002a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 f83e 	bl	8002aa8 <I2C_IsAcknowledgeFailed>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e034      	b.n	8002aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a3c:	d028      	beq.n	8002a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3e:	f7ff f83b 	bl	8001ab8 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d302      	bcc.n	8002a54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d11d      	bne.n	8002a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	f003 0304 	and.w	r3, r3, #4
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	d016      	beq.n	8002a90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	f043 0220 	orr.w	r2, r3, #32
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e007      	b.n	8002aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d1c3      	bne.n	8002a26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002abe:	d11b      	bne.n	8002af8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ac8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae4:	f043 0204 	orr.w	r2, r3, #4
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e267      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d075      	beq.n	8002c12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b26:	4b88      	ldr	r3, [pc, #544]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 030c 	and.w	r3, r3, #12
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d00c      	beq.n	8002b4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b32:	4b85      	ldr	r3, [pc, #532]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d112      	bne.n	8002b64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b3e:	4b82      	ldr	r3, [pc, #520]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b4a:	d10b      	bne.n	8002b64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4c:	4b7e      	ldr	r3, [pc, #504]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d05b      	beq.n	8002c10 <HAL_RCC_OscConfig+0x108>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d157      	bne.n	8002c10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e242      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b6c:	d106      	bne.n	8002b7c <HAL_RCC_OscConfig+0x74>
 8002b6e:	4b76      	ldr	r3, [pc, #472]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a75      	ldr	r2, [pc, #468]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e01d      	b.n	8002bb8 <HAL_RCC_OscConfig+0xb0>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b84:	d10c      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x98>
 8002b86:	4b70      	ldr	r3, [pc, #448]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a6f      	ldr	r2, [pc, #444]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	4b6d      	ldr	r3, [pc, #436]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a6c      	ldr	r2, [pc, #432]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e00b      	b.n	8002bb8 <HAL_RCC_OscConfig+0xb0>
 8002ba0:	4b69      	ldr	r3, [pc, #420]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a68      	ldr	r2, [pc, #416]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002baa:	6013      	str	r3, [r2, #0]
 8002bac:	4b66      	ldr	r3, [pc, #408]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a65      	ldr	r2, [pc, #404]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002bb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d013      	beq.n	8002be8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe ff7a 	bl	8001ab8 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7fe ff76 	bl	8001ab8 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	@ 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e207      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bda:	4b5b      	ldr	r3, [pc, #364]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0f0      	beq.n	8002bc8 <HAL_RCC_OscConfig+0xc0>
 8002be6:	e014      	b.n	8002c12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be8:	f7fe ff66 	bl	8001ab8 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf0:	f7fe ff62 	bl	8001ab8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b64      	cmp	r3, #100	@ 0x64
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e1f3      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c02:	4b51      	ldr	r3, [pc, #324]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0xe8>
 8002c0e:	e000      	b.n	8002c12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d063      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 030c 	and.w	r3, r3, #12
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00b      	beq.n	8002c42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c2a:	4b47      	ldr	r3, [pc, #284]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c32:	2b08      	cmp	r3, #8
 8002c34:	d11c      	bne.n	8002c70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c36:	4b44      	ldr	r3, [pc, #272]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d116      	bne.n	8002c70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c42:	4b41      	ldr	r3, [pc, #260]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d005      	beq.n	8002c5a <HAL_RCC_OscConfig+0x152>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d001      	beq.n	8002c5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e1c7      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	4937      	ldr	r1, [pc, #220]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6e:	e03a      	b.n	8002ce6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d020      	beq.n	8002cba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c78:	4b34      	ldr	r3, [pc, #208]	@ (8002d4c <HAL_RCC_OscConfig+0x244>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7e:	f7fe ff1b 	bl	8001ab8 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c86:	f7fe ff17 	bl	8001ab8 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e1a8      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c98:	4b2b      	ldr	r3, [pc, #172]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca4:	4b28      	ldr	r3, [pc, #160]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	4925      	ldr	r1, [pc, #148]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	600b      	str	r3, [r1, #0]
 8002cb8:	e015      	b.n	8002ce6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cba:	4b24      	ldr	r3, [pc, #144]	@ (8002d4c <HAL_RCC_OscConfig+0x244>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fefa 	bl	8001ab8 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cc8:	f7fe fef6 	bl	8001ab8 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e187      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cda:	4b1b      	ldr	r3, [pc, #108]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d036      	beq.n	8002d60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d016      	beq.n	8002d28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <HAL_RCC_OscConfig+0x248>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d00:	f7fe feda 	bl	8001ab8 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d08:	f7fe fed6 	bl	8001ab8 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e167      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x200>
 8002d26:	e01b      	b.n	8002d60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d28:	4b09      	ldr	r3, [pc, #36]	@ (8002d50 <HAL_RCC_OscConfig+0x248>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2e:	f7fe fec3 	bl	8001ab8 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d34:	e00e      	b.n	8002d54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d36:	f7fe febf 	bl	8001ab8 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d907      	bls.n	8002d54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e150      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	42470000 	.word	0x42470000
 8002d50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d54:	4b88      	ldr	r3, [pc, #544]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1ea      	bne.n	8002d36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 8097 	beq.w	8002e9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d72:	4b81      	ldr	r3, [pc, #516]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10f      	bne.n	8002d9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	4b7d      	ldr	r3, [pc, #500]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	4a7c      	ldr	r2, [pc, #496]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d9e:	4b77      	ldr	r3, [pc, #476]	@ (8002f7c <HAL_RCC_OscConfig+0x474>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d118      	bne.n	8002ddc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002daa:	4b74      	ldr	r3, [pc, #464]	@ (8002f7c <HAL_RCC_OscConfig+0x474>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a73      	ldr	r2, [pc, #460]	@ (8002f7c <HAL_RCC_OscConfig+0x474>)
 8002db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db6:	f7fe fe7f 	bl	8001ab8 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dbe:	f7fe fe7b 	bl	8001ab8 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e10c      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8002f7c <HAL_RCC_OscConfig+0x474>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d106      	bne.n	8002df2 <HAL_RCC_OscConfig+0x2ea>
 8002de4:	4b64      	ldr	r3, [pc, #400]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de8:	4a63      	ldr	r2, [pc, #396]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df0:	e01c      	b.n	8002e2c <HAL_RCC_OscConfig+0x324>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2b05      	cmp	r3, #5
 8002df8:	d10c      	bne.n	8002e14 <HAL_RCC_OscConfig+0x30c>
 8002dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfe:	4a5e      	ldr	r2, [pc, #376]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e00:	f043 0304 	orr.w	r3, r3, #4
 8002e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e06:	4b5c      	ldr	r3, [pc, #368]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e12:	e00b      	b.n	8002e2c <HAL_RCC_OscConfig+0x324>
 8002e14:	4b58      	ldr	r3, [pc, #352]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e18:	4a57      	ldr	r2, [pc, #348]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e1a:	f023 0301 	bic.w	r3, r3, #1
 8002e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e20:	4b55      	ldr	r3, [pc, #340]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e24:	4a54      	ldr	r2, [pc, #336]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e26:	f023 0304 	bic.w	r3, r3, #4
 8002e2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d015      	beq.n	8002e60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e34:	f7fe fe40 	bl	8001ab8 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3a:	e00a      	b.n	8002e52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3c:	f7fe fe3c 	bl	8001ab8 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e0cb      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e52:	4b49      	ldr	r3, [pc, #292]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0ee      	beq.n	8002e3c <HAL_RCC_OscConfig+0x334>
 8002e5e:	e014      	b.n	8002e8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e60:	f7fe fe2a 	bl	8001ab8 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e66:	e00a      	b.n	8002e7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e68:	f7fe fe26 	bl	8001ab8 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e0b5      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1ee      	bne.n	8002e68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d105      	bne.n	8002e9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e90:	4b39      	ldr	r3, [pc, #228]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e94:	4a38      	ldr	r2, [pc, #224]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 80a1 	beq.w	8002fe8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ea6:	4b34      	ldr	r3, [pc, #208]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d05c      	beq.n	8002f6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d141      	bne.n	8002f3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eba:	4b31      	ldr	r3, [pc, #196]	@ (8002f80 <HAL_RCC_OscConfig+0x478>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7fe fdfa 	bl	8001ab8 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec8:	f7fe fdf6 	bl	8001ab8 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e087      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eda:	4b27      	ldr	r3, [pc, #156]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69da      	ldr	r2, [r3, #28]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef4:	019b      	lsls	r3, r3, #6
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efc:	085b      	lsrs	r3, r3, #1
 8002efe:	3b01      	subs	r3, #1
 8002f00:	041b      	lsls	r3, r3, #16
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f08:	061b      	lsls	r3, r3, #24
 8002f0a:	491b      	ldr	r1, [pc, #108]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f10:	4b1b      	ldr	r3, [pc, #108]	@ (8002f80 <HAL_RCC_OscConfig+0x478>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f16:	f7fe fdcf 	bl	8001ab8 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1e:	f7fe fdcb 	bl	8001ab8 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e05c      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f30:	4b11      	ldr	r3, [pc, #68]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x416>
 8002f3c:	e054      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f3e:	4b10      	ldr	r3, [pc, #64]	@ (8002f80 <HAL_RCC_OscConfig+0x478>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fdb8 	bl	8001ab8 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7fe fdb4 	bl	8001ab8 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e045      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5e:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <HAL_RCC_OscConfig+0x470>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0x444>
 8002f6a:	e03d      	b.n	8002fe8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d107      	bne.n	8002f84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e038      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40007000 	.word	0x40007000
 8002f80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f84:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff4 <HAL_RCC_OscConfig+0x4ec>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d028      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d121      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d11a      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d111      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fca:	085b      	lsrs	r3, r3, #1
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d107      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40023800 	.word	0x40023800

08002ff8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0cc      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800300c:	4b68      	ldr	r3, [pc, #416]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d90c      	bls.n	8003034 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301a:	4b65      	ldr	r3, [pc, #404]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	4b63      	ldr	r3, [pc, #396]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e0b8      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d020      	beq.n	8003082 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800304c:	4b59      	ldr	r3, [pc, #356]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	4a58      	ldr	r2, [pc, #352]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003056:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003064:	4b53      	ldr	r3, [pc, #332]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4a52      	ldr	r2, [pc, #328]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800306e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003070:	4b50      	ldr	r3, [pc, #320]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	494d      	ldr	r1, [pc, #308]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d044      	beq.n	8003118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d107      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	4b47      	ldr	r3, [pc, #284]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d119      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e07f      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d003      	beq.n	80030b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d107      	bne.n	80030c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b6:	4b3f      	ldr	r3, [pc, #252]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e06f      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c6:	4b3b      	ldr	r3, [pc, #236]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e067      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d6:	4b37      	ldr	r3, [pc, #220]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f023 0203 	bic.w	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4934      	ldr	r1, [pc, #208]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e8:	f7fe fce6 	bl	8001ab8 <HAL_GetTick>
 80030ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ee:	e00a      	b.n	8003106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f0:	f7fe fce2 	bl	8001ab8 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fe:	4293      	cmp	r3, r2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e04f      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003106:	4b2b      	ldr	r3, [pc, #172]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 020c 	and.w	r2, r3, #12
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	429a      	cmp	r2, r3
 8003116:	d1eb      	bne.n	80030f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003118:	4b25      	ldr	r3, [pc, #148]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d20c      	bcs.n	8003140 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003126:	4b22      	ldr	r3, [pc, #136]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312e:	4b20      	ldr	r3, [pc, #128]	@ (80031b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d001      	beq.n	8003140 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e032      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d008      	beq.n	800315e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800314c:	4b19      	ldr	r3, [pc, #100]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	4916      	ldr	r1, [pc, #88]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800315a:	4313      	orrs	r3, r2
 800315c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d009      	beq.n	800317e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800316a:	4b12      	ldr	r3, [pc, #72]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	490e      	ldr	r1, [pc, #56]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 800317a:	4313      	orrs	r3, r2
 800317c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800317e:	f000 f821 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003182:	4602      	mov	r2, r0
 8003184:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	091b      	lsrs	r3, r3, #4
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	490a      	ldr	r1, [pc, #40]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003190:	5ccb      	ldrb	r3, [r1, r3]
 8003192:	fa22 f303 	lsr.w	r3, r2, r3
 8003196:	4a09      	ldr	r2, [pc, #36]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800319a:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <HAL_RCC_ClockConfig+0x1c8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fe fc46 	bl	8001a30 <HAL_InitTick>

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40023c00 	.word	0x40023c00
 80031b4:	40023800 	.word	0x40023800
 80031b8:	08004eac 	.word	0x08004eac
 80031bc:	20000000 	.word	0x20000000
 80031c0:	20000004 	.word	0x20000004

080031c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031c8:	b090      	sub	sp, #64	@ 0x40
 80031ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031dc:	4b59      	ldr	r3, [pc, #356]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 030c 	and.w	r3, r3, #12
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d00d      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0x40>
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	f200 80a1 	bhi.w	8003330 <HAL_RCC_GetSysClockFreq+0x16c>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <HAL_RCC_GetSysClockFreq+0x34>
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d003      	beq.n	80031fe <HAL_RCC_GetSysClockFreq+0x3a>
 80031f6:	e09b      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031f8:	4b53      	ldr	r3, [pc, #332]	@ (8003348 <HAL_RCC_GetSysClockFreq+0x184>)
 80031fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031fc:	e09b      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031fe:	4b53      	ldr	r3, [pc, #332]	@ (800334c <HAL_RCC_GetSysClockFreq+0x188>)
 8003200:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003202:	e098      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003204:	4b4f      	ldr	r3, [pc, #316]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800320c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800320e:	4b4d      	ldr	r3, [pc, #308]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d028      	beq.n	800326c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800321a:	4b4a      	ldr	r3, [pc, #296]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	099b      	lsrs	r3, r3, #6
 8003220:	2200      	movs	r2, #0
 8003222:	623b      	str	r3, [r7, #32]
 8003224:	627a      	str	r2, [r7, #36]	@ 0x24
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800322c:	2100      	movs	r1, #0
 800322e:	4b47      	ldr	r3, [pc, #284]	@ (800334c <HAL_RCC_GetSysClockFreq+0x188>)
 8003230:	fb03 f201 	mul.w	r2, r3, r1
 8003234:	2300      	movs	r3, #0
 8003236:	fb00 f303 	mul.w	r3, r0, r3
 800323a:	4413      	add	r3, r2
 800323c:	4a43      	ldr	r2, [pc, #268]	@ (800334c <HAL_RCC_GetSysClockFreq+0x188>)
 800323e:	fba0 1202 	umull	r1, r2, r0, r2
 8003242:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003244:	460a      	mov	r2, r1
 8003246:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800324a:	4413      	add	r3, r2
 800324c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800324e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003250:	2200      	movs	r2, #0
 8003252:	61bb      	str	r3, [r7, #24]
 8003254:	61fa      	str	r2, [r7, #28]
 8003256:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800325a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800325e:	f7fc ffbb 	bl	80001d8 <__aeabi_uldivmod>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4613      	mov	r3, r2
 8003268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800326a:	e053      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800326c:	4b35      	ldr	r3, [pc, #212]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	099b      	lsrs	r3, r3, #6
 8003272:	2200      	movs	r2, #0
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	617a      	str	r2, [r7, #20]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800327e:	f04f 0b00 	mov.w	fp, #0
 8003282:	4652      	mov	r2, sl
 8003284:	465b      	mov	r3, fp
 8003286:	f04f 0000 	mov.w	r0, #0
 800328a:	f04f 0100 	mov.w	r1, #0
 800328e:	0159      	lsls	r1, r3, #5
 8003290:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003294:	0150      	lsls	r0, r2, #5
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	ebb2 080a 	subs.w	r8, r2, sl
 800329e:	eb63 090b 	sbc.w	r9, r3, fp
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	f04f 0300 	mov.w	r3, #0
 80032aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032b6:	ebb2 0408 	subs.w	r4, r2, r8
 80032ba:	eb63 0509 	sbc.w	r5, r3, r9
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	f04f 0300 	mov.w	r3, #0
 80032c6:	00eb      	lsls	r3, r5, #3
 80032c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032cc:	00e2      	lsls	r2, r4, #3
 80032ce:	4614      	mov	r4, r2
 80032d0:	461d      	mov	r5, r3
 80032d2:	eb14 030a 	adds.w	r3, r4, sl
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	eb45 030b 	adc.w	r3, r5, fp
 80032dc:	607b      	str	r3, [r7, #4]
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	f04f 0300 	mov.w	r3, #0
 80032e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032ea:	4629      	mov	r1, r5
 80032ec:	028b      	lsls	r3, r1, #10
 80032ee:	4621      	mov	r1, r4
 80032f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f4:	4621      	mov	r1, r4
 80032f6:	028a      	lsls	r2, r1, #10
 80032f8:	4610      	mov	r0, r2
 80032fa:	4619      	mov	r1, r3
 80032fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032fe:	2200      	movs	r2, #0
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	60fa      	str	r2, [r7, #12]
 8003304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003308:	f7fc ff66 	bl	80001d8 <__aeabi_uldivmod>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4613      	mov	r3, r2
 8003312:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003314:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x180>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	0c1b      	lsrs	r3, r3, #16
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	3301      	adds	r3, #1
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003324:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003328:	fbb2 f3f3 	udiv	r3, r2, r3
 800332c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800332e:	e002      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003330:	4b05      	ldr	r3, [pc, #20]	@ (8003348 <HAL_RCC_GetSysClockFreq+0x184>)
 8003332:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003334:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003338:	4618      	mov	r0, r3
 800333a:	3740      	adds	r7, #64	@ 0x40
 800333c:	46bd      	mov	sp, r7
 800333e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003342:	bf00      	nop
 8003344:	40023800 	.word	0x40023800
 8003348:	00f42400 	.word	0x00f42400
 800334c:	01312d00 	.word	0x01312d00

08003350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003354:	4b03      	ldr	r3, [pc, #12]	@ (8003364 <HAL_RCC_GetHCLKFreq+0x14>)
 8003356:	681b      	ldr	r3, [r3, #0]
}
 8003358:	4618      	mov	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	20000000 	.word	0x20000000

08003368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800336c:	f7ff fff0 	bl	8003350 <HAL_RCC_GetHCLKFreq>
 8003370:	4602      	mov	r2, r0
 8003372:	4b05      	ldr	r3, [pc, #20]	@ (8003388 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	0a9b      	lsrs	r3, r3, #10
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	4903      	ldr	r1, [pc, #12]	@ (800338c <HAL_RCC_GetPCLK1Freq+0x24>)
 800337e:	5ccb      	ldrb	r3, [r1, r3]
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40023800 	.word	0x40023800
 800338c:	08004ebc 	.word	0x08004ebc

08003390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003394:	f7ff ffdc 	bl	8003350 <HAL_RCC_GetHCLKFreq>
 8003398:	4602      	mov	r2, r0
 800339a:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	0b5b      	lsrs	r3, r3, #13
 80033a0:	f003 0307 	and.w	r3, r3, #7
 80033a4:	4903      	ldr	r1, [pc, #12]	@ (80033b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033a6:	5ccb      	ldrb	r3, [r1, r3]
 80033a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40023800 	.word	0x40023800
 80033b4:	08004ebc 	.word	0x08004ebc

080033b8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d038      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80033e0:	4b68      	ldr	r3, [pc, #416]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80033e6:	f7fe fb67 	bl	8001ab8 <HAL_GetTick>
 80033ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80033ec:	e008      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033ee:	f7fe fb63 	bl	8001ab8 <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d901      	bls.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e0bd      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003400:	4b61      	ldr	r3, [pc, #388]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1f0      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	019b      	lsls	r3, r3, #6
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	071b      	lsls	r3, r3, #28
 800341e:	495a      	ldr	r1, [pc, #360]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003426:	4b57      	ldr	r3, [pc, #348]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800342c:	f7fe fb44 	bl	8001ab8 <HAL_GetTick>
 8003430:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003434:	f7fe fb40 	bl	8001ab8 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e09a      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003446:	4b50      	ldr	r3, [pc, #320]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 8083 	beq.w	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	4b48      	ldr	r3, [pc, #288]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	4a47      	ldr	r2, [pc, #284]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003470:	4b45      	ldr	r3, [pc, #276]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800347c:	4b43      	ldr	r3, [pc, #268]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a42      	ldr	r2, [pc, #264]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003486:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003488:	f7fe fb16 	bl	8001ab8 <HAL_GetTick>
 800348c:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003490:	f7fe fb12 	bl	8001ab8 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e06c      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034a2:	4b3a      	ldr	r3, [pc, #232]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0f0      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034ae:	4b36      	ldr	r3, [pc, #216]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034b6:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d02f      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d028      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034d4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80034d8:	2201      	movs	r2, #1
 80034da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034dc:	4b2c      	ldr	r3, [pc, #176]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80034e2:	4a29      	ldr	r2, [pc, #164]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80034e8:	4b27      	ldr	r3, [pc, #156]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d114      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fe fae0 	bl	8001ab8 <HAL_GetTick>
 80034f8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034fa:	e00a      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fc:	f7fe fadc 	bl	8001ab8 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e034      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003512:	4b1d      	ldr	r3, [pc, #116]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0ee      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003526:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800352a:	d10d      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800352c:	4b16      	ldr	r3, [pc, #88]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800353c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003540:	4911      	ldr	r1, [pc, #68]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003542:	4313      	orrs	r3, r2
 8003544:	608b      	str	r3, [r1, #8]
 8003546:	e005      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003548:	4b0f      	ldr	r3, [pc, #60]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	4a0e      	ldr	r2, [pc, #56]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003552:	6093      	str	r3, [r2, #8]
 8003554:	4b0c      	ldr	r3, [pc, #48]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003556:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003560:	4909      	ldr	r1, [pc, #36]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003562:	4313      	orrs	r3, r2
 8003564:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	7d1a      	ldrb	r2, [r3, #20]
 8003576:	4b07      	ldr	r3, [pc, #28]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003578:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	42470068 	.word	0x42470068
 8003588:	40023800 	.word	0x40023800
 800358c:	40007000 	.word	0x40007000
 8003590:	42470e40 	.word	0x42470e40
 8003594:	424711e0 	.word	0x424711e0

08003598 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e073      	b.n	8003696 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	7f5b      	ldrb	r3, [r3, #29]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d105      	bne.n	80035c4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fe f8c0 	bl	8001744 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2202      	movs	r2, #2
 80035c8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f003 0310 	and.w	r3, r3, #16
 80035d4:	2b10      	cmp	r3, #16
 80035d6:	d055      	beq.n	8003684 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	22ca      	movs	r2, #202	@ 0xca
 80035de:	625a      	str	r2, [r3, #36]	@ 0x24
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2253      	movs	r2, #83	@ 0x53
 80035e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f87f 	bl	80036ec <RTC_EnterInitMode>
 80035ee:	4603      	mov	r3, r0
 80035f0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d12c      	bne.n	8003652 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6812      	ldr	r2, [r2, #0]
 8003602:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003606:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800360a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6899      	ldr	r1, [r3, #8]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	431a      	orrs	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	68d2      	ldr	r2, [r2, #12]
 8003632:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6919      	ldr	r1, [r3, #16]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	041a      	lsls	r2, r3, #16
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f886 	bl	800375a <RTC_ExitInitMode>
 800364e:	4603      	mov	r3, r0
 8003650:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d110      	bne.n	800367a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003666:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699a      	ldr	r2, [r3, #24]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	22ff      	movs	r2, #255	@ 0xff
 8003680:	625a      	str	r2, [r3, #36]	@ 0x24
 8003682:	e001      	b.n	8003688 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003688:	7bfb      	ldrb	r3, [r7, #15]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d102      	bne.n	8003694 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003694:	7bfb      	ldrb	r3, [r7, #15]
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a0d      	ldr	r2, [pc, #52]	@ (80036e8 <HAL_RTC_WaitForSynchro+0x48>)
 80036b2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036b4:	f7fe fa00 	bl	8001ab8 <HAL_GetTick>
 80036b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80036ba:	e009      	b.n	80036d0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80036bc:	f7fe f9fc 	bl	8001ab8 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036ca:	d901      	bls.n	80036d0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e007      	b.n	80036e0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f003 0320 	and.w	r3, r3, #32
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0ee      	beq.n	80036bc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	00013f5f 	.word	0x00013f5f

080036ec <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003706:	2b00      	cmp	r3, #0
 8003708:	d122      	bne.n	8003750 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003718:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800371a:	f7fe f9cd 	bl	8001ab8 <HAL_GetTick>
 800371e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003720:	e00c      	b.n	800373c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003722:	f7fe f9c9 	bl	8001ab8 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003730:	d904      	bls.n	800373c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2204      	movs	r2, #4
 8003736:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <RTC_EnterInitMode+0x64>
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d1e8      	bne.n	8003722 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003750:	7bfb      	ldrb	r3, [r7, #15]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68da      	ldr	r2, [r3, #12]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003774:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 0320 	and.w	r3, r3, #32
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10a      	bne.n	800379a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f7ff ff8b 	bl	80036a0 <HAL_RTC_WaitForSynchro>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d004      	beq.n	800379a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2204      	movs	r2, #4
 8003794:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e041      	b.n	800383a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd ffe6 	bl	800179c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	4610      	mov	r0, r2
 80037e4:	f000 f8f4 	bl	80039d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
 800384a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003856:	2b01      	cmp	r3, #1
 8003858:	d101      	bne.n	800385e <HAL_TIM_ConfigClockSource+0x1c>
 800385a:	2302      	movs	r3, #2
 800385c:	e0b4      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x186>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2202      	movs	r2, #2
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800387c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003884:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003896:	d03e      	beq.n	8003916 <HAL_TIM_ConfigClockSource+0xd4>
 8003898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800389c:	f200 8087 	bhi.w	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a4:	f000 8086 	beq.w	80039b4 <HAL_TIM_ConfigClockSource+0x172>
 80038a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038ac:	d87f      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038ae:	2b70      	cmp	r3, #112	@ 0x70
 80038b0:	d01a      	beq.n	80038e8 <HAL_TIM_ConfigClockSource+0xa6>
 80038b2:	2b70      	cmp	r3, #112	@ 0x70
 80038b4:	d87b      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038b6:	2b60      	cmp	r3, #96	@ 0x60
 80038b8:	d050      	beq.n	800395c <HAL_TIM_ConfigClockSource+0x11a>
 80038ba:	2b60      	cmp	r3, #96	@ 0x60
 80038bc:	d877      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038be:	2b50      	cmp	r3, #80	@ 0x50
 80038c0:	d03c      	beq.n	800393c <HAL_TIM_ConfigClockSource+0xfa>
 80038c2:	2b50      	cmp	r3, #80	@ 0x50
 80038c4:	d873      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038c6:	2b40      	cmp	r3, #64	@ 0x40
 80038c8:	d058      	beq.n	800397c <HAL_TIM_ConfigClockSource+0x13a>
 80038ca:	2b40      	cmp	r3, #64	@ 0x40
 80038cc:	d86f      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038ce:	2b30      	cmp	r3, #48	@ 0x30
 80038d0:	d064      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x15a>
 80038d2:	2b30      	cmp	r3, #48	@ 0x30
 80038d4:	d86b      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038d6:	2b20      	cmp	r3, #32
 80038d8:	d060      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x15a>
 80038da:	2b20      	cmp	r3, #32
 80038dc:	d867      	bhi.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d05c      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x15a>
 80038e2:	2b10      	cmp	r3, #16
 80038e4:	d05a      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x15a>
 80038e6:	e062      	b.n	80039ae <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038f8:	f000 f970 	bl	8003bdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800390a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68ba      	ldr	r2, [r7, #8]
 8003912:	609a      	str	r2, [r3, #8]
      break;
 8003914:	e04f      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003926:	f000 f959 	bl	8003bdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003938:	609a      	str	r2, [r3, #8]
      break;
 800393a:	e03c      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003948:	461a      	mov	r2, r3
 800394a:	f000 f8cd 	bl	8003ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2150      	movs	r1, #80	@ 0x50
 8003954:	4618      	mov	r0, r3
 8003956:	f000 f926 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800395a:	e02c      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003968:	461a      	mov	r2, r3
 800396a:	f000 f8ec 	bl	8003b46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2160      	movs	r1, #96	@ 0x60
 8003974:	4618      	mov	r0, r3
 8003976:	f000 f916 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800397a:	e01c      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003988:	461a      	mov	r2, r3
 800398a:	f000 f8ad 	bl	8003ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2140      	movs	r1, #64	@ 0x40
 8003994:	4618      	mov	r0, r3
 8003996:	f000 f906 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800399a:	e00c      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4610      	mov	r0, r2
 80039a8:	f000 f8fd 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 80039ac:	e003      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	73fb      	strb	r3, [r7, #15]
      break;
 80039b2:	e000      	b.n	80039b6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a3a      	ldr	r2, [pc, #232]	@ (8003acc <TIM_Base_SetConfig+0xfc>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d00f      	beq.n	8003a08 <TIM_Base_SetConfig+0x38>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ee:	d00b      	beq.n	8003a08 <TIM_Base_SetConfig+0x38>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a37      	ldr	r2, [pc, #220]	@ (8003ad0 <TIM_Base_SetConfig+0x100>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d007      	beq.n	8003a08 <TIM_Base_SetConfig+0x38>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a36      	ldr	r2, [pc, #216]	@ (8003ad4 <TIM_Base_SetConfig+0x104>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d003      	beq.n	8003a08 <TIM_Base_SetConfig+0x38>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a35      	ldr	r2, [pc, #212]	@ (8003ad8 <TIM_Base_SetConfig+0x108>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d108      	bne.n	8003a1a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a2b      	ldr	r2, [pc, #172]	@ (8003acc <TIM_Base_SetConfig+0xfc>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d01b      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a28:	d017      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a28      	ldr	r2, [pc, #160]	@ (8003ad0 <TIM_Base_SetConfig+0x100>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d013      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a27      	ldr	r2, [pc, #156]	@ (8003ad4 <TIM_Base_SetConfig+0x104>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00f      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a26      	ldr	r2, [pc, #152]	@ (8003ad8 <TIM_Base_SetConfig+0x108>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00b      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a25      	ldr	r2, [pc, #148]	@ (8003adc <TIM_Base_SetConfig+0x10c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d007      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ae0 <TIM_Base_SetConfig+0x110>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d003      	beq.n	8003a5a <TIM_Base_SetConfig+0x8a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a23      	ldr	r2, [pc, #140]	@ (8003ae4 <TIM_Base_SetConfig+0x114>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d108      	bne.n	8003a6c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a0e      	ldr	r2, [pc, #56]	@ (8003acc <TIM_Base_SetConfig+0xfc>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d103      	bne.n	8003aa0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	691a      	ldr	r2, [r3, #16]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d105      	bne.n	8003abe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	f023 0201 	bic.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	611a      	str	r2, [r3, #16]
  }
}
 8003abe:	bf00      	nop
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40010000 	.word	0x40010000
 8003ad0:	40000400 	.word	0x40000400
 8003ad4:	40000800 	.word	0x40000800
 8003ad8:	40000c00 	.word	0x40000c00
 8003adc:	40014000 	.word	0x40014000
 8003ae0:	40014400 	.word	0x40014400
 8003ae4:	40014800 	.word	0x40014800

08003ae8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	f023 0201 	bic.w	r2, r3, #1
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f023 030a 	bic.w	r3, r3, #10
 8003b24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	621a      	str	r2, [r3, #32]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b087      	sub	sp, #28
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	60f8      	str	r0, [r7, #12]
 8003b4e:	60b9      	str	r1, [r7, #8]
 8003b50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f023 0210 	bic.w	r2, r3, #16
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	031b      	lsls	r3, r3, #12
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	621a      	str	r2, [r3, #32]
}
 8003b9a:	bf00      	nop
 8003b9c:	371c      	adds	r7, #28
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b085      	sub	sp, #20
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
 8003bae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f043 0307 	orr.w	r3, r3, #7
 8003bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	609a      	str	r2, [r3, #8]
}
 8003bd0:	bf00      	nop
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	021a      	lsls	r2, r3, #8
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	609a      	str	r2, [r3, #8]
}
 8003c10:	bf00      	nop
 8003c12:	371c      	adds	r7, #28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c30:	2302      	movs	r3, #2
 8003c32:	e050      	b.n	8003cd6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a1c      	ldr	r2, [pc, #112]	@ (8003ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d018      	beq.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c80:	d013      	beq.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a18      	ldr	r2, [pc, #96]	@ (8003ce8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00e      	beq.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a16      	ldr	r2, [pc, #88]	@ (8003cec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d009      	beq.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a15      	ldr	r2, [pc, #84]	@ (8003cf0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d004      	beq.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a13      	ldr	r2, [pc, #76]	@ (8003cf4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	40010000 	.word	0x40010000
 8003ce8:	40000400 	.word	0x40000400
 8003cec:	40000800 	.word	0x40000800
 8003cf0:	40000c00 	.word	0x40000c00
 8003cf4:	40014000 	.word	0x40014000

08003cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e042      	b.n	8003d90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d106      	bne.n	8003d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fd fd5e 	bl	80017e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2224      	movs	r2, #36	@ 0x24
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 fcdb 	bl	80046f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	4613      	mov	r3, r2
 8003da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	d112      	bne.n	8003dd8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <HAL_UART_Receive_IT+0x26>
 8003db8:	88fb      	ldrh	r3, [r7, #6]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e00b      	b.n	8003dda <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dc8:	88fb      	ldrh	r3, [r7, #6]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 faba 	bl	8004348 <UART_Start_Receive_IT>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	e000      	b.n	8003dda <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003dd8:	2302      	movs	r3, #2
  }
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
	...

08003de4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b0ba      	sub	sp, #232	@ 0xe8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10f      	bne.n	8003e4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d009      	beq.n	8003e4a <HAL_UART_IRQHandler+0x66>
 8003e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 fb99 	bl	800457a <UART_Receive_IT>
      return;
 8003e48:	e25b      	b.n	8004302 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 80de 	beq.w	8004010 <HAL_UART_IRQHandler+0x22c>
 8003e54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d106      	bne.n	8003e6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e64:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 80d1 	beq.w	8004010 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00b      	beq.n	8003e92 <HAL_UART_IRQHandler+0xae>
 8003e7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	f043 0201 	orr.w	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00b      	beq.n	8003eb6 <HAL_UART_IRQHandler+0xd2>
 8003e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	f043 0202 	orr.w	r2, r3, #2
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00b      	beq.n	8003eda <HAL_UART_IRQHandler+0xf6>
 8003ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d005      	beq.n	8003eda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed2:	f043 0204 	orr.w	r2, r3, #4
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d011      	beq.n	8003f0a <HAL_UART_IRQHandler+0x126>
 8003ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eea:	f003 0320 	and.w	r3, r3, #32
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d105      	bne.n	8003efe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ef2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f043 0208 	orr.w	r2, r3, #8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 81f2 	beq.w	80042f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_UART_IRQHandler+0x14e>
 8003f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f24:	f003 0320 	and.w	r3, r3, #32
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fb24 	bl	800457a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3c:	2b40      	cmp	r3, #64	@ 0x40
 8003f3e:	bf0c      	ite	eq
 8003f40:	2301      	moveq	r3, #1
 8003f42:	2300      	movne	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d103      	bne.n	8003f5e <HAL_UART_IRQHandler+0x17a>
 8003f56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d04f      	beq.n	8003ffe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fa2c 	bl	80043bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6e:	2b40      	cmp	r3, #64	@ 0x40
 8003f70:	d141      	bne.n	8003ff6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	3314      	adds	r3, #20
 8003f78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f80:	e853 3f00 	ldrex	r3, [r3]
 8003f84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3314      	adds	r3, #20
 8003f9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fa2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003faa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fae:	e841 2300 	strex	r3, r2, [r1]
 8003fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1d9      	bne.n	8003f72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d013      	beq.n	8003fee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fca:	4a7e      	ldr	r2, [pc, #504]	@ (80041c4 <HAL_UART_IRQHandler+0x3e0>)
 8003fcc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fd ff21 	bl	8001e1a <HAL_DMA_Abort_IT>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fe8:	4610      	mov	r0, r2
 8003fea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fec:	e00e      	b.n	800400c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f994 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff4:	e00a      	b.n	800400c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f990 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	e006      	b.n	800400c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f98c 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800400a:	e175      	b.n	80042f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800400c:	bf00      	nop
    return;
 800400e:	e173      	b.n	80042f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004014:	2b01      	cmp	r3, #1
 8004016:	f040 814f 	bne.w	80042b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800401a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800401e:	f003 0310 	and.w	r3, r3, #16
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 8148 	beq.w	80042b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800402c:	f003 0310 	and.w	r3, r3, #16
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 8141 	beq.w	80042b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004036:	2300      	movs	r3, #0
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	60bb      	str	r3, [r7, #8]
 800404a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004056:	2b40      	cmp	r3, #64	@ 0x40
 8004058:	f040 80b6 	bne.w	80041c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004068:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 8145 	beq.w	80042fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004076:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800407a:	429a      	cmp	r2, r3
 800407c:	f080 813e 	bcs.w	80042fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004086:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004092:	f000 8088 	beq.w	80041a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	330c      	adds	r3, #12
 800409c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040a4:	e853 3f00 	ldrex	r3, [r3]
 80040a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	330c      	adds	r3, #12
 80040be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040d2:	e841 2300 	strex	r3, r2, [r1]
 80040d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1d9      	bne.n	8004096 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3314      	adds	r3, #20
 80040e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ec:	e853 3f00 	ldrex	r3, [r3]
 80040f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80040f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040f4:	f023 0301 	bic.w	r3, r3, #1
 80040f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	3314      	adds	r3, #20
 8004102:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004106:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800410a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800410e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004112:	e841 2300 	strex	r3, r2, [r1]
 8004116:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004118:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1e1      	bne.n	80040e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3314      	adds	r3, #20
 8004124:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004126:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004128:	e853 3f00 	ldrex	r3, [r3]
 800412c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800412e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004130:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004134:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3314      	adds	r3, #20
 800413e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004142:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004144:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004146:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004148:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800414a:	e841 2300 	strex	r3, r2, [r1]
 800414e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004150:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1e3      	bne.n	800411e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2220      	movs	r2, #32
 800415a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800416e:	e853 3f00 	ldrex	r3, [r3]
 8004172:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004174:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004176:	f023 0310 	bic.w	r3, r3, #16
 800417a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	330c      	adds	r3, #12
 8004184:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004188:	65ba      	str	r2, [r7, #88]	@ 0x58
 800418a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800418e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004190:	e841 2300 	strex	r3, r2, [r1]
 8004194:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1e3      	bne.n	8004164 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7fd fdca 	bl	8001d3a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2202      	movs	r2, #2
 80041aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	4619      	mov	r1, r3
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f8b7 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041c2:	e09b      	b.n	80042fc <HAL_UART_IRQHandler+0x518>
 80041c4:	08004483 	.word	0x08004483
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 808e 	beq.w	8004300 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80041e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 8089 	beq.w	8004300 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	330c      	adds	r3, #12
 80041f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f8:	e853 3f00 	ldrex	r3, [r3]
 80041fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004204:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	330c      	adds	r3, #12
 800420e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004212:	647a      	str	r2, [r7, #68]	@ 0x44
 8004214:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004216:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004218:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800421a:	e841 2300 	strex	r3, r2, [r1]
 800421e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1e3      	bne.n	80041ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3314      	adds	r3, #20
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	e853 3f00 	ldrex	r3, [r3]
 8004234:	623b      	str	r3, [r7, #32]
   return(result);
 8004236:	6a3b      	ldr	r3, [r7, #32]
 8004238:	f023 0301 	bic.w	r3, r3, #1
 800423c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	3314      	adds	r3, #20
 8004246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800424a:	633a      	str	r2, [r7, #48]	@ 0x30
 800424c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e3      	bne.n	8004226 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	330c      	adds	r3, #12
 8004272:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	e853 3f00 	ldrex	r3, [r3]
 800427a:	60fb      	str	r3, [r7, #12]
   return(result);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f023 0310 	bic.w	r3, r3, #16
 8004282:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	330c      	adds	r3, #12
 800428c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004290:	61fa      	str	r2, [r7, #28]
 8004292:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004294:	69b9      	ldr	r1, [r7, #24]
 8004296:	69fa      	ldr	r2, [r7, #28]
 8004298:	e841 2300 	strex	r3, r2, [r1]
 800429c:	617b      	str	r3, [r7, #20]
   return(result);
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1e3      	bne.n	800426c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042ae:	4619      	mov	r1, r3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f83d 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042b6:	e023      	b.n	8004300 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d009      	beq.n	80042d8 <HAL_UART_IRQHandler+0x4f4>
 80042c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f8ea 	bl	80044aa <UART_Transmit_IT>
    return;
 80042d6:	e014      	b.n	8004302 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00e      	beq.n	8004302 <HAL_UART_IRQHandler+0x51e>
 80042e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d008      	beq.n	8004302 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 f92a 	bl	800454a <UART_EndTransmit_IT>
    return;
 80042f6:	e004      	b.n	8004302 <HAL_UART_IRQHandler+0x51e>
    return;
 80042f8:	bf00      	nop
 80042fa:	e002      	b.n	8004302 <HAL_UART_IRQHandler+0x51e>
      return;
 80042fc:	bf00      	nop
 80042fe:	e000      	b.n	8004302 <HAL_UART_IRQHandler+0x51e>
      return;
 8004300:	bf00      	nop
  }
}
 8004302:	37e8      	adds	r7, #232	@ 0xe8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	4613      	mov	r3, r2
 8004354:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	88fa      	ldrh	r2, [r7, #6]
 8004360:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	88fa      	ldrh	r2, [r7, #6]
 8004366:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2222      	movs	r2, #34	@ 0x22
 8004372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68da      	ldr	r2, [r3, #12]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800438c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695a      	ldr	r2, [r3, #20]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f042 0201 	orr.w	r2, r2, #1
 800439c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f042 0220 	orr.w	r2, r2, #32
 80043ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043bc:	b480      	push	{r7}
 80043be:	b095      	sub	sp, #84	@ 0x54
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	330c      	adds	r3, #12
 80043ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ce:	e853 3f00 	ldrex	r3, [r3]
 80043d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	330c      	adds	r3, #12
 80043e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80043e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043ec:	e841 2300 	strex	r3, r2, [r1]
 80043f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1e5      	bne.n	80043c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	3314      	adds	r3, #20
 80043fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	e853 3f00 	ldrex	r3, [r3]
 8004406:	61fb      	str	r3, [r7, #28]
   return(result);
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f023 0301 	bic.w	r3, r3, #1
 800440e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3314      	adds	r3, #20
 8004416:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004418:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800441a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800441e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004420:	e841 2300 	strex	r3, r2, [r1]
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1e5      	bne.n	80043f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004430:	2b01      	cmp	r3, #1
 8004432:	d119      	bne.n	8004468 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	e853 3f00 	ldrex	r3, [r3]
 8004442:	60bb      	str	r3, [r7, #8]
   return(result);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	f023 0310 	bic.w	r3, r3, #16
 800444a:	647b      	str	r3, [r7, #68]	@ 0x44
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	330c      	adds	r3, #12
 8004452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004454:	61ba      	str	r2, [r7, #24]
 8004456:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004458:	6979      	ldr	r1, [r7, #20]
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	e841 2300 	strex	r3, r2, [r1]
 8004460:	613b      	str	r3, [r7, #16]
   return(result);
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1e5      	bne.n	8004434 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004476:	bf00      	nop
 8004478:	3754      	adds	r7, #84	@ 0x54
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f7ff ff3d 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044a2:	bf00      	nop
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b085      	sub	sp, #20
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b21      	cmp	r3, #33	@ 0x21
 80044bc:	d13e      	bne.n	800453c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c6:	d114      	bne.n	80044f2 <UART_Transmit_IT+0x48>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d110      	bne.n	80044f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	1c9a      	adds	r2, r3, #2
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	621a      	str	r2, [r3, #32]
 80044f0:	e008      	b.n	8004504 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	1c59      	adds	r1, r3, #1
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6211      	str	r1, [r2, #32]
 80044fc:	781a      	ldrb	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29b      	uxth	r3, r3
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	4619      	mov	r1, r3
 8004512:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10f      	bne.n	8004538 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004526:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004536:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004538:	2300      	movs	r3, #0
 800453a:	e000      	b.n	800453e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800453c:	2302      	movs	r3, #2
  }
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68da      	ldr	r2, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004560:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7ff fecc 	bl	8004308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b08c      	sub	sp, #48	@ 0x30
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b22      	cmp	r3, #34	@ 0x22
 800458c:	f040 80ae 	bne.w	80046ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004598:	d117      	bne.n	80045ca <UART_Receive_IT+0x50>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d113      	bne.n	80045ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c2:	1c9a      	adds	r2, r3, #2
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80045c8:	e026      	b.n	8004618 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045dc:	d007      	beq.n	80045ee <UART_Receive_IT+0x74>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10a      	bne.n	80045fc <UART_Receive_IT+0x82>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d106      	bne.n	80045fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f8:	701a      	strb	r2, [r3, #0]
 80045fa:	e008      	b.n	800460e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004608:	b2da      	uxtb	r2, r3
 800460a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b29b      	uxth	r3, r3
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	4619      	mov	r1, r3
 8004626:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004628:	2b00      	cmp	r3, #0
 800462a:	d15d      	bne.n	80046e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0220 	bic.w	r2, r2, #32
 800463a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800464a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	2b01      	cmp	r3, #1
 8004670:	d135      	bne.n	80046de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	330c      	adds	r3, #12
 800467e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	e853 3f00 	ldrex	r3, [r3]
 8004686:	613b      	str	r3, [r7, #16]
   return(result);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f023 0310 	bic.w	r3, r3, #16
 800468e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	330c      	adds	r3, #12
 8004696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004698:	623a      	str	r2, [r7, #32]
 800469a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469c:	69f9      	ldr	r1, [r7, #28]
 800469e:	6a3a      	ldr	r2, [r7, #32]
 80046a0:	e841 2300 	strex	r3, r2, [r1]
 80046a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1e5      	bne.n	8004678 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0310 	and.w	r3, r3, #16
 80046b6:	2b10      	cmp	r3, #16
 80046b8:	d10a      	bne.n	80046d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046ba:	2300      	movs	r3, #0
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046d4:	4619      	mov	r1, r3
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7ff fe2a 	bl	8004330 <HAL_UARTEx_RxEventCallback>
 80046dc:	e002      	b.n	80046e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fc fc7c 	bl	8000fdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	e002      	b.n	80046ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	e000      	b.n	80046ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80046ec:	2302      	movs	r3, #2
  }
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3730      	adds	r7, #48	@ 0x30
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046fc:	b0c0      	sub	sp, #256	@ 0x100
 80046fe:	af00      	add	r7, sp, #0
 8004700:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004714:	68d9      	ldr	r1, [r3, #12]
 8004716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	ea40 0301 	orr.w	r3, r0, r1
 8004720:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	431a      	orrs	r2, r3
 8004730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	431a      	orrs	r2, r3
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	4313      	orrs	r3, r2
 8004740:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004750:	f021 010c 	bic.w	r1, r1, #12
 8004754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800475e:	430b      	orrs	r3, r1
 8004760:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800476e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004772:	6999      	ldr	r1, [r3, #24]
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	ea40 0301 	orr.w	r3, r0, r1
 800477e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	4b8f      	ldr	r3, [pc, #572]	@ (80049c4 <UART_SetConfig+0x2cc>)
 8004788:	429a      	cmp	r2, r3
 800478a:	d005      	beq.n	8004798 <UART_SetConfig+0xa0>
 800478c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4b8d      	ldr	r3, [pc, #564]	@ (80049c8 <UART_SetConfig+0x2d0>)
 8004794:	429a      	cmp	r2, r3
 8004796:	d104      	bne.n	80047a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004798:	f7fe fdfa 	bl	8003390 <HAL_RCC_GetPCLK2Freq>
 800479c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80047a0:	e003      	b.n	80047aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047a2:	f7fe fde1 	bl	8003368 <HAL_RCC_GetPCLK1Freq>
 80047a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047b4:	f040 810c 	bne.w	80049d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047bc:	2200      	movs	r2, #0
 80047be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80047c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80047ca:	4622      	mov	r2, r4
 80047cc:	462b      	mov	r3, r5
 80047ce:	1891      	adds	r1, r2, r2
 80047d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80047d2:	415b      	adcs	r3, r3
 80047d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047da:	4621      	mov	r1, r4
 80047dc:	eb12 0801 	adds.w	r8, r2, r1
 80047e0:	4629      	mov	r1, r5
 80047e2:	eb43 0901 	adc.w	r9, r3, r1
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047fa:	4690      	mov	r8, r2
 80047fc:	4699      	mov	r9, r3
 80047fe:	4623      	mov	r3, r4
 8004800:	eb18 0303 	adds.w	r3, r8, r3
 8004804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004808:	462b      	mov	r3, r5
 800480a:	eb49 0303 	adc.w	r3, r9, r3
 800480e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800481e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004822:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004826:	460b      	mov	r3, r1
 8004828:	18db      	adds	r3, r3, r3
 800482a:	653b      	str	r3, [r7, #80]	@ 0x50
 800482c:	4613      	mov	r3, r2
 800482e:	eb42 0303 	adc.w	r3, r2, r3
 8004832:	657b      	str	r3, [r7, #84]	@ 0x54
 8004834:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004838:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800483c:	f7fb fccc 	bl	80001d8 <__aeabi_uldivmod>
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	4b61      	ldr	r3, [pc, #388]	@ (80049cc <UART_SetConfig+0x2d4>)
 8004846:	fba3 2302 	umull	r2, r3, r3, r2
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	011c      	lsls	r4, r3, #4
 800484e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004852:	2200      	movs	r2, #0
 8004854:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004858:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800485c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004860:	4642      	mov	r2, r8
 8004862:	464b      	mov	r3, r9
 8004864:	1891      	adds	r1, r2, r2
 8004866:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004868:	415b      	adcs	r3, r3
 800486a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800486c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004870:	4641      	mov	r1, r8
 8004872:	eb12 0a01 	adds.w	sl, r2, r1
 8004876:	4649      	mov	r1, r9
 8004878:	eb43 0b01 	adc.w	fp, r3, r1
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	f04f 0300 	mov.w	r3, #0
 8004884:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004888:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800488c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004890:	4692      	mov	sl, r2
 8004892:	469b      	mov	fp, r3
 8004894:	4643      	mov	r3, r8
 8004896:	eb1a 0303 	adds.w	r3, sl, r3
 800489a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800489e:	464b      	mov	r3, r9
 80048a0:	eb4b 0303 	adc.w	r3, fp, r3
 80048a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80048b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048bc:	460b      	mov	r3, r1
 80048be:	18db      	adds	r3, r3, r3
 80048c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048c2:	4613      	mov	r3, r2
 80048c4:	eb42 0303 	adc.w	r3, r2, r3
 80048c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80048ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80048d2:	f7fb fc81 	bl	80001d8 <__aeabi_uldivmod>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4611      	mov	r1, r2
 80048dc:	4b3b      	ldr	r3, [pc, #236]	@ (80049cc <UART_SetConfig+0x2d4>)
 80048de:	fba3 2301 	umull	r2, r3, r3, r1
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	2264      	movs	r2, #100	@ 0x64
 80048e6:	fb02 f303 	mul.w	r3, r2, r3
 80048ea:	1acb      	subs	r3, r1, r3
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80048f2:	4b36      	ldr	r3, [pc, #216]	@ (80049cc <UART_SetConfig+0x2d4>)
 80048f4:	fba3 2302 	umull	r2, r3, r3, r2
 80048f8:	095b      	lsrs	r3, r3, #5
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004900:	441c      	add	r4, r3
 8004902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004906:	2200      	movs	r2, #0
 8004908:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800490c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004910:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004914:	4642      	mov	r2, r8
 8004916:	464b      	mov	r3, r9
 8004918:	1891      	adds	r1, r2, r2
 800491a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800491c:	415b      	adcs	r3, r3
 800491e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004920:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004924:	4641      	mov	r1, r8
 8004926:	1851      	adds	r1, r2, r1
 8004928:	6339      	str	r1, [r7, #48]	@ 0x30
 800492a:	4649      	mov	r1, r9
 800492c:	414b      	adcs	r3, r1
 800492e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	f04f 0300 	mov.w	r3, #0
 8004938:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800493c:	4659      	mov	r1, fp
 800493e:	00cb      	lsls	r3, r1, #3
 8004940:	4651      	mov	r1, sl
 8004942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004946:	4651      	mov	r1, sl
 8004948:	00ca      	lsls	r2, r1, #3
 800494a:	4610      	mov	r0, r2
 800494c:	4619      	mov	r1, r3
 800494e:	4603      	mov	r3, r0
 8004950:	4642      	mov	r2, r8
 8004952:	189b      	adds	r3, r3, r2
 8004954:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004958:	464b      	mov	r3, r9
 800495a:	460a      	mov	r2, r1
 800495c:	eb42 0303 	adc.w	r3, r2, r3
 8004960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004970:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004974:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004978:	460b      	mov	r3, r1
 800497a:	18db      	adds	r3, r3, r3
 800497c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800497e:	4613      	mov	r3, r2
 8004980:	eb42 0303 	adc.w	r3, r2, r3
 8004984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004986:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800498a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800498e:	f7fb fc23 	bl	80001d8 <__aeabi_uldivmod>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4b0d      	ldr	r3, [pc, #52]	@ (80049cc <UART_SetConfig+0x2d4>)
 8004998:	fba3 1302 	umull	r1, r3, r3, r2
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	2164      	movs	r1, #100	@ 0x64
 80049a0:	fb01 f303 	mul.w	r3, r1, r3
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	3332      	adds	r3, #50	@ 0x32
 80049aa:	4a08      	ldr	r2, [pc, #32]	@ (80049cc <UART_SetConfig+0x2d4>)
 80049ac:	fba2 2303 	umull	r2, r3, r2, r3
 80049b0:	095b      	lsrs	r3, r3, #5
 80049b2:	f003 0207 	and.w	r2, r3, #7
 80049b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4422      	add	r2, r4
 80049be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049c0:	e106      	b.n	8004bd0 <UART_SetConfig+0x4d8>
 80049c2:	bf00      	nop
 80049c4:	40011000 	.word	0x40011000
 80049c8:	40011400 	.word	0x40011400
 80049cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049d4:	2200      	movs	r2, #0
 80049d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80049de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80049e2:	4642      	mov	r2, r8
 80049e4:	464b      	mov	r3, r9
 80049e6:	1891      	adds	r1, r2, r2
 80049e8:	6239      	str	r1, [r7, #32]
 80049ea:	415b      	adcs	r3, r3
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049f2:	4641      	mov	r1, r8
 80049f4:	1854      	adds	r4, r2, r1
 80049f6:	4649      	mov	r1, r9
 80049f8:	eb43 0501 	adc.w	r5, r3, r1
 80049fc:	f04f 0200 	mov.w	r2, #0
 8004a00:	f04f 0300 	mov.w	r3, #0
 8004a04:	00eb      	lsls	r3, r5, #3
 8004a06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a0a:	00e2      	lsls	r2, r4, #3
 8004a0c:	4614      	mov	r4, r2
 8004a0e:	461d      	mov	r5, r3
 8004a10:	4643      	mov	r3, r8
 8004a12:	18e3      	adds	r3, r4, r3
 8004a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a18:	464b      	mov	r3, r9
 8004a1a:	eb45 0303 	adc.w	r3, r5, r3
 8004a1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	f04f 0300 	mov.w	r3, #0
 8004a3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a3e:	4629      	mov	r1, r5
 8004a40:	008b      	lsls	r3, r1, #2
 8004a42:	4621      	mov	r1, r4
 8004a44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a48:	4621      	mov	r1, r4
 8004a4a:	008a      	lsls	r2, r1, #2
 8004a4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a50:	f7fb fbc2 	bl	80001d8 <__aeabi_uldivmod>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	4b60      	ldr	r3, [pc, #384]	@ (8004bdc <UART_SetConfig+0x4e4>)
 8004a5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a5e:	095b      	lsrs	r3, r3, #5
 8004a60:	011c      	lsls	r4, r3, #4
 8004a62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a74:	4642      	mov	r2, r8
 8004a76:	464b      	mov	r3, r9
 8004a78:	1891      	adds	r1, r2, r2
 8004a7a:	61b9      	str	r1, [r7, #24]
 8004a7c:	415b      	adcs	r3, r3
 8004a7e:	61fb      	str	r3, [r7, #28]
 8004a80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a84:	4641      	mov	r1, r8
 8004a86:	1851      	adds	r1, r2, r1
 8004a88:	6139      	str	r1, [r7, #16]
 8004a8a:	4649      	mov	r1, r9
 8004a8c:	414b      	adcs	r3, r1
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a9c:	4659      	mov	r1, fp
 8004a9e:	00cb      	lsls	r3, r1, #3
 8004aa0:	4651      	mov	r1, sl
 8004aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004aa6:	4651      	mov	r1, sl
 8004aa8:	00ca      	lsls	r2, r1, #3
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4619      	mov	r1, r3
 8004aae:	4603      	mov	r3, r0
 8004ab0:	4642      	mov	r2, r8
 8004ab2:	189b      	adds	r3, r3, r2
 8004ab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ab8:	464b      	mov	r3, r9
 8004aba:	460a      	mov	r2, r1
 8004abc:	eb42 0303 	adc.w	r3, r2, r3
 8004ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ace:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	f04f 0300 	mov.w	r3, #0
 8004ad8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004adc:	4649      	mov	r1, r9
 8004ade:	008b      	lsls	r3, r1, #2
 8004ae0:	4641      	mov	r1, r8
 8004ae2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	008a      	lsls	r2, r1, #2
 8004aea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004aee:	f7fb fb73 	bl	80001d8 <__aeabi_uldivmod>
 8004af2:	4602      	mov	r2, r0
 8004af4:	460b      	mov	r3, r1
 8004af6:	4611      	mov	r1, r2
 8004af8:	4b38      	ldr	r3, [pc, #224]	@ (8004bdc <UART_SetConfig+0x4e4>)
 8004afa:	fba3 2301 	umull	r2, r3, r3, r1
 8004afe:	095b      	lsrs	r3, r3, #5
 8004b00:	2264      	movs	r2, #100	@ 0x64
 8004b02:	fb02 f303 	mul.w	r3, r2, r3
 8004b06:	1acb      	subs	r3, r1, r3
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	3332      	adds	r3, #50	@ 0x32
 8004b0c:	4a33      	ldr	r2, [pc, #204]	@ (8004bdc <UART_SetConfig+0x4e4>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	095b      	lsrs	r3, r3, #5
 8004b14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b18:	441c      	add	r4, r3
 8004b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b1e:	2200      	movs	r2, #0
 8004b20:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b22:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b28:	4642      	mov	r2, r8
 8004b2a:	464b      	mov	r3, r9
 8004b2c:	1891      	adds	r1, r2, r2
 8004b2e:	60b9      	str	r1, [r7, #8]
 8004b30:	415b      	adcs	r3, r3
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b38:	4641      	mov	r1, r8
 8004b3a:	1851      	adds	r1, r2, r1
 8004b3c:	6039      	str	r1, [r7, #0]
 8004b3e:	4649      	mov	r1, r9
 8004b40:	414b      	adcs	r3, r1
 8004b42:	607b      	str	r3, [r7, #4]
 8004b44:	f04f 0200 	mov.w	r2, #0
 8004b48:	f04f 0300 	mov.w	r3, #0
 8004b4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b50:	4659      	mov	r1, fp
 8004b52:	00cb      	lsls	r3, r1, #3
 8004b54:	4651      	mov	r1, sl
 8004b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b5a:	4651      	mov	r1, sl
 8004b5c:	00ca      	lsls	r2, r1, #3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	4619      	mov	r1, r3
 8004b62:	4603      	mov	r3, r0
 8004b64:	4642      	mov	r2, r8
 8004b66:	189b      	adds	r3, r3, r2
 8004b68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	460a      	mov	r2, r1
 8004b6e:	eb42 0303 	adc.w	r3, r2, r3
 8004b72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	008b      	lsls	r3, r1, #2
 8004b90:	4641      	mov	r1, r8
 8004b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b96:	4641      	mov	r1, r8
 8004b98:	008a      	lsls	r2, r1, #2
 8004b9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004b9e:	f7fb fb1b 	bl	80001d8 <__aeabi_uldivmod>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bdc <UART_SetConfig+0x4e4>)
 8004ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bac:	095b      	lsrs	r3, r3, #5
 8004bae:	2164      	movs	r1, #100	@ 0x64
 8004bb0:	fb01 f303 	mul.w	r3, r1, r3
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	3332      	adds	r3, #50	@ 0x32
 8004bba:	4a08      	ldr	r2, [pc, #32]	@ (8004bdc <UART_SetConfig+0x4e4>)
 8004bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc0:	095b      	lsrs	r3, r3, #5
 8004bc2:	f003 020f 	and.w	r2, r3, #15
 8004bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4422      	add	r2, r4
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bdc:	51eb851f 	.word	0x51eb851f

08004be0 <malloc>:
 8004be0:	4b02      	ldr	r3, [pc, #8]	@ (8004bec <malloc+0xc>)
 8004be2:	4601      	mov	r1, r0
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	f000 b82d 	b.w	8004c44 <_malloc_r>
 8004bea:	bf00      	nop
 8004bec:	2000000c 	.word	0x2000000c

08004bf0 <free>:
 8004bf0:	4b02      	ldr	r3, [pc, #8]	@ (8004bfc <free+0xc>)
 8004bf2:	4601      	mov	r1, r0
 8004bf4:	6818      	ldr	r0, [r3, #0]
 8004bf6:	f000 b903 	b.w	8004e00 <_free_r>
 8004bfa:	bf00      	nop
 8004bfc:	2000000c 	.word	0x2000000c

08004c00 <sbrk_aligned>:
 8004c00:	b570      	push	{r4, r5, r6, lr}
 8004c02:	4e0f      	ldr	r6, [pc, #60]	@ (8004c40 <sbrk_aligned+0x40>)
 8004c04:	460c      	mov	r4, r1
 8004c06:	6831      	ldr	r1, [r6, #0]
 8004c08:	4605      	mov	r5, r0
 8004c0a:	b911      	cbnz	r1, 8004c12 <sbrk_aligned+0x12>
 8004c0c:	f000 f8ae 	bl	8004d6c <_sbrk_r>
 8004c10:	6030      	str	r0, [r6, #0]
 8004c12:	4621      	mov	r1, r4
 8004c14:	4628      	mov	r0, r5
 8004c16:	f000 f8a9 	bl	8004d6c <_sbrk_r>
 8004c1a:	1c43      	adds	r3, r0, #1
 8004c1c:	d103      	bne.n	8004c26 <sbrk_aligned+0x26>
 8004c1e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004c22:	4620      	mov	r0, r4
 8004c24:	bd70      	pop	{r4, r5, r6, pc}
 8004c26:	1cc4      	adds	r4, r0, #3
 8004c28:	f024 0403 	bic.w	r4, r4, #3
 8004c2c:	42a0      	cmp	r0, r4
 8004c2e:	d0f8      	beq.n	8004c22 <sbrk_aligned+0x22>
 8004c30:	1a21      	subs	r1, r4, r0
 8004c32:	4628      	mov	r0, r5
 8004c34:	f000 f89a 	bl	8004d6c <_sbrk_r>
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d1f2      	bne.n	8004c22 <sbrk_aligned+0x22>
 8004c3c:	e7ef      	b.n	8004c1e <sbrk_aligned+0x1e>
 8004c3e:	bf00      	nop
 8004c40:	200045cc 	.word	0x200045cc

08004c44 <_malloc_r>:
 8004c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c48:	1ccd      	adds	r5, r1, #3
 8004c4a:	f025 0503 	bic.w	r5, r5, #3
 8004c4e:	3508      	adds	r5, #8
 8004c50:	2d0c      	cmp	r5, #12
 8004c52:	bf38      	it	cc
 8004c54:	250c      	movcc	r5, #12
 8004c56:	2d00      	cmp	r5, #0
 8004c58:	4606      	mov	r6, r0
 8004c5a:	db01      	blt.n	8004c60 <_malloc_r+0x1c>
 8004c5c:	42a9      	cmp	r1, r5
 8004c5e:	d904      	bls.n	8004c6a <_malloc_r+0x26>
 8004c60:	230c      	movs	r3, #12
 8004c62:	6033      	str	r3, [r6, #0]
 8004c64:	2000      	movs	r0, #0
 8004c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d40 <_malloc_r+0xfc>
 8004c6e:	f000 f869 	bl	8004d44 <__malloc_lock>
 8004c72:	f8d8 3000 	ldr.w	r3, [r8]
 8004c76:	461c      	mov	r4, r3
 8004c78:	bb44      	cbnz	r4, 8004ccc <_malloc_r+0x88>
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	f7ff ffbf 	bl	8004c00 <sbrk_aligned>
 8004c82:	1c43      	adds	r3, r0, #1
 8004c84:	4604      	mov	r4, r0
 8004c86:	d158      	bne.n	8004d3a <_malloc_r+0xf6>
 8004c88:	f8d8 4000 	ldr.w	r4, [r8]
 8004c8c:	4627      	mov	r7, r4
 8004c8e:	2f00      	cmp	r7, #0
 8004c90:	d143      	bne.n	8004d1a <_malloc_r+0xd6>
 8004c92:	2c00      	cmp	r4, #0
 8004c94:	d04b      	beq.n	8004d2e <_malloc_r+0xea>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	4639      	mov	r1, r7
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	eb04 0903 	add.w	r9, r4, r3
 8004ca0:	f000 f864 	bl	8004d6c <_sbrk_r>
 8004ca4:	4581      	cmp	r9, r0
 8004ca6:	d142      	bne.n	8004d2e <_malloc_r+0xea>
 8004ca8:	6821      	ldr	r1, [r4, #0]
 8004caa:	1a6d      	subs	r5, r5, r1
 8004cac:	4629      	mov	r1, r5
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f7ff ffa6 	bl	8004c00 <sbrk_aligned>
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	d03a      	beq.n	8004d2e <_malloc_r+0xea>
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	442b      	add	r3, r5
 8004cbc:	6023      	str	r3, [r4, #0]
 8004cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	bb62      	cbnz	r2, 8004d20 <_malloc_r+0xdc>
 8004cc6:	f8c8 7000 	str.w	r7, [r8]
 8004cca:	e00f      	b.n	8004cec <_malloc_r+0xa8>
 8004ccc:	6822      	ldr	r2, [r4, #0]
 8004cce:	1b52      	subs	r2, r2, r5
 8004cd0:	d420      	bmi.n	8004d14 <_malloc_r+0xd0>
 8004cd2:	2a0b      	cmp	r2, #11
 8004cd4:	d917      	bls.n	8004d06 <_malloc_r+0xc2>
 8004cd6:	1961      	adds	r1, r4, r5
 8004cd8:	42a3      	cmp	r3, r4
 8004cda:	6025      	str	r5, [r4, #0]
 8004cdc:	bf18      	it	ne
 8004cde:	6059      	strne	r1, [r3, #4]
 8004ce0:	6863      	ldr	r3, [r4, #4]
 8004ce2:	bf08      	it	eq
 8004ce4:	f8c8 1000 	streq.w	r1, [r8]
 8004ce8:	5162      	str	r2, [r4, r5]
 8004cea:	604b      	str	r3, [r1, #4]
 8004cec:	4630      	mov	r0, r6
 8004cee:	f000 f82f 	bl	8004d50 <__malloc_unlock>
 8004cf2:	f104 000b 	add.w	r0, r4, #11
 8004cf6:	1d23      	adds	r3, r4, #4
 8004cf8:	f020 0007 	bic.w	r0, r0, #7
 8004cfc:	1ac2      	subs	r2, r0, r3
 8004cfe:	bf1c      	itt	ne
 8004d00:	1a1b      	subne	r3, r3, r0
 8004d02:	50a3      	strne	r3, [r4, r2]
 8004d04:	e7af      	b.n	8004c66 <_malloc_r+0x22>
 8004d06:	6862      	ldr	r2, [r4, #4]
 8004d08:	42a3      	cmp	r3, r4
 8004d0a:	bf0c      	ite	eq
 8004d0c:	f8c8 2000 	streq.w	r2, [r8]
 8004d10:	605a      	strne	r2, [r3, #4]
 8004d12:	e7eb      	b.n	8004cec <_malloc_r+0xa8>
 8004d14:	4623      	mov	r3, r4
 8004d16:	6864      	ldr	r4, [r4, #4]
 8004d18:	e7ae      	b.n	8004c78 <_malloc_r+0x34>
 8004d1a:	463c      	mov	r4, r7
 8004d1c:	687f      	ldr	r7, [r7, #4]
 8004d1e:	e7b6      	b.n	8004c8e <_malloc_r+0x4a>
 8004d20:	461a      	mov	r2, r3
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	42a3      	cmp	r3, r4
 8004d26:	d1fb      	bne.n	8004d20 <_malloc_r+0xdc>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	6053      	str	r3, [r2, #4]
 8004d2c:	e7de      	b.n	8004cec <_malloc_r+0xa8>
 8004d2e:	230c      	movs	r3, #12
 8004d30:	6033      	str	r3, [r6, #0]
 8004d32:	4630      	mov	r0, r6
 8004d34:	f000 f80c 	bl	8004d50 <__malloc_unlock>
 8004d38:	e794      	b.n	8004c64 <_malloc_r+0x20>
 8004d3a:	6005      	str	r5, [r0, #0]
 8004d3c:	e7d6      	b.n	8004cec <_malloc_r+0xa8>
 8004d3e:	bf00      	nop
 8004d40:	200045d0 	.word	0x200045d0

08004d44 <__malloc_lock>:
 8004d44:	4801      	ldr	r0, [pc, #4]	@ (8004d4c <__malloc_lock+0x8>)
 8004d46:	f000 b84b 	b.w	8004de0 <__retarget_lock_acquire_recursive>
 8004d4a:	bf00      	nop
 8004d4c:	2000470c 	.word	0x2000470c

08004d50 <__malloc_unlock>:
 8004d50:	4801      	ldr	r0, [pc, #4]	@ (8004d58 <__malloc_unlock+0x8>)
 8004d52:	f000 b846 	b.w	8004de2 <__retarget_lock_release_recursive>
 8004d56:	bf00      	nop
 8004d58:	2000470c 	.word	0x2000470c

08004d5c <memset>:
 8004d5c:	4402      	add	r2, r0
 8004d5e:	4603      	mov	r3, r0
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d100      	bne.n	8004d66 <memset+0xa>
 8004d64:	4770      	bx	lr
 8004d66:	f803 1b01 	strb.w	r1, [r3], #1
 8004d6a:	e7f9      	b.n	8004d60 <memset+0x4>

08004d6c <_sbrk_r>:
 8004d6c:	b538      	push	{r3, r4, r5, lr}
 8004d6e:	4d06      	ldr	r5, [pc, #24]	@ (8004d88 <_sbrk_r+0x1c>)
 8004d70:	2300      	movs	r3, #0
 8004d72:	4604      	mov	r4, r0
 8004d74:	4608      	mov	r0, r1
 8004d76:	602b      	str	r3, [r5, #0]
 8004d78:	f7fc fdc2 	bl	8001900 <_sbrk>
 8004d7c:	1c43      	adds	r3, r0, #1
 8004d7e:	d102      	bne.n	8004d86 <_sbrk_r+0x1a>
 8004d80:	682b      	ldr	r3, [r5, #0]
 8004d82:	b103      	cbz	r3, 8004d86 <_sbrk_r+0x1a>
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	bd38      	pop	{r3, r4, r5, pc}
 8004d88:	20004710 	.word	0x20004710

08004d8c <__errno>:
 8004d8c:	4b01      	ldr	r3, [pc, #4]	@ (8004d94 <__errno+0x8>)
 8004d8e:	6818      	ldr	r0, [r3, #0]
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	2000000c 	.word	0x2000000c

08004d98 <__libc_init_array>:
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	4d0d      	ldr	r5, [pc, #52]	@ (8004dd0 <__libc_init_array+0x38>)
 8004d9c:	4c0d      	ldr	r4, [pc, #52]	@ (8004dd4 <__libc_init_array+0x3c>)
 8004d9e:	1b64      	subs	r4, r4, r5
 8004da0:	10a4      	asrs	r4, r4, #2
 8004da2:	2600      	movs	r6, #0
 8004da4:	42a6      	cmp	r6, r4
 8004da6:	d109      	bne.n	8004dbc <__libc_init_array+0x24>
 8004da8:	4d0b      	ldr	r5, [pc, #44]	@ (8004dd8 <__libc_init_array+0x40>)
 8004daa:	4c0c      	ldr	r4, [pc, #48]	@ (8004ddc <__libc_init_array+0x44>)
 8004dac:	f000 f872 	bl	8004e94 <_init>
 8004db0:	1b64      	subs	r4, r4, r5
 8004db2:	10a4      	asrs	r4, r4, #2
 8004db4:	2600      	movs	r6, #0
 8004db6:	42a6      	cmp	r6, r4
 8004db8:	d105      	bne.n	8004dc6 <__libc_init_array+0x2e>
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc0:	4798      	blx	r3
 8004dc2:	3601      	adds	r6, #1
 8004dc4:	e7ee      	b.n	8004da4 <__libc_init_array+0xc>
 8004dc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dca:	4798      	blx	r3
 8004dcc:	3601      	adds	r6, #1
 8004dce:	e7f2      	b.n	8004db6 <__libc_init_array+0x1e>
 8004dd0:	08004ecc 	.word	0x08004ecc
 8004dd4:	08004ecc 	.word	0x08004ecc
 8004dd8:	08004ecc 	.word	0x08004ecc
 8004ddc:	08004ed0 	.word	0x08004ed0

08004de0 <__retarget_lock_acquire_recursive>:
 8004de0:	4770      	bx	lr

08004de2 <__retarget_lock_release_recursive>:
 8004de2:	4770      	bx	lr

08004de4 <memcpy>:
 8004de4:	440a      	add	r2, r1
 8004de6:	4291      	cmp	r1, r2
 8004de8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004dec:	d100      	bne.n	8004df0 <memcpy+0xc>
 8004dee:	4770      	bx	lr
 8004df0:	b510      	push	{r4, lr}
 8004df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dfa:	4291      	cmp	r1, r2
 8004dfc:	d1f9      	bne.n	8004df2 <memcpy+0xe>
 8004dfe:	bd10      	pop	{r4, pc}

08004e00 <_free_r>:
 8004e00:	b538      	push	{r3, r4, r5, lr}
 8004e02:	4605      	mov	r5, r0
 8004e04:	2900      	cmp	r1, #0
 8004e06:	d041      	beq.n	8004e8c <_free_r+0x8c>
 8004e08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e0c:	1f0c      	subs	r4, r1, #4
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	bfb8      	it	lt
 8004e12:	18e4      	addlt	r4, r4, r3
 8004e14:	f7ff ff96 	bl	8004d44 <__malloc_lock>
 8004e18:	4a1d      	ldr	r2, [pc, #116]	@ (8004e90 <_free_r+0x90>)
 8004e1a:	6813      	ldr	r3, [r2, #0]
 8004e1c:	b933      	cbnz	r3, 8004e2c <_free_r+0x2c>
 8004e1e:	6063      	str	r3, [r4, #4]
 8004e20:	6014      	str	r4, [r2, #0]
 8004e22:	4628      	mov	r0, r5
 8004e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e28:	f7ff bf92 	b.w	8004d50 <__malloc_unlock>
 8004e2c:	42a3      	cmp	r3, r4
 8004e2e:	d908      	bls.n	8004e42 <_free_r+0x42>
 8004e30:	6820      	ldr	r0, [r4, #0]
 8004e32:	1821      	adds	r1, r4, r0
 8004e34:	428b      	cmp	r3, r1
 8004e36:	bf01      	itttt	eq
 8004e38:	6819      	ldreq	r1, [r3, #0]
 8004e3a:	685b      	ldreq	r3, [r3, #4]
 8004e3c:	1809      	addeq	r1, r1, r0
 8004e3e:	6021      	streq	r1, [r4, #0]
 8004e40:	e7ed      	b.n	8004e1e <_free_r+0x1e>
 8004e42:	461a      	mov	r2, r3
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	b10b      	cbz	r3, 8004e4c <_free_r+0x4c>
 8004e48:	42a3      	cmp	r3, r4
 8004e4a:	d9fa      	bls.n	8004e42 <_free_r+0x42>
 8004e4c:	6811      	ldr	r1, [r2, #0]
 8004e4e:	1850      	adds	r0, r2, r1
 8004e50:	42a0      	cmp	r0, r4
 8004e52:	d10b      	bne.n	8004e6c <_free_r+0x6c>
 8004e54:	6820      	ldr	r0, [r4, #0]
 8004e56:	4401      	add	r1, r0
 8004e58:	1850      	adds	r0, r2, r1
 8004e5a:	4283      	cmp	r3, r0
 8004e5c:	6011      	str	r1, [r2, #0]
 8004e5e:	d1e0      	bne.n	8004e22 <_free_r+0x22>
 8004e60:	6818      	ldr	r0, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	6053      	str	r3, [r2, #4]
 8004e66:	4408      	add	r0, r1
 8004e68:	6010      	str	r0, [r2, #0]
 8004e6a:	e7da      	b.n	8004e22 <_free_r+0x22>
 8004e6c:	d902      	bls.n	8004e74 <_free_r+0x74>
 8004e6e:	230c      	movs	r3, #12
 8004e70:	602b      	str	r3, [r5, #0]
 8004e72:	e7d6      	b.n	8004e22 <_free_r+0x22>
 8004e74:	6820      	ldr	r0, [r4, #0]
 8004e76:	1821      	adds	r1, r4, r0
 8004e78:	428b      	cmp	r3, r1
 8004e7a:	bf04      	itt	eq
 8004e7c:	6819      	ldreq	r1, [r3, #0]
 8004e7e:	685b      	ldreq	r3, [r3, #4]
 8004e80:	6063      	str	r3, [r4, #4]
 8004e82:	bf04      	itt	eq
 8004e84:	1809      	addeq	r1, r1, r0
 8004e86:	6021      	streq	r1, [r4, #0]
 8004e88:	6054      	str	r4, [r2, #4]
 8004e8a:	e7ca      	b.n	8004e22 <_free_r+0x22>
 8004e8c:	bd38      	pop	{r3, r4, r5, pc}
 8004e8e:	bf00      	nop
 8004e90:	200045d0 	.word	0x200045d0

08004e94 <_init>:
 8004e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e96:	bf00      	nop
 8004e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9a:	bc08      	pop	{r3}
 8004e9c:	469e      	mov	lr, r3
 8004e9e:	4770      	bx	lr

08004ea0 <_fini>:
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea2:	bf00      	nop
 8004ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea6:	bc08      	pop	{r3}
 8004ea8:	469e      	mov	lr, r3
 8004eaa:	4770      	bx	lr
