; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
;
; Test for that autorecognized induction which has updates under conditions is processed correctly
; (i.e. induction init/final are processed correctly).
; REQUIRES: asserts
; RUN: opt -disable-output -VPlanDriver -vplan-force-vf=2 -vplan-entities-dump -vplan-print-after-vpentity-instrs < %s 2>&1 | FileCheck %s
;
define void @foo2(i64 %N) local_unnamed_addr #0 {
; CHECK-LABEL:  VPlan after insertion VPEntities instructions:
; CHECK-NEXT:  Loop Entities of the loop with header [[BB0:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:  Induction list
; CHECK-NEXT:   IntInduction(+) Start: i64 [[K_IV_B0:%.*]] Step: i64 1 BinOp: i64 [[VP_K_IV_NEXT:%.*]] = phi  [ i64 [[VP_K_IV_N1:%.*]], [[BB1:BB[0-9]+]] ],  [ i64 [[VP_K_IV_N2:%.*]], [[BB2:BB[0-9]+]] ] need close form
; CHECK-NEXT:    Linked values: i64 [[VP_K_IV:%.*]], i64 [[VP_K_IV_NEXT]], i64 [[VP_K_IV_IND_INIT:%.*]], i64 [[VP0:%.*]], i64 [[VP_K_IV_IND_FINAL:%.*]],
; CHECK:         [[BB3:BB[0-9]+]]:
; CHECK:         [[BB4:BB[0-9]+]]:
; CHECK-NEXT:     i64 [[VP_K_IV_IND_INIT]] = induction-init{add} i64 [[K_IV_B0]] i64 1
; CHECK-NEXT:     i64 [[VP_K_IV_IND_INIT_STEP:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB0]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB0]]:
; CHECK-NEXT:     i64 [[VP_K_IV]] = phi  [ i64 [[VP_K_IV_IND_INIT]], [[BB4]] ],  [ i64 [[VP0]], [[BB5:BB[0-9]+]] ]
; CHECK-NEXT:     i1 [[VP_EE:%.*]] = icmp i64 [[VP_K_IV]] i64 43
; CHECK-NEXT:    SUCCESSORS(2):[[BB1]](i1 [[VP_EE]]), [[BB2]](!i1 [[VP_EE]])
; CHECK-NEXT:    PREDECESSORS(2): [[BB5]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB2]]:
; CHECK-NEXT:       i64 [[VP_K_IV_N2]] = add i64 [[VP_K_IV]] i64 1
; CHECK-NEXT:      SUCCESSORS(1):[[BB5]]
; CHECK-NEXT:      PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB1]]:
; CHECK-NEXT:       i64 [[VP_K_IV_N1]] = add i64 [[VP_K_IV]] i64 1
; CHECK-NEXT:      SUCCESSORS(1):[[BB5]]
; CHECK-NEXT:      PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     i64 [[VP_K_IV_NEXT]] = phi  [ i64 [[VP_K_IV_N1]], [[BB1]] ],  [ i64 [[VP_K_IV_N2]], [[BB2]] ]
; CHECK-NEXT:     i1 [[VP_EXITCOND:%.*]] = icmp i64 [[VP_K_IV_NEXT]] i64 [[N0:%.*]]
; CHECK-NEXT:     i64 [[VP0]] = add i64 [[VP_K_IV]] i64 [[VP_K_IV_IND_INIT_STEP]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB6:BB[0-9]+]](i1 [[VP_EXITCOND]]), [[BB0]](!i1 [[VP_EXITCOND]])
; CHECK-NEXT:    PREDECESSORS(2): [[BB2]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     i64 [[VP_K_IV_IND_FINAL]] = induction-final{add} i64 [[K_IV_B0]] i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK:       External Uses:
; CHECK-NEXT:    [[LCSSA_K0:%.*]] = phi i64 [ [[K_IV_NEXT0:%.*]], [[LATCH0:%.*]] ]i64 [[VP_K_IV_IND_FINAL]] -> i64 [[K_IV_NEXT0]]
;
entry:
  %k = alloca i64, align 4
  store i64 0, i64* %k, align 4
  br label %reg.entry

reg.entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %for.body.lr.ph

for.body.lr.ph:
  %k.iv.b = load i64, i64* %k, align 4
  br label %for.body

for.body:
  %k.iv = phi i64 [ %k.iv.b, %for.body.lr.ph ], [ %k.iv.next, %latch ]
  %ee = icmp eq i64 %k.iv, 43
  br i1 %ee, label %then, label %else

then:
  %k.iv.n1 = add nuw nsw i64 %k.iv, 1
  br label %latch
else:
  %k.iv.n2 = add nuw nsw i64 %k.iv, 1
  br label %latch

latch:
  %k.iv.next = phi i64 [%k.iv.n1, %then ], [%k.iv.n2, %else ]
  %exitcond = icmp eq i64 %k.iv.next, %N
  br i1 %exitcond, label %for.cond.cleanup.loopexit, label %for.body

for.cond.cleanup.loopexit:
  %lcssa.k = phi i64 [%k.iv.next, %latch]
  br label %for.cond.cleanup

for.cond.cleanup:
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}
declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)

