module test_UnidadControl();

logic clk, reset;
logic [31:0] Instr;
logic [3:0];

logic [1:0] RegSrc;
logic RegWrite;
logic [1:0] ImmSrc;
logic ALUSrc;
logic [1:0] ALUControl;
logic MemWrite, MemtoReg;
logic PCSrc;

unidadControl( clk, reset,
						 [31:12] Instr,
						 [3:0] ALUFlags,
						 [1:0] RegSrc,
						 RegWrite,
						 [1:0] ImmSrc,
						 ALUSrc,
						 [1:0] ALUControl,
						 MemWrite, MemtoReg,
						 PCSrc);
						 
						 
initial begin

	Instr=32'hE0865007;

end
always
begin
clk <= 1; # 5; clk <= 0; # 5;
end

endmodule
