{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:4.1-462.10"
      },
      "ports": {
        "tang_config": {
          "direction": "input",
          "bits": [ 7332 ]
        },
        "status_ps4": {
          "direction": "output",
          "bits": [ 7331 ]
        },
        "status_pi": {
          "direction": "output",
          "bits": [ 7330 ]
        },
        "status_fault": {
          "direction": "output",
          "bits": [ 7329 ]
        },
        "status_debug": {
          "direction": "output",
          "bits": [ 7328 ]
        },
        "sr_pwm": {
          "direction": "output",
          "bits": [ 8262, 8260, 8258, 8256 ]
        },
        "sr_fault": {
          "direction": "input",
          "bits": [ 8253, 8250, 8247, 8244 ]
        },
        "sr_enable": {
          "direction": "output",
          "bits": [ 8242, 8240, 8238, 8236 ]
        },
        "sr_direction": {
          "direction": "output",
          "bits": [ 8234, 8232, 8230, 8228 ]
        },
        "sr_brake": {
          "direction": "output",
          "bits": [ 8226, 8224, 8222, 8220 ]
        },
        "spi_clock": {
          "direction": "input",
          "bits": [ 7322 ]
        },
        "servo_pwm": {
          "direction": "output",
          "bits": [ 8213, 8211, 8209, 8207 ]
        },
        "sda": {
          "direction": "input",
          "bits": [ 8204, 8201, 8198, 8195 ]
        },
        "sd_uart": {
          "direction": "output",
          "bits": [ 8193, 8190, 8188, 8186 ]
        },
        "scl": {
          "direction": "output",
          "bits": [ 8184, 8182, 8180, 8178 ]
        },
        "mosi": {
          "direction": "input",
          "bits": [ 7317 ]
        },
        "miso": {
          "direction": "output",
          "bits": [ 7316 ]
        },
        "cs_n": {
          "direction": "input",
          "bits": [ 7315 ]
        },
        "clock": {
          "direction": "input",
          "bits": [ 7314 ]
        }
      },
      "cells": {
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8443 ],
            "COUT": [ 8453 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8443 ],
            "COUT": [ 8452 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8443 ],
            "COUT": [ 8450 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8443 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/ALU2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8394 ],
            "I3": [ 8443 ],
            "I1": [ 8375 ],
            "I0": [ 8444 ],
            "COUT": [ 8427 ],
            "CIN": [ 8399 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8373 ],
            "F": [ 8423 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF0",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8373 ],
            "D": [ 8423 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8421 ],
            "I3": [ 8443 ],
            "I1": [ 8373 ],
            "I0": [ 8443 ],
            "COUT": [ 8419 ],
            "CIN": [ 8450 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8417 ],
            "I3": [ 8443 ],
            "I1": [ 8372 ],
            "I0": [ 8444 ],
            "COUT": [ 8415 ],
            "CIN": [ 8419 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8372 ],
            "D": [ 8417 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8413 ],
            "I3": [ 8443 ],
            "I1": [ 8371 ],
            "I0": [ 8444 ],
            "COUT": [ 8411 ],
            "CIN": [ 8415 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8371 ],
            "D": [ 8413 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8409 ],
            "I3": [ 8443 ],
            "I1": [ 8370 ],
            "I0": [ 8444 ],
            "COUT": [ 8407 ],
            "CIN": [ 8411 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8370 ],
            "D": [ 8409 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8405 ],
            "I3": [ 8443 ],
            "I1": [ 8378 ],
            "I0": [ 8444 ],
            "COUT": [ 8403 ],
            "CIN": [ 8407 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8378 ],
            "D": [ 8405 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/ALU0",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8401 ],
            "I3": [ 8443 ],
            "I1": [ 8377 ],
            "I0": [ 8444 ],
            "COUT": [ 8398 ],
            "CIN": [ 8403 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8377 ],
            "D": [ 8401 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/ALU1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8396 ],
            "I3": [ 8443 ],
            "I1": [ 8376 ],
            "I0": [ 8444 ],
            "COUT": [ 8399 ],
            "CIN": [ 8398 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8376 ],
            "D": [ 8396 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8375 ],
            "D": [ 8394 ],
            "CLK": [ 8319 ],
            "CE": [ 8393 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8390 ]
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8390 ],
            "Q": [ 8192 ],
            "D": [ 8443 ],
            "CLK": [ 8319 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT2",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8319 ],
            "F": [ 8380 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT6",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8287 ],
            "I2": [ 8282 ],
            "I1": [ 8276 ],
            "I0": [ 8271 ],
            "F": [ 8384 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT5",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8310 ],
            "I2": [ 8305 ],
            "I1": [ 8299 ],
            "I0": [ 8293 ],
            "F": [ 8383 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT4",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8382 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/MUX4",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8384 ],
            "O": [ 8272 ],
            "I1": [ 8383 ],
            "I0": [ 8382 ]
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8319 ],
            "D": [ 8380 ],
            "CLK": [ 8175 ],
            "CE": [ 8272 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT7",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8378 ],
            "I2": [ 8377 ],
            "I1": [ 8376 ],
            "I0": [ 8375 ],
            "F": [ 8355 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8373 ],
            "I2": [ 8372 ],
            "I1": [ 8371 ],
            "I0": [ 8370 ],
            "F": [ 8358 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT7",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8358 ],
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8366 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT6",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8365 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX6",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8355 ],
            "O": [ 8349 ],
            "I1": [ 8366 ],
            "I0": [ 8365 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_2_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT6",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8325 ],
            "I1": [ 8321 ],
            "I0": [ 8338 ],
            "F": [ 8362 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT2",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8362 ],
            "I2": [ 8331 ],
            "I1": [ 8343 ],
            "I0": [ 8340 ],
            "F": [ 8360 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8343 ],
            "D": [ 8360 ],
            "CLK": [ 8319 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8358 ],
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8354 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8343 ],
            "I0": [ 8340 ],
            "F": [ 8353 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/MUX0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8355 ],
            "O": [ 8351 ],
            "I1": [ 8354 ],
            "I0": [ 8353 ]
          }
        },
        "uart_drv_0.ps_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8340 ],
            "D": [ 8351 ],
            "CLK": [ 8319 ]
          }
        },
        "uart_drv_0.ps_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8338 ],
            "D": [ 8349 ],
            "CLK": [ 8319 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT4",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8322 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8320 ],
            "I3": [ 8443 ],
            "I1": [ 8321 ],
            "I0": [ 8444 ],
            "COUT": [ 8346 ],
            "CIN": [ 8328 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT6",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8340 ],
            "I0": [ 8338 ],
            "F": [ 8318 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT7",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8331 ],
            "F": [ 8334 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8331 ],
            "D": [ 8334 ],
            "CLK": [ 8319 ],
            "CE": [ 8318 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8332 ],
            "I3": [ 8443 ],
            "I1": [ 8331 ],
            "I0": [ 8443 ],
            "COUT": [ 8327 ],
            "CIN": [ 8452 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8324 ],
            "I3": [ 8443 ],
            "I1": [ 8325 ],
            "I0": [ 8444 ],
            "COUT": [ 8328 ],
            "CIN": [ 8327 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8325 ],
            "D": [ 8324 ],
            "CLK": [ 8319 ],
            "CE": [ 8318 ]
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:45.1-82.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8322 ],
            "Q": [ 8321 ],
            "D": [ 8320 ],
            "CLK": [ 8319 ],
            "CE": [ 8318 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/ALU2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8270 ],
            "I3": [ 8443 ],
            "I1": [ 8271 ],
            "I0": [ 8444 ],
            "COUT": [ 8316 ],
            "CIN": [ 8279 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT0",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8310 ],
            "F": [ 8313 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8310 ],
            "D": [ 8313 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8311 ],
            "I3": [ 8443 ],
            "I1": [ 8310 ],
            "I0": [ 8443 ],
            "COUT": [ 8307 ],
            "CIN": [ 8453 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8303 ],
            "I3": [ 8443 ],
            "I1": [ 8305 ],
            "I0": [ 8444 ],
            "COUT": [ 8301 ],
            "CIN": [ 8307 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8305 ],
            "D": [ 8303 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8297 ],
            "I3": [ 8443 ],
            "I1": [ 8299 ],
            "I0": [ 8444 ],
            "COUT": [ 8295 ],
            "CIN": [ 8301 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF3",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8299 ],
            "D": [ 8297 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8291 ],
            "I3": [ 8443 ],
            "I1": [ 8293 ],
            "I0": [ 8444 ],
            "COUT": [ 8289 ],
            "CIN": [ 8295 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8293 ],
            "D": [ 8291 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/ALU5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8286 ],
            "I3": [ 8443 ],
            "I1": [ 8287 ],
            "I0": [ 8444 ],
            "COUT": [ 8284 ],
            "CIN": [ 8289 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8287 ],
            "D": [ 8286 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/ALU0",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8281 ],
            "I3": [ 8443 ],
            "I1": [ 8282 ],
            "I0": [ 8444 ],
            "COUT": [ 8278 ],
            "CIN": [ 8284 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF0",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8282 ],
            "D": [ 8281 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/ALU1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8443 ],
            "SUM": [ 8275 ],
            "I3": [ 8443 ],
            "I1": [ 8276 ],
            "I0": [ 8444 ],
            "COUT": [ 8279 ],
            "CIN": [ 8278 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8276 ],
            "D": [ 8275 ],
            "CLK": [ 8175 ]
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF2",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:27.1-42.4|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8272 ],
            "Q": [ 8271 ],
            "D": [ 8270 ],
            "CLK": [ 8175 ]
          }
        },
        "tang_config_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:31.21-31.32",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8268 ],
            "I": [ 7332 ]
          }
        },
        "status_ps4_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:34.21-34.31",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7331 ],
            "I": [ 8444 ]
          }
        },
        "status_pi_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:33.21-33.30",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7330 ],
            "I": [ 8444 ]
          }
        },
        "status_fault_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:32.21-32.33",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7329 ],
            "I": [ 8444 ]
          }
        },
        "status_debug_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:35.21-35.33",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7328 ],
            "I": [ 8444 ]
          }
        },
        "sr_pwm_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8262 ],
            "I": [ 8444 ]
          }
        },
        "sr_pwm_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8260 ],
            "I": [ 8444 ]
          }
        },
        "sr_pwm_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8258 ],
            "I": [ 8444 ]
          }
        },
        "sr_pwm_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8256 ],
            "I": [ 8444 ]
          }
        },
        "sr_fault_IBUF_I_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8254 ],
            "I": [ 8253 ]
          }
        },
        "sr_fault_IBUF_I_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8251 ],
            "I": [ 8250 ]
          }
        },
        "sr_fault_IBUF_I_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8248 ],
            "I": [ 8247 ]
          }
        },
        "sr_fault_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y14/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8245 ],
            "I": [ 8244 ]
          }
        },
        "sr_enable_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8242 ],
            "I": [ 8444 ]
          }
        },
        "sr_enable_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8240 ],
            "I": [ 8444 ]
          }
        },
        "sr_enable_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8238 ],
            "I": [ 8444 ]
          }
        },
        "sr_enable_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8236 ],
            "I": [ 8444 ]
          }
        },
        "sr_direction_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8234 ],
            "I": [ 8444 ]
          }
        },
        "sr_direction_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8232 ],
            "I": [ 8444 ]
          }
        },
        "sr_direction_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8230 ],
            "I": [ 8444 ]
          }
        },
        "sr_direction_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8228 ],
            "I": [ 8444 ]
          }
        },
        "sr_brake_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y14/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8226 ],
            "I": [ 8444 ]
          }
        },
        "sr_brake_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8224 ],
            "I": [ 8444 ]
          }
        },
        "sr_brake_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8222 ],
            "I": [ 8444 ]
          }
        },
        "sr_brake_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8220 ],
            "I": [ 8444 ]
          }
        },
        "spi_clock_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:10.21-10.30",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8218 ],
            "I": [ 7322 ]
          }
        },
        "spi.mosi_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:12.21-12.25",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8216 ],
            "I": [ 7317 ]
          }
        },
        "spi.cs_n_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:11.21-11.25",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8161 ],
            "I": [ 7315 ]
          }
        },
        "servo_pwm_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8213 ],
            "I": [ 8444 ]
          }
        },
        "servo_pwm_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8211 ],
            "I": [ 8444 ]
          }
        },
        "servo_pwm_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8209 ],
            "I": [ 8444 ]
          }
        },
        "servo_pwm_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8207 ],
            "I": [ 8444 ]
          }
        },
        "sda_IBUF_I_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8205 ],
            "I": [ 8204 ]
          }
        },
        "sda_IBUF_I_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X37Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8202 ],
            "I": [ 8201 ]
          }
        },
        "sda_IBUF_I_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8199 ],
            "I": [ 8198 ]
          }
        },
        "sda_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8196 ],
            "I": [ 8195 ]
          }
        },
        "sd_uart_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8193 ],
            "I": [ 8192 ]
          }
        },
        "sd_uart_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8190 ],
            "I": [ 8444 ]
          }
        },
        "sd_uart_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8188 ],
            "I": [ 8444 ]
          }
        },
        "sd_uart_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8444 ],
            "BOTTOM_IO_PORT_A": [ 8444 ],
            "O": [ 8186 ],
            "I": [ 8444 ]
          }
        },
        "scl_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8184 ],
            "I": [ 8444 ]
          }
        },
        "scl_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X37Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8182 ],
            "I": [ 8444 ]
          }
        },
        "scl_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8180 ],
            "I": [ 8444 ]
          }
        },
        "scl_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8178 ],
            "I": [ 8444 ]
          }
        },
        "rf.clock_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:7.21-7.26",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8175 ],
            "I": [ 7314 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8444 ]
          }
        },
        "miso_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y4/IOBA",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:13.21-13.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7316 ],
            "I": [ 8161 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8443 ]
          }
        }
      },
      "netnames": {
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X7Y19/COUT0;;1"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT0;;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT0;;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F0;;1;X5Y19/XD0;X5Y19/XD0/F0;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT1;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F2;;1;X6Y20/W100;X6Y20/W100/F2;1;X5Y20/C3;X5Y20/C3/W101;1;X5Y20/XD3;X5Y20/XD3/C3;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT2;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F3;;1;X6Y20/XD3;X6Y20/XD3/F3;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT3;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F4;;1;X6Y20/XD4;X6Y20/XD4/F4;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT4;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1;X6Y20/N130;X6Y20/N130/F5;1;X6Y19/B3;X6Y19/B3/N131;1;X6Y19/XD3;X6Y19/XD3/B3;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": "X7Y20/CIN0;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F0;;1;X7Y20/D4;X7Y20/D4/F0;1;X7Y20/XD4;X7Y20/XD4/D4;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X7Y20/COUT1;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X7Y20/COUT0;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:71.32-71.54|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F1;;1;X7Y20/B5;X7Y20/B5/F1;1;X7Y20/XD5;X7Y20/XD5/B5;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F2;;1;X7Y20/XD2;X7Y20/XD2/F2;1"
          }
        },
        "uart_drv_0.wait_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8393 ] ,
          "attributes": {
            "ROUTING": "X7Y20/CE1;X7Y20/CE1/X07;1;X5Y20/E210;X5Y20/E210/S211;1;X6Y20/CE2;X6Y20/CE2/E211;1;X5Y19/S210;X5Y19/S210/F1;1;X5Y20/CE1;X5Y20/CE1/S211;1;X5Y19/E210;X5Y19/E210/F1;1;X6Y19/CE1;X6Y19/CE1/E211;1;X6Y20/X07;X6Y20/X07/E261;1;X6Y20/CE1;X6Y20/CE1/X07;1;X5Y19/SN20;X5Y19/SN20/F1;1;X5Y20/E260;X5Y20/E260/S121;1;X7Y20/X07;X7Y20/X07/E262;1;X7Y20/CE2;X7Y20/CE2/X07;1;X5Y19/F1;;1;X5Y19/X06;X5Y19/X06/F1;1;X5Y19/CE0;X5Y19/CE0/X06;1"
          }
        },
        "uart_drv_0.uart_tx_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F0;;1;X6Y21/X05;X6Y21/X05/F0;1;X6Y21/LSR0;X6Y21/LSR0/X05;1"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F6;;1;X8Y19/X07;X8Y19/X07/F6;1;X8Y19/SEL4;X8Y19/SEL4/X07;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F5;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F4;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F2;;1;X8Y20/D3;X8Y20/D3/F2;1;X8Y20/XD3;X8Y20/XD3/D3;1"
          }
        },
        "uart_drv_0.wait_count[4]": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X6Y20/E220;X6Y20/E220/S121;1;X7Y20/D7;X7Y20/D7/E221;1;X6Y19/Q3;;1;X6Y19/SN20;X6Y19/SN20/Q3;1;X6Y20/B5;X6Y20/B5/S121;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[5]": {
          "hide_name": 0,
          "bits": [ 8377 ] ,
          "attributes": {
            "ROUTING": "X7Y20/S240;X7Y20/S240/Q4;1;X7Y20/B0;X7Y20/B0/S240;1;X7Y20/Q4;;1;X7Y20/N130;X7Y20/N130/Q4;1;X7Y20/C7;X7Y20/C7/N130;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[6]": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X7Y20/N250;X7Y20/N250/Q5;1;X7Y20/B7;X7Y20/B7/N250;1;X7Y20/Q5;;1;X7Y20/X04;X7Y20/X04/Q5;1;X7Y20/B1;X7Y20/B1/X04;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[7]": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X7Y20/X01;X7Y20/X01/Q2;1;X7Y20/A7;X7Y20/A7/X01;1;X7Y20/Q2;;1;X7Y20/S130;X7Y20/S130/Q2;1;X7Y20/B2;X7Y20/B2/S130;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[0]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X5Y19/S200;X5Y19/S200/Q0;1;X5Y20/D0;X5Y20/D0/S201;1;X5Y19/N100;X5Y19/N100/Q0;1;X5Y19/A0;X5Y19/A0/N100;1;X5Y19/Q0;;1;X5Y19/SN10;X5Y19/SN10/Q0;1;X5Y20/E250;X5Y20/E250/S111;1;X6Y20/X04;X6Y20/X04/E251;1;X6Y20/B1;X6Y20/B1/X04;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[1]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X5Y20/E130;X5Y20/E130/Q3;1;X6Y20/B2;X6Y20/B2/E131;1;X5Y20/Q3;;1;X5Y20/X02;X5Y20/X02/Q3;1;X5Y20/C0;X5Y20/C0/X02;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[2]": {
          "hide_name": 0,
          "bits": [ 8371 ] ,
          "attributes": {
            "ROUTING": "X6Y20/B3;X6Y20/B3/Q3;1;X6Y20/Q3;;1;X6Y20/EW10;X6Y20/EW10/Q3;1;X5Y20/B0;X5Y20/B0/W111;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.wait_count[3]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X6Y20/N240;X6Y20/N240/Q4;1;X6Y20/B4;X6Y20/B4/N240;1;X6Y20/Q4;;1;X6Y20/W130;X6Y20/W130/Q4;1;X5Y20/A0;X5Y20/A0/W131;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.50-14.60",
            "hdlname": "uart_drv_0 wait_count"
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F7;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8365 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F6;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.ps_DFF_Q_2_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F6;;1;X5Y21/N100;X5Y21/N100/F6;1;X5Y20/D2;X5Y20/D2/N101;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.ps_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F2;;1;X5Y20/D1;X5Y20/D1/F2;1;X5Y20/XD1;X5Y20/XD1/D1;1"
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X5Y20/E200;X5Y20/E200/F0;1;X6Y20/D7;X6Y20/D7/E201;1;X5Y20/F0;;1;X5Y20/N200;X5Y20/N200/F0;1;X5Y19/E200;X5Y19/E200/N201;1;X6Y19/D1;X6Y19/D1/E201;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.ps_DFF_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X7Y20/W130;X7Y20/W130/F7;1;X6Y20/N270;X6Y20/N270/W131;1;X6Y19/X06;X6Y19/X06/N271;1;X6Y19/SEL0;X6Y19/SEL0/X06;1;X7Y20/F7;;1;X7Y20/E130;X7Y20/E130/F7;1;X7Y20/W260;X7Y20/W260/E130;1;X6Y20/SEL6;X6Y20/SEL6/W261;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F1;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F0;;1",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_drv_0.ps_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X6Y19/OF0;;1;X6Y19/W100;X6Y19/W100/OF0;1;X6Y19/B4;X6Y19/B4/W100;1;X6Y19/XD4;X6Y19/XD4/B4;1"
          }
        },
        "uart_drv_0.ps_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8349 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF6;;1;X6Y20/SN20;X6Y20/SN20/OF6;1;X6Y21/B5;X6Y21/B5/S121;1;X6Y21/XD5;X6Y21/XD5/B5;1"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.ps[0]": {
          "hide_name": 0,
          "bits": [ 8343 ] ,
          "attributes": {
            "ROUTING": "X5Y20/S130;X5Y20/S130/Q1;1;X5Y20/B2;X5Y20/B2/S130;1;X6Y20/S260;X6Y20/S260/E121;1;X6Y21/C0;X6Y21/C0/S261;1;X6Y20/C6;X6Y20/C6/E121;1;X6Y21/C6;X6Y21/C6/E261;1;X6Y20/N260;X6Y20/N260/E121;1;X6Y19/X05;X6Y19/X05/N261;1;X6Y19/B0;X6Y19/B0/X05;1;X5Y20/EW20;X5Y20/EW20/Q1;1;X6Y20/C7;X6Y20/C7/E121;1;X5Y19/C1;X5Y19/C1/N121;1;X5Y19/E220;X5Y19/E220/N121;1;X6Y19/N220;X6Y19/N220/E221;1;X6Y19/C1;X6Y19/C1/N220;1;X5Y20/Q1;;1;X5Y20/SN20;X5Y20/SN20/Q1;1;X5Y21/E260;X5Y21/E260/S121;1;X6Y21/C4;X6Y21/C4/E261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 ps"
          }
        },
        "uart_drv_0.ps[1]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X6Y21/X03;X6Y21/X03/S242;1;X6Y21/B4;X6Y21/B4/X03;1;X5Y19/S250;X5Y19/S250/W111;1;X5Y20/A2;X5Y20/A2/S251;1;X6Y21/B0;X6Y21/B0/X07;1;X6Y19/EW10;X6Y19/EW10/Q4;1;X5Y19/B1;X5Y19/B1/W111;1;X6Y19/B1;X6Y19/B1/S240;1;X6Y20/B6;X6Y20/B6/E240;1;X6Y21/X07;X6Y21/X07/S242;1;X6Y21/B6;X6Y21/B6/X07;1;X6Y19/X03;X6Y19/X03/Q4;1;X6Y19/A0;X6Y19/A0/X03;1;X6Y19/Q4;;1;X6Y19/S240;X6Y19/S240/Q4;1;X6Y20/E240;X6Y20/E240/S241;1;X6Y20/B7;X6Y20/B7/E240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 ps"
          }
        },
        "uart_drv_0.ps[2]": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W250;X6Y21/W250/Q5;1;X5Y21/A6;X5Y21/A6/W251;1;X6Y21/E130;X6Y21/E130/Q5;1;X6Y21/A6;X6Y21/A6/E130;1;X6Y21/E100;X6Y21/E100/Q5;1;X6Y21/A4;X6Y21/A4/E100;1;X6Y20/N220;X6Y20/N220/N121;1;X6Y19/W220;X6Y19/W220/N221;1;X5Y19/X01;X5Y19/X01/W221;1;X5Y19/A1;X5Y19/A1/X01;1;X6Y20/A6;X6Y20/A6/N121;1;X6Y20/N200;X6Y20/N200/N101;1;X6Y19/X01;X6Y19/X01/N201;1;X6Y19/A1;X6Y19/A1/X01;1;X6Y21/N100;X6Y21/N100/Q5;1;X6Y21/A0;X6Y21/A0/N100;1;X6Y21/Q5;;1;X6Y21/SN20;X6Y21/SN20/Q5;1;X6Y20/A7;X6Y20/A7/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 ps"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F7;;1;X5Y21/A5;X5Y21/A5/F7;1;X5Y21/XD5;X5Y21/XD5/A5;1"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_drv_0.bit_count[0]": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X5Y21/E130;X5Y21/E130/Q5;1;X5Y21/A7;X5Y21/A7/E130;1;X5Y21/SN20;X5Y21/SN20/Q5;1;X5Y20/C2;X5Y20/C2/N121;1;X5Y21/Q5;;1;X5Y21/W250;X5Y21/W250/Q5;1;X5Y21/B1;X5Y21/B1/W250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 bit_count"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT2;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT1;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:63.32-63.53|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.bit_count[1]": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X5Y21/S130;X5Y21/S130/Q2;1;X5Y21/B2;X5Y21/B2/S130;1;X5Y21/Q2;;1;X5Y21/N130;X5Y21/N130/Q2;1;X5Y21/C6;X5Y21/C6/N130;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:15.29-15.38",
            "hdlname": "uart_drv_0 bit_count"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F2;;1;X5Y21/XD2;X5Y21/XD2/F2;1"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X6Y19/X07;X6Y19/X07/N242;1;X6Y19/LSR1;X6Y19/LSR1/X07;1;X5Y21/LSR1;X5Y21/LSR1/W211;1;X6Y20/LSR1;X6Y20/LSR1/X05;1;X6Y21/N240;X6Y21/N240/F4;1;X6Y20/X05;X6Y20/X05/N241;1;X6Y20/LSR2;X6Y20/LSR2/X05;1;X7Y20/LSR1;X7Y20/LSR1/X05;1;X5Y19/LSR0;X5Y19/LSR0/N272;1;X6Y21/EW20;X6Y21/EW20/F4;1;X7Y21/N260;X7Y21/N260/E121;1;X7Y20/X05;X7Y20/X05/N261;1;X7Y20/LSR2;X7Y20/LSR2/X05;1;X6Y21/S100;X6Y21/S100/F4;1;X6Y21/W210;X6Y21/W210/S100;1;X5Y21/LSR2;X5Y21/LSR2/W211;1;X6Y21/F4;;1;X6Y21/W130;X6Y21/W130/F4;1;X5Y21/N270;X5Y21/N270/W131;1;X5Y20/LSR1;X5Y20/LSR1/N271;1"
          }
        },
        "uart_drv_0.bit_count[2]": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X5Y21/W240;X5Y21/W240/Q4;1;X5Y21/B3;X5Y21/B3/W240;1;X5Y21/Q4;;1;X5Y21/E240;X5Y21/E240/Q4;1;X5Y21/B6;X5Y21/B6/E240;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:15.29-15.38",
            "hdlname": "uart_drv_0 bit_count"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F3;;1;X5Y21/B4;X5Y21/B4/F3;1;X5Y21/XD4;X5Y21/XD4/B4;1"
          }
        },
        "uart_drv_0.uart_clk": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X8Y20/X02;X8Y20/X02/Q3;1;X8Y20/A2;X8Y20/A2/X02;1;X6Y19/CLK1;X6Y19/CLK1/X02;1;X6Y21/CLK2;X6Y21/CLK2/X01;1;X6Y20/CLK1;X6Y20/CLK1/X02;1;X8Y19/W260;X8Y19/W260/N121;1;X6Y19/W270;X6Y19/W270/W262;1;X5Y19/X04;X5Y19/X04/W271;1;X5Y19/CLK0;X5Y19/CLK0/X04;1;X6Y21/X01;X6Y21/X01/W222;1;X6Y21/CLK0;X6Y21/CLK0/X01;1;X5Y20/CLK1;X5Y20/CLK1/X03;1;X6Y20/X02;X6Y20/X02/W232;1;X6Y20/CLK2;X6Y20/CLK2/X02;1;X7Y20/CLK1;X7Y20/CLK1/X02;1;X6Y20/W260;X6Y20/W260/W232;1;X5Y20/X03;X5Y20/X03/W261;1;X5Y20/CLK0;X5Y20/CLK0/X03;1;X6Y20/N230;X6Y20/N230/W232;1;X6Y19/X02;X6Y19/X02/N231;1;X6Y19/CLK2;X6Y19/CLK2/X02;1;X8Y20/W230;X8Y20/W230/Q3;1;X7Y20/X02;X7Y20/X02/W231;1;X7Y20/CLK2;X7Y20/CLK2/X02;1;X5Y21/CLK2;X5Y21/CLK2/X01;1;X8Y20/Q3;;1;X8Y20/SN20;X8Y20/SN20/Q3;1;X8Y21/W220;X8Y21/W220/S121;1;X6Y21/W220;X6Y21/W220/W222;1;X5Y21/X01;X5Y21/X01/W221;1;X5Y21/CLK1;X5Y21/CLK1/X01;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:16.21-16.29",
            "hdlname": "uart_drv_0 uart_clk"
          }
        },
        "uart_drv_0.bit_count_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X5Y21/CE2;X5Y21/CE2/X07;1;X6Y21/F6;;1;X6Y21/W260;X6Y21/W260/F6;1;X5Y21/X07;X5Y21/X07/W261;1;X5Y21/CE1;X5Y21/CE1/X07;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F0;;1;X8Y20/D1;X8Y20/D1/F0;1;X8Y20/XD1;X8Y20/XD1/D1;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_drv_0.baud_counter[0]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X8Y19/W230;X8Y19/W230/N131;1;X7Y19/B1;X7Y19/B1/W231;1;X8Y20/N100;X8Y20/N100/Q1;1;X8Y20/A0;X8Y20/A0/N100;1;X8Y20/Q1;;1;X8Y20/N130;X8Y20/N130/Q1;1;X8Y19/D5;X8Y19/D5/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X7Y19/COUT1;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[1]": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X7Y19/EW20;X7Y19/EW20/Q2;1;X8Y19/C5;X8Y19/C5/E121;1;X7Y19/Q2;;1;X7Y19/S130;X7Y19/S130/Q2;1;X7Y19/B2;X7Y19/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F2;;1;X7Y19/XD2;X7Y19/XD2/F2;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8301 ] ,
          "attributes": {
            "ROUTING": "X7Y19/COUT2;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[2]": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X7Y19/E130;X7Y19/E130/Q3;1;X8Y19/B5;X8Y19/B5/E131;1;X7Y19/Q3;;1;X7Y19/B3;X7Y19/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F3;;1;X7Y19/XD3;X7Y19/XD3/F3;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X7Y19/COUT3;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[3]": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X7Y19/X03;X7Y19/X03/Q4;1;X7Y19/B4;X7Y19/B4/X03;1;X7Y19/Q4;;1;X7Y19/EW10;X7Y19/EW10/Q4;1;X8Y19/A5;X8Y19/A5/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F4;;1;X7Y19/XD4;X7Y19/XD4/F4;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X7Y19/COUT4;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[4]": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X7Y19/E100;X7Y19/E100/Q5;1;X8Y19/D6;X8Y19/D6/E101;1;X7Y19/Q5;;1;X7Y19/X08;X7Y19/X08/Q5;1;X7Y19/B5;X7Y19/B5/X08;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.36-14.48",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F5;;1;X7Y19/XD5;X7Y19/XD5/F5;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X8Y19/CIN0;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[5]": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X8Y19/B0;X8Y19/B0/X05;1;X8Y19/Q0;;1;X8Y19/X05;X8Y19/X05/Q0;1;X8Y19/C6;X8Y19/C6/X05;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.36-14.48",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F0;;1;X8Y19/XD0;X8Y19/XD0/F0;1"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": "X8Y19/COUT1;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X8Y19/COUT0;;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:40.36-40.60|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Senior_Project_Local\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_drv_0.baud_counter[6]": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "ROUTING": "X8Y19/W130;X8Y19/W130/Q1;1;X8Y19/B6;X8Y19/B6/W130;1;X8Y19/Q1;;1;X8Y19/B1;X8Y19/B1/Q1;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.36-14.48",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F1;;1;X8Y19/XD1;X8Y19/XD1/F1;1"
          }
        },
        "uart_drv_0.uart_clk_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X7Y19/LSR2;X7Y19/LSR2/X07;1;X8Y20/CE1;X8Y20/CE1/X05;1;X8Y19/W240;X8Y19/W240/OF4;1;X7Y19/X07;X7Y19/X07/W241;1;X7Y19/LSR1;X7Y19/LSR1/X07;1;X8Y19/LSR1;X8Y19/LSR1/E271;1;X8Y19/N130;X8Y19/N130/OF4;1;X8Y18/W270;X8Y18/W270/N131;1;X7Y18/S270;X7Y18/S270/W271;1;X7Y19/E270;X7Y19/E270/S271;1;X8Y19/LSR0;X8Y19/LSR0/E271;1;X8Y19/OF4;;1;X8Y19/S240;X8Y19/S240/OF4;1;X8Y20/X05;X8Y20/X05/S241;1;X8Y20/LSR0;X8Y20/LSR0/X05;1"
          }
        },
        "uart_drv_0.baud_counter[7]": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X8Y19/E130;X8Y19/E130/Q2;1;X8Y19/A6;X8Y19/A6/E130;1;X8Y19/Q2;;1;X8Y19/S130;X8Y19/S130/Q2;1;X8Y19/B2;X8Y19/B2/S130;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:14.36-14.48",
            "hdlname": "uart_drv_0 baud_counter"
          }
        },
        "uart_drv_0.baud_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F2;;1;X8Y19/XD2;X8Y19/XD2/F2;1"
          }
        },
        "tang_config_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "tang_config": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:31.21-31.32"
          }
        },
        "status_ps4": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:34.21-34.31"
          }
        },
        "status_pi": {
          "hide_name": 0,
          "bits": [ 7330 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:33.21-33.30"
          }
        },
        "status_fault": {
          "hide_name": 0,
          "bits": [ 7329 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:32.21-32.33"
          }
        },
        "status_debug": {
          "hide_name": 0,
          "bits": [ 7328 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:35.21-35.33"
          }
        },
        "sr_pwm[0]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27"
          }
        },
        "sr_pwm[1]": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27"
          }
        },
        "sr_pwm[2]": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27"
          }
        },
        "sr_pwm[3]": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:16.21-16.27"
          }
        },
        "sr_fault_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sr_fault[0]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29"
          }
        },
        "sr_fault_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sr_fault[1]": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29"
          }
        },
        "sr_fault_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sr_fault[2]": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29"
          }
        },
        "sr_fault_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sr_fault[3]": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:17.21-17.29"
          }
        },
        "sr_enable[0]": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30"
          }
        },
        "sr_enable[1]": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30"
          }
        },
        "sr_enable[2]": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30"
          }
        },
        "sr_enable[3]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:19.21-19.30"
          }
        },
        "sr_direction[0]": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33"
          }
        },
        "sr_direction[1]": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33"
          }
        },
        "sr_direction[2]": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33"
          }
        },
        "sr_direction[3]": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:18.21-18.33"
          }
        },
        "sr_brake[0]": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29"
          }
        },
        "sr_brake[1]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29"
          }
        },
        "sr_brake[2]": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29"
          }
        },
        "sr_brake[3]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:20.21-20.29"
          }
        },
        "spi_clock_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "spi_clock": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:10.21-10.30"
          }
        },
        "spi.mosi": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\spi.v:10.29-10.33",
            "hdlname": "spi mosi"
          }
        },
        "mosi": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:12.21-12.25"
          }
        },
        "cs_n": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:11.21-11.25"
          }
        },
        "servo_pwm[0]": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30"
          }
        },
        "servo_pwm[1]": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30"
          }
        },
        "servo_pwm[2]": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30"
          }
        },
        "servo_pwm[3]": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:28.21-28.30"
          }
        },
        "sda_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sda[0]": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24"
          }
        },
        "sda_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sda[1]": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24"
          }
        },
        "sda_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sda[2]": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24"
          }
        },
        "sda_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3"
          }
        },
        "sda[3]": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:22.21-22.24"
          }
        },
        "sd_uart[0]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28"
          }
        },
        "uart_drv_0.uart_tx": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X6Y21/Q1;;1;X6Y21/E810;X6Y21/E810/Q1;1;X10Y21/S220;X10Y21/S220/E814;1;X10Y23/S810;X10Y23/S810/S222;1;X10Y26/S210;X10Y26/S210/N818;1;X10Y28/X06;X10Y28/X06/S212;1;X10Y28/D1;X10Y28/D1/X06;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:11.21-11.28",
            "hdlname": "uart_drv_0 uart_tx"
          }
        },
        "sd_uart[1]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28"
          }
        },
        "sd_uart[2]": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28"
          }
        },
        "sd_uart[3]": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:25.21-25.28"
          }
        },
        "scl[0]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24"
          }
        },
        "scl[1]": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24"
          }
        },
        "scl[2]": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24"
          }
        },
        "scl[3]": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:21.21-21.24"
          }
        },
        "rf.clock": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X8Y20/CLK1;X8Y20/CLK1/GB00;5;X9Y20/GB00;X7Y20/GBO0/GT00;5;X8Y20/CLK0;X8Y20/CLK0/GB00;5;X7Y19/CLK1;X7Y19/CLK1/GB00;5;X7Y19/CLK2;X7Y19/CLK2/GB00;5;X8Y19/CLK0;X8Y19/CLK0/GB00;5;X11Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X9Y19/GB00;X7Y19/GBO0/GT00;5;X8Y19/CLK1;X8Y19/CLK1/GB00;5;X26Y9/PCLKR1;;5",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\uart.v:7.21-7.26",
            "hdlname": "uart_drv_0 clock"
          }
        },
        "clock": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:7.21-7.26"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X7Y20/A0;X7Y20/A0/E210;1;X46Y12/E250;X46Y12/E250/VSS;1;X46Y12/A0;X46Y12/A0/W251;1;X40Y28/D6;X40Y28/D6/N261;1;X40Y0/S260;X40Y0/S260/VSS;1;X40Y0/D1;X40Y0/D1/S260;1;X28Y28/S230;X28Y28/S230/VSS;1;X28Y28/C6;X28Y28/C6/S230;1;X46Y23/D1;X46Y23/D1/E270;1;X14Y28/D1;X14Y28/D1/S260;1;X28Y28/S270;X28Y28/S270/VSS;1;X28Y28/A0;X28Y28/A0/N271;1;X40Y28/S230;X40Y28/S230/VSS;1;X40Y28/C6;X40Y28/C6/S230;1;X10Y0/E210;X10Y0/E210/VSS;1;X10Y0/A0;X10Y0/A0/E210;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X7Y20/N210;X7Y20/N210/VSS;1;X7Y20/A2;X7Y20/A2/N210;1;X14Y28/S260;X14Y28/S260/VSS;1;X14Y28/D6;X14Y28/D6/N261;1;X32Y28/S270;X32Y28/S270/VSS;1;X32Y28/A0;X32Y28/A0/N271;1;X6Y20/A5;X6Y20/A5/W210;1;X5Y21/A2;X5Y21/A2/N210;1;X6Y20/W210;X6Y20/W210/VSS;1;X6Y20/A4;X6Y20/A4/W210;1;X8Y19/A1;X8Y19/A1/E210;1;X8Y19/E210;X8Y19/E210/VSS;1;X8Y19/A0;X8Y19/A0/E210;1;X36Y0/E270;X36Y0/E270/VSS;1;X36Y0/D1;X36Y0/D1/E270;1;X22Y28/S250;X22Y28/S250/VSS;1;X22Y28/A0;X22Y28/A0/N251;1;X11Y0/N270;X11Y0/N270/VSS;1;X11Y0/A0;X11Y0/A0/S271;1;X46Y23/E270;X46Y23/E270/VSS;1;X46Y23/A0;X46Y23/A0/W271;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X6Y20/A3;X6Y20/A3/N210;1;X38Y0/E270;X38Y0/E270/VSS;1;X38Y0/D1;X38Y0/D1/E270;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X40Y28/S250;X40Y28/S250/VSS;1;X40Y28/A0;X40Y28/A0/N251;1;X11Y0/S260;X11Y0/S260/VSS;1;X11Y0/D1;X11Y0/D1/S260;1;X41Y0/E270;X41Y0/E270/VSS;1;X41Y0/D1;X41Y0/D1/E270;1;X14Y28/S250;X14Y28/S250/VSS;1;X14Y28/A0;X14Y28/A0/N251;1;X5Y21/N210;X5Y21/N210/VSS;1;X5Y21/A3;X5Y21/A3/N210;1;X7Y19/A3;X7Y19/A3/N210;1;X8Y19/N210;X8Y19/N210/VSS;1;X8Y19/A2;X8Y19/A2/N210;1;X10Y28/N270;X10Y28/N270/VSS;1;X10Y28/D6;X10Y28/D6/N270;1;X22Y28/E270;X22Y28/E270/VSS;1;X22Y28/D1;X22Y28/D1/E270;1;X7Y28/S260;X7Y28/S260/VSS;1;X7Y28/D1;X7Y28/D1/S260;1;X7Y19/A4;X7Y19/A4/W210;1;X10Y0/E270;X10Y0/E270/VSS;1;X10Y0/D1;X10Y0/D1/E270;1;X22Y28/N270;X22Y28/N270/VSS;1;X22Y28/D6;X22Y28/D6/N270;1;X32Y28/E270;X32Y28/E270/VSS;1;X32Y28/D1;X32Y28/D1/E270;1;X28Y28/S260;X28Y28/S260/VSS;1;X28Y28/D1;X28Y28/D1/S260;1;X7Y19/W210;X7Y19/W210/VSS;1;X7Y19/A5;X7Y19/A5/W210;1;X7Y20/E210;X7Y20/E210/VSS;1;X7Y20/A1;X7Y20/A1/E210;1;X37Y0/S260;X37Y0/S260/VSS;1;X37Y0/D1;X37Y0/D1/S260;1;X10Y28/S250;X10Y28/S250/VSS;1;X10Y28/A0;X10Y28/A0/N251;1;X7Y19/N210;X7Y19/N210/VSS;1;X7Y19/A2;X7Y19/A2/N210;1;X40Y28/S260;X40Y28/S260/VSS;1;X40Y28/D1;X40Y28/D1/S260;1;X7Y28/S250;X7Y28/S250/VSS;1;X7Y28/A0;X7Y28/A0/N251;1;X30Y28/S230;X30Y28/S230/VSS;1;X30Y28/C6;X30Y28/C6/S230;1;X46Y13/E210;X46Y13/E210/VSS;1;X46Y13/A0;X46Y13/A0/E210;1;X28Y28/W260;X28Y28/W260/VSS;1;X28Y28/D6;X28Y28/D6/W260;1;X30Y28/W260;X30Y28/W260/VSS;1;X30Y28/D6;X30Y28/D6/W260;1;X6Y20/N210;X6Y20/N210/VSS;1;X6Y20/A2;X6Y20/A2/N210;1;X30Y28/E270;X30Y28/E270/VSS;1;X30Y28/D1;X30Y28/D1/E270;1;X30Y28/S250;X30Y28/S250/VSS;1;X30Y28/A0;X30Y28/A0/N251;1;X7Y28/N270;X7Y28/N270/VSS;1;X7Y28/D6;X7Y28/D6/N270;1;X41Y0/N250;X41Y0/N250/VSS;1;X41Y0/A0;X41Y0/A0/S251;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X46Y16/E270;X46Y16/E270/VSS;1;X46Y16/D1;X46Y16/D1/E270;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X46Y14/E270;X46Y14/E270/VSS;1;X46Y14/D1;X46Y14/D1/E270;1;X0Y0/VSS;;1;X32Y28/N270;X32Y28/N270/VSS;1;X32Y28/D6;X32Y28/D6/N270;1"
          }
        },
        "miso": {
          "hide_name": 0,
          "bits": [ 7316 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\top.v:13.21-13.25"
          }
        },
        "spi.cs_n": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X7Y0/Q6;;1;X7Y0/S260;X7Y0/S260/Q6;1;X7Y2/S260;X7Y2/S260/S262;1;X7Y4/E260;X7Y4/E260/S262;1;X9Y4/E830;X9Y4/E830/E262;1;X17Y4/E800;X17Y4/E800/E838;1;X25Y4/E810;X25Y4/E810/E808;1;X33Y4/E210;X33Y4/E210/E818;1;X35Y4/E810;X35Y4/E810/E212;1;X43Y4/E220;X43Y4/E220/E818;1;X45Y4/E230;X45Y4/E230/E222;1;X46Y4/X02;X46Y4/X02/E231;1;X46Y4/A0;X46Y4/A0/X02;1",
            "src": "d:\\Senior_Project_Local\\Senior_Project\\fpga\\subsystem\\spi.v:13.29-13.33",
            "hdlname": "spi miso"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X6Y20/D4;X6Y20/D4/W270;1;X7Y19/D5;X7Y19/D5/X04;1;X7Y20/D1;X7Y20/D1/X03;1;X7Y19/S260;X7Y19/S260/VCC;1;X7Y19/D1;X7Y19/D1/S260;1;X8Y19/D2;X8Y19/D2/X08;1;X7Y20/D0;X7Y20/D0/X03;1;X8Y19/D0;X8Y19/D0/X08;1;X7Y19/D3;X7Y19/D3/E260;1;X5Y21/A1;X5Y21/A1/X03;1;X5Y21/C1;X5Y21/C1/X04;1;X7Y20/C1;X7Y20/C1/N220;1;X6Y20/C1;X6Y20/C1/N261;1;X7Y19/N200;X7Y19/N200/VCC;1;X7Y19/A1;X7Y19/A1/N200;1;X8Y19/X08;X8Y19/X08/VCC;1;X8Y19/D1;X8Y19/D1/X08;1;X5Y21/D1;X5Y21/D1/X03;1;X7Y20/N220;X7Y20/N220/VCC;1;X7Y20/C0;X7Y20/C0/N220;1;X6Y21/N260;X6Y21/N260/VCC;1;X6Y20/C0;X6Y20/C0/N261;1;X7Y19/C1;X7Y19/C1/X04;1;X7Y20/W220;X7Y20/W220/VCC;1;X7Y20/C2;X7Y20/C2/W220;1;X5Y21/C3;X5Y21/C3/X04;1;X6Y20/X03;X6Y20/X03/VCC;1;X6Y20/A1;X6Y20/A1/X03;1;X8Y19/C1;X8Y19/C1/N220;1;X7Y19/C4;X7Y19/C4/S220;1;X6Y20/D1;X6Y20/D1/X08;1;X6Y20/D3;X6Y20/D3/X08;1;X7Y19/D4;X7Y19/D4/X04;1;X5Y21/D3;X5Y21/D3/X03;1;X0Y0/W260;X0Y0/W260/VCC;1;X0Y0/C4;X0Y0/C4/E261;1;X6Y20/C4;X6Y20/C4/X08;1;X7Y19/S220;X7Y19/S220/VCC;1;X7Y19/C5;X7Y19/C5/S220;1;X5Y21/C2;X5Y21/C2/X04;1;X6Y20/D2;X6Y20/D2/X08;1;X6Y21/X08;X6Y21/X08/VCC;1;X6Y21/D1;X6Y21/D1/X08;1;X6Y21/XD1;X6Y21/XD1/D1;1;X6Y20/W270;X6Y20/W270/VCC;1;X6Y20/D5;X6Y20/D5/W270;1;X7Y19/E260;X7Y19/E260/VCC;1;X7Y19/D2;X7Y19/D2/E260;1;X7Y19/C0;X7Y19/C0/X04;1;X7Y20/X03;X7Y20/X03/VCC;1;X7Y20/D2;X7Y20/D2/X03;1;X6Y20/C2;X6Y20/C2/W220;1;X7Y19/C3;X7Y19/C3/X04;1;X5Y21/X03;X5Y21/X03/VCC;1;X5Y21/D2;X5Y21/D2/X03;1;X8Y19/W220;X8Y19/W220/VCC;1;X8Y19/C2;X8Y19/C2/W220;1;X7Y19/X04;X7Y19/X04/VCC;1;X7Y19/C2;X7Y19/C2/X04;1;X5Y21/X04;X5Y21/X04/VCC;1;X5Y21/C0;X5Y21/C0/X04;1;X6Y20/X08;X6Y20/X08/VCC;1;X6Y20/C5;X6Y20/C5/X08;1;X8Y19/N220;X8Y19/N220/VCC;1;X8Y19/C0;X8Y19/C0/N220;1;X0Y0/VCC;;1;X6Y20/W220;X6Y20/W220/VCC;1;X6Y20/C3;X6Y20/C3/W220;1"
          }
        }
      }
    }
  }
}
