# Tue Sep 10 15:24:55 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: D:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: DESKTOP

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2018q4p1, Build 001R, Built Mar 29 2019 09:46:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface_scck.rpt 
Printing clock  summary report in "D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
Encoding state machine flag[2:0] (in view: work.\\\~psram_sync\.PSRAM_Memory_Interface_Top\ (verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)



Clock Summary
******************

          Start                                                                                     Requested     Requested     Clock                                                                             Clock                     Clock
Level     Clock                                                                                     Frequency     Period        Type                                                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                    150.0 MHz     6.667         system                                                                            system_clkgroup           0    
                                                                                                                                                                                                                                                 
0 -       _~psram_top.PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                            187.2 MHz     5.341         inferred                                                                          Autoconstr_clkgroup_0     1165 
1 .         _~psram_init.PSRAM_Memory_Interface_Top_|read_calibration[0].VALUE_derived_clock[0]     187.2 MHz     5.341         derived (from _~psram_top.PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     8    
1 .         _~psram_init.PSRAM_Memory_Interface_Top_|read_calibration[1].VALUE_derived_clock[1]     187.2 MHz     5.341         derived (from _~psram_top.PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     8    
1 .         _~psram_wd.PSRAM_Memory_Interface_Top_|step_derived_clock[0]                            187.2 MHz     5.341         derived (from _~psram_top.PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     2    
                                                                                                                                                                                                                                                 
0 -       _~psram_top.PSRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                            150.0 MHz     6.667         inferred                                                                          Autoconstr_clkgroup_2     38   
                                                                                                                                                                                                                                                 
0 -       PSRAM_Memory_Interface_Top|clk                                                            302.5 MHz     3.306         inferred                                                                          Autoconstr_clkgroup_1     27   
=================================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                        Clock     Source                                                                  Clock Pin                                                                    Non-clock Pin                                                                              Non-clock Pin
Clock                                                                                   Load      Pin                                                                     Seq Example                                                                  Seq Example                                                                                Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                  0         -                                                                       -                                                                            -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                               
_~psram_top.PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                          1165      u_psram_top.clkdiv.CLKOUT(CLKDIV)                                       u_psram_top.rd_data_valid_d.C                                                u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.iserdes_gen\[6\]\.u_ides4.PCLK     -            
_~psram_init.PSRAM_Memory_Interface_Top_|read_calibration[0].VALUE_derived_clock[0]     8         u_psram_top.u_psram_init.read_calibration\[0\]\.VALUE[0].Q[0](dffr)     u_psram_top.u_psram_wd.dq_iodelay_gen0\[0\]\.genblk1\[4\]\.iodelay.VALUE     -                                                                                          -            
_~psram_init.PSRAM_Memory_Interface_Top_|read_calibration[1].VALUE_derived_clock[1]     8         u_psram_top.u_psram_init.read_calibration\[1\]\.VALUE[1].Q[0](dffr)     u_psram_top.u_psram_wd.dq_iodelay_gen0\[1\]\.genblk1\[0\]\.iodelay.VALUE     -                                                                                          -            
_~psram_wd.PSRAM_Memory_Interface_Top_|step_derived_clock[0]                            2         u_psram_top.u_psram_wd.step[8:0].Q[0](dffr)                             u_psram_top.u_psram_wd.ck_delay\[1\]\.iodelay.VALUE                          -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                               
_~psram_top.PSRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                          38        u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mask_oser4.FCLK      -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                               
PSRAM_Memory_Interface_Top|clk                                                          27        clk(port)                                                               u_psram_top.u_psram_sync.dll_rst.C                                           -                                                                                          -            
===============================================================================================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 1137 clock pin(s) of sequential element(s)
0 instances converted, 1137 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 Unconstrained_port     27         ENCRYPTED      
=======================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       ENCRYPTED           CLKDIV                 1081                   ENCRYPTED           Black box on clock path                   
@KP:ckid0_3       ENCRYPTED           DHCEN                  38                     ENCRYPTED           Black box on clock path                   
@KP:ckid0_4       ENCRYPTED           dffr                   2                      ENCRYPTED           Derived clock on input (not legal for GCC)
@KP:ckid0_6       ENCRYPTED           dffr                   8                      ENCRYPTED           Derived clock on input (not legal for GCC)
@KP:ckid0_8       ENCRYPTED           dffr                   8                      ENCRYPTED           Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 196MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Sep 10 15:24:57 2019

###########################################################]
