git clone --depth 1 --no-tags https://github.com/t-dasun/AES.git f:/verilog_sva_gh_scraper/data/full_repos/264418319
git clone --depth 1 --no-tags https://github.com/Nandakishore-Menon/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/264502280
git clone --depth 1 --no-tags https://github.com/gokulnathsj/8-bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/265340372
git clone --depth 1 --no-tags https://github.com/combofish/basic-veirlog-IP-cores.git f:/verilog_sva_gh_scraper/data/full_repos/261469009
git clone --depth 1 --no-tags https://github.com/gshimabuko/NIOSII.git f:/verilog_sva_gh_scraper/data/full_repos/264571824
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/FPGA-8-Bit-computer.git f:/verilog_sva_gh_scraper/data/full_repos/263666696
git clone --depth 1 --no-tags https://github.com/leevick/ipv4_header_parser.git f:/verilog_sva_gh_scraper/data/full_repos/259313772
git clone --depth 1 --no-tags https://github.com/fliptech/Audipus_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/262679204
git clone --depth 1 --no-tags https://github.com/ShivanshRakesh/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/262039364
git clone --depth 1 --no-tags https://github.com/Kiran760043/Sign-Magnitude-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/263493396
git clone --depth 1 --no-tags https://github.com/jasommer/verilog_iterative_division.git f:/verilog_sva_gh_scraper/data/full_repos/260021395
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/Alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/260313380
git clone --depth 1 --no-tags https://github.com/yanquantan/FPGA-Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/265103396
git clone --depth 1 --no-tags https://github.com/pranavanantharam/FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/264456191
git clone --depth 1 --no-tags https://github.com/rabeeaatif/Elevator-Operating-System.git f:/verilog_sva_gh_scraper/data/full_repos/264329927
git clone --depth 1 --no-tags https://github.com/Jennifer-Zheng/ROB.git f:/verilog_sva_gh_scraper/data/full_repos/264294135
git clone --depth 1 --no-tags https://github.com/glitchy-boy-mahyar/CA_CA3.git f:/verilog_sva_gh_scraper/data/full_repos/263404614
git clone --depth 1 --no-tags https://github.com/4teko7/DigitalSystemsAssignments.git f:/verilog_sva_gh_scraper/data/full_repos/260217694
git clone --depth 1 --no-tags https://github.com/supleed2/ELEC40006-P1-CW.git f:/verilog_sva_gh_scraper/data/full_repos/265538754
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/257575649
git clone --depth 1 --no-tags https://github.com/sfyip/crypto1_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/258185412
git clone --depth 1 --no-tags https://github.com/Madhurya1304/Spread-Spectrum-Correlator.git f:/verilog_sva_gh_scraper/data/full_repos/258129959
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/Shift_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/260328973
git clone --depth 1 --no-tags https://github.com/rishabh-jain97/full_adders.git f:/verilog_sva_gh_scraper/data/full_repos/261842294
git clone --depth 1 --no-tags https://github.com/krulikovskyi/DSTU-Strumok.git f:/verilog_sva_gh_scraper/data/full_repos/259998775
git clone --depth 1 --no-tags https://github.com/christasa/CTrivialMIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/259397297
git clone --depth 1 --no-tags https://github.com/YanxingLiu/8-bits-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/263777273
git clone --depth 1 --no-tags https://github.com/Amulya-Prabakhar/Calculator2-DesignVerification.git f:/verilog_sva_gh_scraper/data/full_repos/264589589
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/256698840
git clone --depth 1 --no-tags https://github.com/mr103/SoC-Security.git f:/verilog_sva_gh_scraper/data/full_repos/258355038
git clone --depth 1 --no-tags https://github.com/tinatian1118/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/257209763
git clone --depth 1 --no-tags https://github.com/DylanEtris/EE480_P4.git f:/verilog_sva_gh_scraper/data/full_repos/257417257
git clone --depth 1 --no-tags https://github.com/splAcharya/8BitProcessorCircuit_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265681700
git clone --depth 1 --no-tags https://github.com/hannahbrooks/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/259201862
git clone --depth 1 --no-tags https://github.com/briansune/Kintex7-GSI-SSRAM.git f:/verilog_sva_gh_scraper/data/full_repos/261610367
git clone --depth 1 --no-tags https://github.com/dengyanuoapp/Ise602.3phrase.motoro.git f:/verilog_sva_gh_scraper/data/full_repos/264219152
git clone --depth 1 --no-tags https://github.com/patjgibson/alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/262196136
git clone --depth 1 --no-tags https://github.com/wyt2000/COD-2020-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/258396740
git clone --depth 1 --no-tags https://github.com/vipinkmenon/zyMouse.git f:/verilog_sva_gh_scraper/data/full_repos/258960959
git clone --depth 1 --no-tags https://github.com/eckelsjd-rose-old/csse232.git f:/verilog_sva_gh_scraper/data/full_repos/258923932
git clone --depth 1 --no-tags https://github.com/jshaker000/Pipelined_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/260132148
git clone --depth 1 --no-tags https://github.com/ZYChimne/CPU-implement.git f:/verilog_sva_gh_scraper/data/full_repos/257493045
git clone --depth 1 --no-tags https://github.com/krishnakanthkm/Pipelined-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/262744468
git clone --depth 1 --no-tags https://github.com/leevick/axi_file_loader.git f:/verilog_sva_gh_scraper/data/full_repos/263217332
git clone --depth 1 --no-tags https://github.com/studyHooligen/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/257573864
git clone --depth 1 --no-tags https://github.com/EasonLin536/ICDL_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/265433479
git clone --depth 1 --no-tags https://github.com/phani-sriram/Verilog_Programming.git f:/verilog_sva_gh_scraper/data/full_repos/260261307
git clone --depth 1 --no-tags https://github.com/Kenji-Ishimaru/iv-pli-sample.git f:/verilog_sva_gh_scraper/data/full_repos/257224783
git clone --depth 1 --no-tags https://github.com/kartik6m/Serial_multiplier_using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261227704
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer2.git f:/verilog_sva_gh_scraper/data/full_repos/261611240
git clone --depth 1 --no-tags https://github.com/TheLeopardsH/USRT.git f:/verilog_sva_gh_scraper/data/full_repos/262940685
git clone --depth 1 --no-tags https://github.com/bjrjk/MIPS-Multi-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/263197801
git clone --depth 1 --no-tags https://github.com/JINGTC/dadda_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/263085138
git clone --depth 1 --no-tags https://github.com/andreasdotorg/orion-mk2-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/259370562
git clone --depth 1 --no-tags https://github.com/Aprilskysky/mram_tb.git f:/verilog_sva_gh_scraper/data/full_repos/264340690
git clone --depth 1 --no-tags https://github.com/hucader95016/ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/265876376
git clone --depth 1 --no-tags https://github.com/deni64k/fpga_miner.git f:/verilog_sva_gh_scraper/data/full_repos/257427742
git clone --depth 1 --no-tags https://github.com/randysaetern/ECE174Project2.git f:/verilog_sva_gh_scraper/data/full_repos/264219023
git clone --depth 1 --no-tags https://github.com/lixuf/CPU_RICS16_base_on_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257765432
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/Guessing-Number-Game.git f:/verilog_sva_gh_scraper/data/full_repos/265586043
git clone --depth 1 --no-tags https://github.com/LoneLiX/CPU_Design_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/264387382
git clone --depth 1 --no-tags https://github.com/CJ6922G1CH/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/265516849
git clone --depth 1 --no-tags https://github.com/dev-board-tech/arduFPGA-mega-design-template-simple.git f:/verilog_sva_gh_scraper/data/full_repos/262121669
git clone --depth 1 --no-tags https://github.com/yasinadiyaman/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/260206022
git clone --depth 1 --no-tags https://github.com/Nikola2444/UVM_verif_examples.git f:/verilog_sva_gh_scraper/data/full_repos/262651031
git clone --depth 1 --no-tags https://github.com/RubyOcelot/COD-2020-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/263507573
git clone --depth 1 --no-tags https://github.com/zhongethan/AsyncFifo.git f:/verilog_sva_gh_scraper/data/full_repos/263876860
git clone --depth 1 --no-tags https://github.com/opnesh/SIMD-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/264378830
git clone --depth 1 --no-tags https://github.com/m3lissaeg/UnicycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/265333491
git clone --depth 1 --no-tags https://github.com/rod41732/hw-syn-lab-undertale.git f:/verilog_sva_gh_scraper/data/full_repos/265610006
git clone --depth 1 --no-tags https://github.com/LeiGujiong/FPGA-Stopwatch--.git f:/verilog_sva_gh_scraper/data/full_repos/265424261
git clone --depth 1 --no-tags https://github.com/itssnehin/YODAProject.git f:/verilog_sva_gh_scraper/data/full_repos/259912143
git clone --depth 1 --no-tags https://github.com/dls-controls/pcie_snifferFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/263664735
git clone --depth 1 --no-tags https://github.com/gpmanly/DE0_FPGA_LED.git f:/verilog_sva_gh_scraper/data/full_repos/259523120
git clone --depth 1 --no-tags https://github.com/Tachyon01/SCOAP_Analysis_Tool.git f:/verilog_sva_gh_scraper/data/full_repos/260023500
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2018_univ.git f:/verilog_sva_gh_scraper/data/full_repos/264987892
git clone --depth 1 --no-tags https://github.com/n-elhamawy/ueca-based-eceg.git f:/verilog_sva_gh_scraper/data/full_repos/263290797
git clone --depth 1 --no-tags https://github.com/thadoe/Digital_projects_in_Verilog_SystemC.git f:/verilog_sva_gh_scraper/data/full_repos/265354449
git clone --depth 1 --no-tags https://github.com/kkenshin1/HDLBits-Result.git f:/verilog_sva_gh_scraper/data/full_repos/260633999
git clone --depth 1 --no-tags https://github.com/chantmk/UnderPugs.git f:/verilog_sva_gh_scraper/data/full_repos/262223428
git clone --depth 1 --no-tags https://github.com/Anjali-287/Sequence-Detector-using-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/262604348
git clone --depth 1 --no-tags https://github.com/Abhishek9934/Fast_Adders_Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/260368731
git clone --depth 1 --no-tags https://github.com/El-Mohr/MIPS-Processor-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/262905932
git clone --depth 1 --no-tags https://github.com/Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing.git f:/verilog_sva_gh_scraper/data/full_repos/257111637
git clone --depth 1 --no-tags https://github.com/aaumsq/470_r10k2way.git f:/verilog_sva_gh_scraper/data/full_repos/257731747
git clone --depth 1 --no-tags https://github.com/baina23/BWT-DNA-alignment.git f:/verilog_sva_gh_scraper/data/full_repos/257881559
git clone --depth 1 --no-tags https://github.com/keesj/top.git f:/verilog_sva_gh_scraper/data/full_repos/265041816
git clone --depth 1 --no-tags https://github.com/jonahswain/eee4120f-2020.git f:/verilog_sva_gh_scraper/data/full_repos/259569981
git clone --depth 1 --no-tags https://github.com/enisbe1/AOK_2020.git f:/verilog_sva_gh_scraper/data/full_repos/260907254
git clone --depth 1 --no-tags https://github.com/Chaeryeong/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/261265248
git clone --depth 1 --no-tags https://github.com/hieudangba98/Practice_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/260109296
git clone --depth 1 --no-tags https://github.com/fair80132/hw-verilog-seller-machine.git f:/verilog_sva_gh_scraper/data/full_repos/261101872
git clone --depth 1 --no-tags https://github.com/noah-holland/sturdier-goggles.git f:/verilog_sva_gh_scraper/data/full_repos/259131574
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6.git f:/verilog_sva_gh_scraper/data/full_repos/259010655
git clone --depth 1 --no-tags https://github.com/IquanKoxinga/BCH-encoder-and-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/257429486
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05-grupo-6.git f:/verilog_sva_gh_scraper/data/full_repos/256911855
git clone --depth 1 --no-tags https://github.com/swadhinagrawal/Digital-Circuits-and-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/259673724
git clone --depth 1 --no-tags https://github.com/aqweszxcd/.bmp_Verilog_IO.git f:/verilog_sva_gh_scraper/data/full_repos/263501939
git clone --depth 1 --no-tags https://github.com/Kiran760043/BCD-to-Excess-3.git f:/verilog_sva_gh_scraper/data/full_repos/262875798
git clone --depth 1 --no-tags https://github.com/Serena2766/MIPS-I-processor-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264795764
