Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 18:04:49 2024
| Host         : LuisConde running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_final_timing_summary_routed.rpt -pb top_final_timing_summary_routed.pb -rpx top_final_timing_summary_routed.rpx -warn_on_violation
| Design       : top_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: my_clk/myreg_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.204        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.204        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  my_clk/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    my_clk/myreg_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  my_clk/myreg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.956    my_clk/myreg_reg[24]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    my_clk/myreg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  my_clk/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    my_clk/myreg_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.935 r  my_clk/myreg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.935    my_clk/myreg_reg[24]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[27]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    my_clk/myreg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  my_clk/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    my_clk/myreg_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.861 r  my_clk/myreg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.861    my_clk/myreg_reg[24]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    my_clk/myreg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  my_clk/myreg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    my_clk/myreg_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.845 r  my_clk/myreg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.845    my_clk/myreg_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    my_clk/myreg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  my_clk/myreg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    my_clk/myreg_reg[20]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.821 r  my_clk/myreg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.821    my_clk/myreg_reg[20]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.747 r  my_clk/myreg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.747    my_clk/myreg_reg[20]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  my_clk/myreg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    my_clk/myreg_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.731 r  my_clk/myreg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.731    my_clk/myreg_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[20]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.728 r  my_clk/myreg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.728    my_clk/myreg_reg[16]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 my_clk/myreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.639     5.160    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  my_clk/myreg_reg[1]/Q
                         net (fo=1, routed)           0.762     6.378    my_clk/myreg_reg_n_0_[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  my_clk/myreg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.052    my_clk/myreg_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  my_clk/myreg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.166    my_clk/myreg_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  my_clk/myreg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    my_clk/myreg_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  my_clk/myreg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    my_clk/myreg_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.707 r  my_clk/myreg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.707    my_clk/myreg_reg[16]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.519    14.860    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    my_clk/myreg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  my_clk/myreg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.793    my_clk/myreg_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  my_clk/myreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    my_clk/myreg[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  my_clk/myreg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    my_clk/myreg_reg[0]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    my_clk/myreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    my_clk/myreg_reg_n_0_[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  my_clk/myreg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    my_clk/myreg_reg[12]_i_1_n_7
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[16]/Q
                         net (fo=1, routed)           0.176     1.796    my_clk/myreg_reg_n_0_[16]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  my_clk/myreg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    my_clk/myreg_reg[16]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[20]/Q
                         net (fo=1, routed)           0.176     1.796    my_clk/myreg_reg_n_0_[20]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  my_clk/myreg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    my_clk/myreg_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y6           FDRE                                         r  my_clk/myreg_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  my_clk/myreg_reg[24]/Q
                         net (fo=1, routed)           0.176     1.795    my_clk/myreg_reg_n_0_[24]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  my_clk/myreg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    my_clk/myreg_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[24]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    my_clk/myreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    my_clk/clk
    SLICE_X0Y2           FDRE                                         r  my_clk/myreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  my_clk/myreg_reg[4]/Q
                         net (fo=1, routed)           0.176     1.797    my_clk/myreg_reg_n_0_[4]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  my_clk/myreg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    my_clk/myreg_reg[4]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  my_clk/myreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    my_clk/clk
    SLICE_X0Y2           FDRE                                         r  my_clk/myreg_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    my_clk/myreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.916%)  route 0.202ns (44.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y3           FDRE                                         r  my_clk/myreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[8]/Q
                         net (fo=1, routed)           0.202     1.821    my_clk/myreg_reg_n_0_[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  my_clk/myreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    my_clk/myreg_reg[8]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  my_clk/myreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y3           FDRE                                         r  my_clk/myreg_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.479    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  my_clk/myreg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.793    my_clk/myreg_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  my_clk/myreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    my_clk/myreg[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.944 r  my_clk/myreg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    my_clk/myreg_reg[0]_i_1_n_6
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     1.994    my_clk/clk
    SLICE_X0Y1           FDRE                                         r  my_clk/myreg_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    my_clk/myreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    my_clk/myreg_reg_n_0_[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  my_clk/myreg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    my_clk/myreg_reg[12]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y4           FDRE                                         r  my_clk/myreg_reg[13]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 my_clk/myreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/myreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.478    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  my_clk/myreg_reg[16]/Q
                         net (fo=1, routed)           0.176     1.796    my_clk/myreg_reg_n_0_[16]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  my_clk/myreg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    my_clk/myreg_reg[16]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     1.993    my_clk/clk
    SLICE_X0Y5           FDRE                                         r  my_clk/myreg_reg[17]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    my_clk/myreg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     my_clk/myreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     my_clk/myreg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     my_clk/myreg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     my_clk/myreg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     my_clk/myreg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     my_clk/myreg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     my_clk/myreg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     my_clk/myreg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     my_clk/myreg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     my_clk/myreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     my_clk/myreg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     my_clk/myreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     my_clk/myreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     my_clk/myreg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     my_clk/myreg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 4.110ns (52.891%)  route 3.660ns (47.109%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finalsemaforo/current_state_reg[0]/Q
                         net (fo=8, routed)           1.083     1.539    finalsemaforo/current_state_reg_n_0_[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.663 r  finalsemaforo/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     4.240    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.770 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.770    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.315ns (58.987%)  route 3.000ns (41.013%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finalsemaforo/current_state_reg[0]/Q
                         net (fo=8, routed)           1.083     1.539    finalsemaforo/current_state_reg_n_0_[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.152     1.691 r  finalsemaforo/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     3.608    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     7.315 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.315    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 4.325ns (59.448%)  route 2.950ns (40.552%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finalsemaforo/current_state_reg[0]/Q
                         net (fo=8, routed)           1.082     1.538    finalsemaforo/current_state_reg_n_0_[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.152     1.690 r  finalsemaforo/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.558    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.717     7.275 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.275    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.459ns (62.994%)  route 2.620ns (37.006%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  finalsemaforo/current_state_reg[2]/Q
                         net (fo=10, routed)          0.742     1.161    finalsemaforo/p_2_in
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.324     1.485 r  finalsemaforo/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.363    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     7.079 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.079    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.089ns (58.100%)  route 2.949ns (41.900%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finalsemaforo/current_state_reg[0]/Q
                         net (fo=8, routed)           1.082     1.538    finalsemaforo/current_state_reg_n_0_[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.662 r  finalsemaforo/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     3.529    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.038 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.038    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.221ns (60.033%)  route 2.810ns (39.967%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  finalsemaforo/current_state_reg[2]/Q
                         net (fo=10, routed)          0.742     1.161    finalsemaforo/p_2_in
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.296     1.457 r  finalsemaforo/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.068     3.525    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.031 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.031    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 4.216ns (62.866%)  route 2.490ns (37.134%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  finalsemaforo/current_state_reg[2]/Q
                         net (fo=10, routed)          0.568     0.987    finalsemaforo/p_2_in
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.296     1.283 r  finalsemaforo/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.923     3.205    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.706 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.706    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            finalsemaforo/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 1.712ns (47.538%)  route 1.889ns (52.462%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.514     2.978    finalsemaforo/sw_IBUF[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.102 r  finalsemaforo/current_state[0]_i_2/O
                         net (fo=1, routed)           0.375     3.477    finalsemaforo/current_state[0]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  finalsemaforo/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.601    finalsemaforo/next_state[0]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            finalsemaforo/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.814ns  (logic 1.600ns (56.874%)  route 1.214ns (43.126%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.214     2.662    finalsemaforo/sw_IBUF[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.152     2.814 r  finalsemaforo/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.814    finalsemaforo/next_state[2]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            finalsemaforo/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 1.572ns (56.440%)  route 1.214ns (43.560%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.214     2.662    finalsemaforo/sw_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     2.786 r  finalsemaforo/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.786    finalsemaforo/next_state[1]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finalsemaforo/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.226ns (57.624%)  route 0.166ns (42.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  finalsemaforo/current_state_reg[2]/Q
                         net (fo=10, routed)          0.166     0.294    finalsemaforo/p_2_in
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.098     0.392 r  finalsemaforo/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    finalsemaforo/next_state[0]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finalsemaforo/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.184ns (39.661%)  route 0.280ns (60.339%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.280     0.421    finalsemaforo/p_1_in21_in
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.043     0.464 r  finalsemaforo/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    finalsemaforo/next_state[2]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finalsemaforo/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.920%)  route 0.280ns (60.080%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.280     0.421    finalsemaforo/p_1_in21_in
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.466 r  finalsemaforo/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.466    finalsemaforo/next_state[1]
    SLICE_X0Y11          FDRE                                         r  finalsemaforo/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.388ns (71.846%)  route 0.544ns (28.154%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.106     0.247    finalsemaforo/p_1_in21_in
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.292 r  finalsemaforo/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.438     0.730    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.932 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.932    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.396ns (69.350%)  route 0.617ns (30.650%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    finalsemaforo/p_1_in21_in
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  finalsemaforo/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     0.803    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.013 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.013    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.463ns (70.566%)  route 0.610ns (29.434%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    finalsemaforo/p_1_in21_in
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  finalsemaforo/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.796    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.073 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.073    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.455ns (69.644%)  route 0.634ns (30.356%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    finalsemaforo/p_1_in21_in
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.046     0.379 r  finalsemaforo/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.821    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.089 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.089    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.463ns (67.875%)  route 0.692ns (32.125%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.276     0.417    finalsemaforo/p_1_in21_in
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.044     0.461 r  finalsemaforo/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     0.877    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.155 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.155    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.393ns (64.179%)  route 0.778ns (35.821%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.276     0.417    finalsemaforo/p_1_in21_in
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.462 r  finalsemaforo/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     0.964    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.171 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.171    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finalsemaforo/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.417ns (61.424%)  route 0.890ns (38.576%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  finalsemaforo/current_state_reg[1]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  finalsemaforo/current_state_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    finalsemaforo/p_1_in21_in
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  finalsemaforo/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.076    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.306 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.306    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_clk/myreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 3.957ns (65.749%)  route 2.061ns (34.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.637     5.158    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  my_clk/myreg_reg[27]/Q
                         net (fo=5, routed)           2.061     7.675    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.176 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.176    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_clk/myreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.343ns (72.862%)  route 0.500ns (27.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    my_clk/clk
    SLICE_X0Y7           FDRE                                         r  my_clk/myreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  my_clk/myreg_reg[27]/Q
                         net (fo=5, routed)           0.500     2.118    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.320 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.320    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





