Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar 27 17:27:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd
    Info (12022): Found design unit 1: Adder1b-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd Line: 19
    Info (12023): Found entity 1: Adder1b File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd
    Info (12022): Found design unit 1: rippleCarryAdderN-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd Line: 30
    Info (12023): Found entity 1: rippleCarryAdderN File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd
    Info (12022): Found design unit 1: andG32b-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd Line: 30
    Info (12023): Found entity 1: andG32b File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd
    Info (12022): Found design unit 1: andgN-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd Line: 26
    Info (12023): Found entity 1: andgN File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd Line: 30
    Info (12023): Found entity 1: mux2t1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd
    Info (12022): Found design unit 1: mux2t1N-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd
    Info (12022): Found design unit 1: MIPSregister-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd Line: 42
    Info (12023): Found entity 1: MIPSregister File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd
    Info (12022): Found design unit 1: decoder5_32-decoder File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd Line: 26
    Info (12023): Found entity 1: decoder5_32 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd
    Info (12022): Found design unit 1: dffgN-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd Line: 30
    Info (12023): Found entity 1: dffgN File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd
    Info (12022): Found design unit 1: mux32_1-mux File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd Line: 29
    Info (12023): Found entity 1: mux32_1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd
    Info (12022): Found design unit 1: control_Logic-flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd Line: 34
    Info (12023): Found entity 1: control_Logic File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd
    Info (12022): Found design unit 1: nbitregister-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd Line: 19
    Info (12023): Found entity 1: nbitregister File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd
    Info (12022): Found design unit 1: PCReg-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd Line: 34
    Info (12023): Found entity 1: PCReg File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd
    Info (12022): Found design unit 1: bit16_extender-flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd Line: 24
    Info (12023): Found entity 1: bit16_extender File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd
    Info (12022): Found design unit 1: shiftleft2N-Behavioral File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd Line: 33
    Info (12023): Found entity 1: shiftleft2N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd
    Info (12022): Found design unit 1: fetch_logic-mixed File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 43
    Info (12023): Found entity 1: fetch_Logic File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd
    Info (12022): Found design unit 1: ALU-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 44
    Info (12023): Found entity 1: ALU File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd
    Info (12022): Found design unit 1: adderSubS-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd Line: 32
    Info (12023): Found entity 1: adderSubS File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd
    Info (12022): Found design unit 1: barrelShifter-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd Line: 25
    Info (12023): Found entity 1: barrelShifter File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd
    Info (12022): Found design unit 1: andG_N-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd Line: 29
    Info (12023): Found entity 1: andG_N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd
    Info (12022): Found design unit 1: barrelShifterArithmetic-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd Line: 30
    Info (12023): Found entity 1: barrelShifterArithmetic File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd
    Info (12022): Found design unit 1: barrelShifterSLL-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd Line: 30
    Info (12023): Found entity 1: barrelShifterSLL File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd
    Info (12022): Found design unit 1: bit_extenders-flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd Line: 34
    Info (12023): Found entity 1: bit_extenders File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd
    Info (12022): Found design unit 1: bit_extenders24b-flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd Line: 34
    Info (12023): Found entity 1: bit_extenders24b File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd
    Info (12022): Found design unit 1: mux16_1-mux File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd Line: 28
    Info (12023): Found entity 1: mux16_1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd
    Info (12022): Found design unit 1: mux16b2t1-mux File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd Line: 27
    Info (12023): Found entity 1: mux16b2t1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd
    Info (12022): Found design unit 1: mux2t1Flow-mux2t1F File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd Line: 27
    Info (12023): Found entity 1: mux2t1Flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd
    Info (12022): Found design unit 1: mux2t1_5b-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_5b File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd
    Info (12022): Found design unit 1: mux32b3t1-mux File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd Line: 27
    Info (12023): Found entity 1: mux32b3t1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd
    Info (12022): Found design unit 1: mux8b4t1-mux File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd Line: 27
    Info (12023): Found entity 1: mux8b4t1 File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd
    Info (12022): Found design unit 1: norG_N-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd Line: 30
    Info (12023): Found entity 1: norG_N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd
    Info (12022): Found design unit 1: orG32b-dataflow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd Line: 30
    Info (12023): Found entity 1: orG32b File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd
    Info (12022): Found design unit 1: orG_N-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd Line: 29
    Info (12023): Found entity 1: orG_N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd
    Info (12022): Found design unit 1: xorG_N-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd Line: 29
    Info (12023): Found entity 1: xorG_N File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd
    Info (12022): Found design unit 1: firstALU-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd Line: 40
    Info (12023): Found entity 1: firstALU File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd
    Info (12022): Found design unit 1: fullAdderStruct-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd Line: 31
    Info (12023): Found entity 1: fullAdderStruct File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd
    Info (12022): Found design unit 1: fullAdderStructN-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd Line: 34
    Info (12023): Found entity 1: fullAdderStructN File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd
    Info (12022): Found design unit 1: lui-flow File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd Line: 33
    Info (12023): Found entity 1: lui File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd
    Info (12022): Found design unit 1: onesCompN-structural File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd Line: 28
    Info (12023): Found entity 1: onesCompN File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd
    Info (12022): Found design unit 1: slt-behavorial File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 33
    Info (12023): Found entity 1: slt File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd
    Info (12022): Found design unit 1: loadMemModule-structure File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd Line: 32
    Info (12023): Found entity 1: loadMemModule File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(93): object "s_rs" assigned a value but never read File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(94): object "s_rt" assigned a value but never read File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(95): object "s_rd" assigned a value but never read File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 95
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 301
Info (12128): Elaborating entity "fetch_Logic" for hierarchy "fetch_Logic:fetchUnit" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 327
Info (12128): Elaborating entity "PCReg" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 135
Info (12128): Elaborating entity "mux2t1N" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|mux2t1N:g_Mux2t1N" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd Line: 66
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|mux2t1N:g_Mux2t1N|mux2t1:\G_NBit_MUX:0:MUXi" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|mux2t1N:g_Mux2t1N|mux2t1:\G_NBit_MUX:0:MUXi|invg:g_notGate" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd Line: 63
Info (12128): Elaborating entity "andg2" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|mux2t1N:g_Mux2t1N|mux2t1:\G_NBit_MUX:0:MUXi|andg2:g_andGateB" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd Line: 70
Info (12128): Elaborating entity "org2" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|mux2t1N:g_Mux2t1N|mux2t1:\G_NBit_MUX:0:MUXi|org2:g_orGate" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd Line: 82
Info (12128): Elaborating entity "nbitregister" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd Line: 77
Info (12128): Elaborating entity "dffg" for hierarchy "fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:0:g_dffg" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd Line: 32
Info (12128): Elaborating entity "rippleCarryAdderN" for hierarchy "fetch_Logic:fetchUnit|rippleCarryAdderN:g_NextPC" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 145
Warning (10873): Using initial value X (don't care) for net "s_adderCarryBit[31]" at rippleCarryAdderN.vhd(41) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd Line: 41
Info (12128): Elaborating entity "Adder1b" for hierarchy "fetch_Logic:fetchUnit|rippleCarryAdderN:g_NextPC|Adder1b:g_1stBitRipple_Adder" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd Line: 46
Info (12128): Elaborating entity "xorg2" for hierarchy "fetch_Logic:fetchUnit|rippleCarryAdderN:g_NextPC|Adder1b:g_1stBitRipple_Adder|xorg2:g_xorgAB" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd Line: 52
Info (12128): Elaborating entity "shiftleft2N" for hierarchy "fetch_Logic:fetchUnit|shiftleft2N:g_jShiftLeft" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 161
Info (12128): Elaborating entity "bit16_extender" for hierarchy "fetch_Logic:fetchUnit|bit16_extender:g_bitExtender" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 197
Info (12128): Elaborating entity "shiftleft2N" for hierarchy "fetch_Logic:fetchUnit|shiftleft2N:g_bShiftLeft" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd Line: 205
Info (12128): Elaborating entity "mux2t1_5b" for hierarchy "mux2t1_5b:muxWrAddr" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 375
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:muxjal" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 394
Info (12128): Elaborating entity "MIPSregister" for hierarchy "MIPSregister:RegisterMod" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 404
Info (12128): Elaborating entity "decoder5_32" for hierarchy "MIPSregister:RegisterMod|decoder5_32:g_decoder" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd Line: 130
Info (12128): Elaborating entity "dffgN" for hierarchy "MIPSregister:RegisterMod|dffgN:\G_NBit_REGISTER:0:REG" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd Line: 153
Info (12128): Elaborating entity "mux32_1" for hierarchy "MIPSregister:RegisterMod|mux32_1:g_mux01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd Line: 169
Info (12128): Elaborating entity "control_Logic" for hierarchy "control_Logic:controlUnit" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 417
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALUmod" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 429
Info (12128): Elaborating entity "bit_extenders" for hierarchy "ALU:ALUmod|bit_extenders:g_bitExtender01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 261
Info (12128): Elaborating entity "lui" for hierarchy "ALU:ALUmod|lui:g_lui01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 275
Info (12128): Elaborating entity "firstALU" for hierarchy "ALU:ALUmod|firstALU:g_addSub01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 283
Info (12128): Elaborating entity "adderSubS" for hierarchy "ALU:ALUmod|firstALU:g_addSub01|adderSubS:g_adderSub01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd Line: 111
Info (12128): Elaborating entity "onesCompN" for hierarchy "ALU:ALUmod|firstALU:g_addSub01|adderSubS:g_adderSub01|onesCompN:g_inverterGate01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd Line: 100
Info (12128): Elaborating entity "fullAdderStructN" for hierarchy "ALU:ALUmod|firstALU:g_addSub01|adderSubS:g_adderSub01|fullAdderStructN:g_RippleFAGate02" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd Line: 119
Info (12128): Elaborating entity "fullAdderStruct" for hierarchy "ALU:ALUmod|firstALU:g_addSub01|adderSubS:g_adderSub01|fullAdderStructN:g_RippleFAGate02|fullAdderStruct:\G_NBit_ADDER:0:MUXI" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd Line: 64
Info (12128): Elaborating entity "andG_N" for hierarchy "ALU:ALUmod|andG_N:g_AND32" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 292
Info (12128): Elaborating entity "orG_N" for hierarchy "ALU:ALUmod|orG_N:g_OR32" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 297
Info (12128): Elaborating entity "xorG_N" for hierarchy "ALU:ALUmod|xorG_N:g_XOR32" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 303
Info (12128): Elaborating entity "norG_N" for hierarchy "ALU:ALUmod|norG_N:g_NOR32" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 309
Info (12128): Elaborating entity "slt" for hierarchy "ALU:ALUmod|slt:g_slt" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 317
Warning (10631): VHDL Process Statement warning at slt.vhd(35): inferring latch(es) for signal or variable "o_OUT", which holds its previous value in one or more paths through the process File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[0]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[1]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[2]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[3]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[4]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[5]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[6]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[7]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[8]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[9]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[10]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[11]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[12]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[13]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[14]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[15]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[16]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[17]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[18]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[19]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[20]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[21]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[22]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[23]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[24]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[25]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[26]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[27]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[28]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[29]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[30]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (10041): Inferred latch for "o_OUT[31]" at slt.vhd(35) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (12128): Elaborating entity "barrelShifterSLL" for hierarchy "ALU:ALUmod|barrelShifterSLL:g_sllShifter" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 322
Info (12128): Elaborating entity "barrelShifterArithmetic" for hierarchy "ALU:ALUmod|barrelShifterArithmetic:g_sraShifter" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 342
Info (12128): Elaborating entity "mux16_1" for hierarchy "ALU:ALUmod|mux16_1:g_16t1Mux" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 382
Info (12128): Elaborating entity "mux2t1Flow" for hierarchy "ALU:ALUmod|mux2t1Flow:g_ovrFlowMux" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 402
Info (12128): Elaborating entity "orG32b" for hierarchy "ALU:ALUmod|orG32b:g_orG32b01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd Line: 409
Info (12128): Elaborating entity "loadMemModule" for hierarchy "loadMemModule:loadMemModuleMod" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 464
Info (12128): Elaborating entity "mux8b4t1" for hierarchy "loadMemModule:loadMemModuleMod|mux8b4t1:g_8b4t1mux01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd Line: 82
Info (12128): Elaborating entity "mux16b2t1" for hierarchy "loadMemModule:loadMemModuleMod|mux16b2t1:g_16b2t1mux01" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd Line: 91
Info (12128): Elaborating entity "bit_extenders24b" for hierarchy "loadMemModule:loadMemModuleMod|bit_extenders24b:g_24bsignExt" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd Line: 101
Info (12128): Elaborating entity "mux32b3t1" for hierarchy "mux32b3t1:muxFinalData" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 475
Warning (14026): LATCH primitive "ALU:ALUmod|slt:g_slt|o_OUT[0]" is permanently enabled File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Warning (14026): LATCH primitive "ALU:ALUmod|slt:g_slt|o_OUT[0]" is permanently enabled File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd Line: 35
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 115340 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 115241 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1274 megabytes
    Info: Processing ended: Wed Mar 27 17:31:29 2024
    Info: Elapsed time: 00:03:53
    Info: Total CPU time (on all processors): 00:03:56
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar 27 17:31:30 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:2:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:3:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:4:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:5:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:6:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:7:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:8:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:9:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:10:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176357): Destination node fetch_Logic:fetchUnit|PCReg:r_PCReg|nbitregister:r_PC|dffg:\gen_dffg:11:g_dffg|s_Q File: /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:47
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:51
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 34% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:23:05
Info (11888): Total time spent on timing analysis during the Fitter is 493.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3562 megabytes
    Info: Processing ended: Wed Mar 27 17:58:19 2024
    Info: Elapsed time: 00:26:49
    Info: Total CPU time (on all processors): 00:38:26
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar 27 17:58:20 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Wed Mar 27 17:58:25 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04
