{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through.v",
        "warnings": [
            "8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 51.8,
        "synthesis_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through_module.v",
        "warnings": [
            "8_bit_for_pass_through_module.v:5:1 [AST] Odin does not handle signed GENVAR (i)"
        ],
        "max_rss(MiB)": 28.8,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 40,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 49
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "verilog": "8_bit_for_pass_through_module.v",
        "warnings": [
            "8_bit_for_pass_through_module.v:5:1 [AST] Odin does not handle signed GENVAR (i)"
        ],
        "max_rss(MiB)": 16,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 40,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 49
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "verilog": "8_bit_for_pass_through.v",
        "warnings": [
            "8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 10.4,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through_off_by_1.v",
        "warnings": [
            "8_bit_for_pass_through_off_by_1.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 54.8,
        "synthesis_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "verilog": "8_bit_for_pass_through_off_by_1.v",
        "warnings": [
            "8_bit_for_pass_through_off_by_1.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 8.9,
        "synthesis_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_pass_through_module.v",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 54.4,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 40,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 49
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "verilog": "8_bit_pass_through_module.v",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 10.9,
        "synthesis_time(ms)": 9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 40,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 49
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_primitive.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 48,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "verilog": "and_primitive.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag5_mod.v",
        "exit": 134,
        "errors": [
            "bm_dag5_mod.v:33:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "verilog": "bm_dag5_mod.v",
        "exit": 134,
        "errors": [
            "bm_dag5_mod.v:33:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag6_mod_log.v",
        "exit": 134,
        "errors": [
            "bm_dag6_mod_log.v:33:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "verilog": "bm_dag6_mod_log.v",
        "exit": 134,
        "errors": [
            "bm_dag6_mod_log.v:33:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag7_mod_log.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 45.8,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "verilog": "bm_dag7_mod_log.v",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 4.3,
        "synthesis_time(ms)": 2.9,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_updown_counter.v",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 47.8,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 4,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 17
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "verilog": "bm_DL_4_bit_updown_counter.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 4.1,
        "synthesis_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow.v",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 55.1,
        "synthesis_time(ms)": 11.7,
        "Pi": 65,
        "Po": 34,
        "logic element": 10,
        "Adder": 66,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 76
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 13.8,
        "synthesis_time(ms)": 12.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 136,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 136,
        "Total Node": 136
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 46.3,
        "synthesis_time(ms)": 7,
        "Pi": 65,
        "Po": 34,
        "logic element": 3,
        "Adder": 68,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 40,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 71
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 8.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 133,
        "Longest Path": 39,
        "Average Path": 4,
        "Estimated LUTs": 133,
        "Total Node": 133
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_simple_fsm.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 43.3,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 29,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 32
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "verilog": "bm_DL_simple_fsm.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.3,
        "synthesis_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 29,
        "latch": 2,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 32
    },
    "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_function_1.v",
        "exit": 134
    },
    "syntax/bm_function_1/no_arch": {
        "test_name": "syntax/bm_function_1/no_arch",
        "verilog": "bm_function_1.v",
        "exit": 134
    },
    "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_function_2.v",
        "exit": 134
    },
    "syntax/bm_function_2/no_arch": {
        "test_name": "syntax/bm_function_2/no_arch",
        "verilog": "bm_function_2.v",
        "exit": 134
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_jk_rtl.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "verilog": "bm_jk_rtl.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_log_all.v",
        "max_rss(MiB)": 31.1,
        "exec_time(ms)": 64.6,
        "synthesis_time(ms)": 21.2,
        "Pi": 64,
        "Po": 256,
        "logic element": 416,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 416,
        "Total Node": 416
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "verilog": "bm_log_all.v",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 25.1,
        "synthesis_time(ms)": 23.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 416,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 416,
        "Total Node": 416
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_simple_memory.v",
        "warnings": [
            "bm_simple_memory.v:24:10 [NETLIST] indexing into memory with bm_simple_memory has larger input than memory. Unused pins: bm_simple_memory^address_in~3",
            "bm_simple_memory.v:27:1 [NETLIST] indexing into memory with bm_simple_memory has larger input than memory. Unused pins: bm_simple_memory^address_out~3"
        ],
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 46.6,
        "synthesis_time(ms)": 2.8,
        "Pi": 7,
        "Po": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "verilog": "bm_simple_memory.v",
        "warnings": [
            "bm_simple_memory.v:24:10 [NETLIST] indexing into memory with bm_simple_memory has larger input than memory. Unused pins: bm_simple_memory^address_in~3",
            "bm_simple_memory.v:27:1 [NETLIST] indexing into memory with bm_simple_memory has larger input than memory. Unused pins: bm_simple_memory^address_out~3"
        ],
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.6,
        "synthesis_time(ms)": 4.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 121,
        "latch": 24,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 121,
        "Total Node": 145
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 56.6,
        "synthesis_time(ms)": 13.6,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "verilog": "both_ram.v",
        "exit": 134,
        "errors": [
            "both_ram.v:49:1 [NETLIST] Memory pram.inst1 of depth 2^16 exceeds ODIN bound of 2^10."
        ]
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fft_1024_16.v",
        "max_rss(MiB)": 1841,
        "exec_time(ms)": 46124.5,
        "synthesis_time(ms)": 46080.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 29833,
        "latch": 6371,
        "Adder": 1229,
        "Multiplier": 40,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 590,
        "Average Path": 7,
        "Estimated LUTs": 55032,
        "Total Node": 37474
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "verilog": "cf_fft_1024_16.v",
        "max_rss(MiB)": 2000.3,
        "exec_time(ms)": 50710.5,
        "synthesis_time(ms)": 50709.4,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 87285,
        "latch": 6371,
        "Longest Path": 1061,
        "Average Path": 7,
        "Estimated LUTs": 87285,
        "Total Node": 93657
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "complex_post_for_loop.v",
        "warnings": [
            "complex_post_for_loop.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 49.6,
        "synthesis_time(ms)": 5.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "verilog": "complex_post_for_loop.v",
        "warnings": [
            "complex_post_for_loop.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "constant_module_inst.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 49,
        "synthesis_time(ms)": 4.3,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "verilog": "constant_module_inst.v",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 7.1,
        "Pi": 5,
        "Po": 4,
        "logic element": 172,
        "latch": 64,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 172,
        "Total Node": 236
    },
    "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "deassign.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "deassign.v:21:4 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vDEASSIGN)"
        ]
    },
    "syntax/deassign/no_arch": {
        "test_name": "syntax/deassign/no_arch",
        "verilog": "deassign.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "deassign.v:21:4 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vDEASSIGN)"
        ]
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "delay_syntax.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 4
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "verilog": "delay_syntax.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 4
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq_f_systemC.v",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 76.2,
        "synthesis_time(ms)": 31.6,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 355,
        "latch": 96,
        "Adder": 142,
        "Multiplier": 7,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 365,
        "Total Node": 601
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "verilog": "diffeq_f_systemC.v",
        "max_rss(MiB)": 137.2,
        "exec_time(ms)": 284.5,
        "synthesis_time(ms)": 283.1,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 8052,
        "latch": 96,
        "Longest Path": 1467,
        "Average Path": 4,
        "Estimated LUTs": 8052,
        "Total Node": 8149
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq_paj_convert.v",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 86.7,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 745,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 130,
        "Average Path": 4,
        "Estimated LUTs": 755,
        "Total Node": 1076
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "verilog": "diffeq_paj_convert.v",
        "max_rss(MiB)": 134.1,
        "exec_time(ms)": 303.9,
        "synthesis_time(ms)": 298.4,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 8442,
        "latch": 193,
        "Longest Path": 2047,
        "Average Path": 4,
        "Estimated LUTs": 8442,
        "Total Node": 8636
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94:1 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting voLTE or '=')",
            "fir_scu_rtl_restructured_for_cmm_exp.v:109:8 [PARSE_TO_AST] error in parsing: (syntax error, unexpected voLTE, expecting vSYMBOL_ID or '#')"
        ]
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94:1 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting voLTE or '=')",
            "fir_scu_rtl_restructured_for_cmm_exp.v:109:8 [PARSE_TO_AST] error in parsing: (syntax error, unexpected voLTE, expecting vSYMBOL_ID or '#')"
        ]
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "flip_flop_enable.v",
        "warnings": [
            "flip_flop_enable.v:7:2 [NETLIST] This output is undriven (edge_testing^q0) and will be removed",
            "flip_flop_enable.v:7:2 [NETLIST] Net edge_testing^q0 driving node edge_testing^q0 is itself undriven."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "verilog": "flip_flop_enable.v",
        "warnings": [
            "flip_flop_enable.v:7:2 [NETLIST] This output is undriven (edge_testing^q0) and will be removed",
            "flip_flop_enable.v:7:2 [NETLIST] Net edge_testing^q0 driving node edge_testing^q0 is itself undriven."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 3.6,
        "synthesis_time(ms)": 2.2,
        "Po": 1,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "flip_flop_enable_w_begin_label.v",
        "warnings": [
            "flip_flop_enable_w_begin_label.v:7:2 [NETLIST] This output is undriven (edge_testing^q0) and will be removed",
            "flip_flop_enable_w_begin_label.v:7:2 [NETLIST] Net edge_testing^q0 driving node edge_testing^q0 is itself undriven."
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 47.8,
        "synthesis_time(ms)": 2,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "verilog": "flip_flop_enable_w_begin_label.v",
        "warnings": [
            "flip_flop_enable_w_begin_label.v:7:2 [NETLIST] This output is undriven (edge_testing^q0) and will be removed",
            "flip_flop_enable_w_begin_label.v:7:2 [NETLIST] Net edge_testing^q0 driving node edge_testing^q0 is itself undriven."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 2.3,
        "Po": 1,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "for_loop_adv_post.v",
        "warnings": [
            "for_loop_adv_post.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 48.7,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "verilog": "for_loop_adv_post.v",
        "warnings": [
            "for_loop_adv_post.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.8,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "for_loop_adv_pre.v",
        "warnings": [
            "for_loop_adv_pre.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 49.5,
        "synthesis_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "verilog": "for_loop_adv_pre.v",
        "warnings": [
            "for_loop_adv_pre.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "freq_division.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 36,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 40
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "verilog": "freq_division.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.6,
        "synthesis_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 36,
        "latch": 3,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 36,
        "Total Node": 40
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_automatic.v",
        "warnings": [
            "function_automatic.v:33:1 [AST] ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING"
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 33.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "verilog": "function_automatic.v",
        "warnings": [
            "function_automatic.v:33:1 [AST] ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING"
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 4.1,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_hdr.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "function_hdr.v:14:1 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vINT_NUMBER, expecting vSYMBOL_ID or '{')",
            "function_hdr.v:15:10 [AST] Odin does not handle signed REG (output_int)",
            "function_hdr.vh:2:8 [AST] Odin does not handle signed REG (func_out)",
            "function_hdr.vh:5:8 [AST] Odin does not handle signed REG (test_int)"
        ]
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "verilog": "function_hdr.v",
        "exit": 134,
        "errors": [
            "[PARSE_TO_AST] Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "function_hdr.v:14:1 [PARSE_TO_AST] error in parsing: (syntax error, unexpected vINT_NUMBER, expecting vSYMBOL_ID or '{')",
            "function_hdr.v:15:10 [AST] Odin does not handle signed REG (output_int)",
            "function_hdr.vh:2:8 [AST] Odin does not handle signed REG (func_out)",
            "function_hdr.vh:5:8 [AST] Odin does not handle signed REG (test_int)"
        ]
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_syntax.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 46.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "verilog": "function_syntax.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "h7_of_8_bit_for_pass_through.v",
        "warnings": [
            "h7_of_8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 45,
        "synthesis_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "verilog": "h7_of_8_bit_for_pass_through.v",
        "warnings": [
            "h7_of_8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef-else-syntax.v",
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 54,
        "synthesis_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 3,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "verilog": "ifdef-else-syntax.v",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 24.3,
        "synthesis_time(ms)": 22.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef-else-syntax.v",
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 58.5,
        "synthesis_time(ms)": 13.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 3,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "verilog": "ifndef-else-syntax.v",
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 18.8,
        "synthesis_time(ms)": 17.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "include-syntax.v",
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 56.6,
        "synthesis_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 3,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "verilog": "include-syntax.v",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 24.8,
        "synthesis_time(ms)": 23.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_DPram.v",
        "max_rss(MiB)": 31,
        "exec_time(ms)": 61.1,
        "synthesis_time(ms)": 15,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 32,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 65
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "verilog": "inferred_DPram.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 23.6,
        "synthesis_time(ms)": 22.2,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 32,
        "logic element": 846,
        "latch": 288,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 846,
        "Total Node": 1135
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_ram_w_clog2.v",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 92.5,
        "synthesis_time(ms)": 52.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "latch": 128,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 225
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "verilog": "inferred_ram_w_clog2.v",
        "max_rss(MiB)": 169.9,
        "exec_time(ms)": 284,
        "synthesis_time(ms)": 282.7,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 9822,
        "latch": 3200,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 9822,
        "Total Node": 13023
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_SPram.v",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 50.1,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "verilog": "inferred_SPram.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 16.7,
        "synthesis_time(ms)": 14.4,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21:1 [NETLIST] Function instantiation (func_out) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiated_by_name_function_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/no_arch",
        "verilog": "instantiated_by_name_function_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21:1 [NETLIST] Function instantiation (func_out) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid.v:21:1 [NETLIST] Module entry y1 does not exist"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid/no_arch",
        "verilog": "instantiated_by_name_function_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid.v:21:1 [NETLIST] Module entry y1 does not exist"
        ]
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_valid.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 45.6,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "verilog": "instantiated_by_name_function_valid.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21:1 [NETLIST] Task instantiation (my_task) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiated_by_name_task_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/no_arch",
        "verilog": "instantiated_by_name_task_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21:1 [NETLIST] Task instantiation (my_task) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid.v:21:1 [NETLIST] Module entry y1 does not exist"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid/no_arch",
        "verilog": "instantiated_by_name_task_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid.v:21:1 [NETLIST] Module entry y1 does not exist"
        ]
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_valid.v",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 43,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "verilog": "instantiated_by_name_task_valid.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_1.v:13:1 [NETLIST] Module instantiation (and2) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiating_by_name_invalid_1/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_1/no_arch",
        "verilog": "instantiating_by_name_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_1.v:13:1 [NETLIST] Module instantiation (and2) and definition don't match in terms of ports"
        ]
    },
    "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid.v:13:1 [NETLIST] Module entry in3 does not exist"
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid_mix_ports.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/no_arch",
        "verilog": "instantiating_by_name_invalid_mix_ports.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13:1 [AST] Cannot mix port connections by name and port connections by ordered list"
        ]
    },
    "syntax/instantiating_by_name_invalid/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid/no_arch",
        "verilog": "instantiating_by_name_invalid.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid.v:13:1 [NETLIST] Module entry in3 does not exist"
        ]
    },
    "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_valid.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 40.3,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/instantiating_by_name_valid/no_arch": {
        "test_name": "syntax/instantiating_by_name_valid/no_arch",
        "verilog": "instantiating_by_name_valid.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "l2_and_h2_of_8_bit_for_pass_through.v",
        "warnings": [
            "l2_and_h2_of_8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 47.4,
        "synthesis_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "verilog": "l2_and_h2_of_8_bit_for_pass_through.v",
        "warnings": [
            "l2_and_h2_of_8_bit_for_pass_through.v:11:1 [AST] Odin does not handle signed REG (i)"
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.8,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macro_in_module_declaration.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "verilog": "macro_in_module_declaration.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matrix_multiplication.v",
        "warnings": [
            "matrix_multiplication.v:120:1 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:",
            "matrix_multiplication.v:121:1 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:",
            "matrix_multiplication.v:125:1 [NETLIST] Assignment (matrix_multiplication^tmp1~0) is missing driver",
            "matrix_multiplication.v:126:1 [NETLIST] Assignment (matrix_multiplication^tmp2~0) is missing driver",
            "matrix_multiplication.v:127:1 [NETLIST] Assignment (matrix_multiplication^tmp3~0) is missing driver",
            "matrix_multiplication.v:128:1 [NETLIST] Assignment (matrix_multiplication^tmp4~0) is missing driver",
            "matrix_multiplication.v:130:1 [NETLIST] Assignment (matrix_multiplication^tmp5~0) is missing driver",
            "matrix_multiplication.v:131:1 [NETLIST] Assignment (matrix_multiplication^tmp6~0) is missing driver",
            "matrix_multiplication.v:132:1 [NETLIST] Assignment (matrix_multiplication^tmp7~0) is missing driver",
            "matrix_multiplication.v:69:8 [NETLIST] This output is undriven (matrix_multiplication^data_out~16) and will be removed",
            "matrix_multiplication.v:69:8 [NETLIST] This output is undriven (matrix_multiplication^data_out~17) and will be removed",
            "matrix_multiplication.v:69:8 [NETLIST] Net matrix_multiplication^data_out~16 driving node matrix_multiplication^data_out~16 is itself undriven.",
            "matrix_multiplication.v:69:8 [NETLIST] Net matrix_multiplication^data_out~17 driving node matrix_multiplication^data_out~17 is itself undriven.",
            "matrix_multiplication.v:166:16 [NETLIST] Net (null) driving node matrix_multiplication^nMUX~49^MUX_2~380 is itself undriven."
        ],
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 18,
        "logic element": 123,
        "latch": 38,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 3,
        "Estimated LUTs": 125,
        "Total Node": 184
    },
    "syntax/matrix_multiplication/no_arch": {
        "test_name": "syntax/matrix_multiplication/no_arch",
        "verilog": "matrix_multiplication.v",
        "warnings": [
            "matrix_multiplication.v:120:1 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:",
            "matrix_multiplication.v:121:1 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:",
            "matrix_multiplication.v:125:1 [NETLIST] Assignment (matrix_multiplication^tmp1~0) is missing driver",
            "matrix_multiplication.v:126:1 [NETLIST] Assignment (matrix_multiplication^tmp2~0) is missing driver",
            "matrix_multiplication.v:127:1 [NETLIST] Assignment (matrix_multiplication^tmp3~0) is missing driver",
            "matrix_multiplication.v:128:1 [NETLIST] Assignment (matrix_multiplication^tmp4~0) is missing driver",
            "matrix_multiplication.v:130:1 [NETLIST] Assignment (matrix_multiplication^tmp5~0) is missing driver",
            "matrix_multiplication.v:131:1 [NETLIST] Assignment (matrix_multiplication^tmp6~0) is missing driver",
            "matrix_multiplication.v:132:1 [NETLIST] Assignment (matrix_multiplication^tmp7~0) is missing driver",
            "matrix_multiplication.v:69:8 [NETLIST] This output is undriven (matrix_multiplication^data_out~16) and will be removed",
            "matrix_multiplication.v:69:8 [NETLIST] This output is undriven (matrix_multiplication^data_out~17) and will be removed",
            "matrix_multiplication.v:69:8 [NETLIST] Net matrix_multiplication^data_out~16 driving node matrix_multiplication^data_out~16 is itself undriven.",
            "matrix_multiplication.v:69:8 [NETLIST] Net matrix_multiplication^data_out~17 driving node matrix_multiplication^data_out~17 is itself undriven.",
            "matrix_multiplication.v:166:16 [NETLIST] Net (null) driving node matrix_multiplication^nMUX~49^MUX_2~8012 is itself undriven."
        ],
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 18,
        "logic element": 1004,
        "latch": 294,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 1004,
        "Total Node": 1299
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memlooptesting.v",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 55.5,
        "synthesis_time(ms)": 10.4,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 68,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 133
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "verilog": "memlooptesting.v",
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 29.6,
        "synthesis_time(ms)": 28.3,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1160,
        "latch": 544,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1160,
        "Total Node": 1705
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memory_combinational.v",
        "exit": 134
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "verilog": "memory_combinational.v",
        "exit": 134
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 72.4,
        "synthesis_time(ms)": 26.5,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 140,
        "latch": 34,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 382,
        "Total Node": 176
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 29.8,
        "synthesis_time(ms)": 28.3,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 140,
        "latch": 34,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 140,
        "Total Node": 176
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_edge_reader_writer.v",
        "warnings": [
            "multi_edge_reader_writer.v:32:1 [NETLIST] indexing into memory with multiclock_reader_writer has larger input than memory. Unused pins: multiclock_reader_writer^addr_read~2",
            "multi_edge_reader_writer.v:36:2 [NETLIST] indexing into memory with multiclock_reader_writer has larger input than memory. Unused pins: multiclock_reader_writer^addr_write~2"
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 50.6,
        "synthesis_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 4,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 9
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "verilog": "multi_edge_reader_writer.v",
        "warnings": [
            "multi_edge_reader_writer.v:32:1 [NETLIST] indexing into memory with multiclock_reader_writer has larger input than memory. Unused pins: multiclock_reader_writer^addr_read~2",
            "multi_edge_reader_writer.v:36:2 [NETLIST] indexing into memory with multiclock_reader_writer has larger input than memory. Unused pins: multiclock_reader_writer^addr_write~2"
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 6,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 4,
        "logic element": 76,
        "latch": 20,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 76,
        "Total Node": 97
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_module_io_data_types.v",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 54,
        "synthesis_time(ms)": 8.8,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "verilog": "multi_module_io_data_types.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 8.6,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_module.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49.1,
        "synthesis_time(ms)": 5.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "verilog": "multi_module.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 5.9,
        "synthesis_time(ms)": 4.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested-ifdef-syntax.v",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 56.2,
        "synthesis_time(ms)": 13.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 3,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "verilog": "nested-ifdef-syntax.v",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 25.3,
        "synthesis_time(ms)": 23.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_input.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44,
        "synthesis_time(ms)": 0.7,
        "Po": 1,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "verilog": "no_input.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 1.8,
        "synthesis_time(ms)": 0.7,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_output.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 45,
        "synthesis_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "verilog": "no_output.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 0.9
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_port.v",
        "warnings": [
            "no_port.v:11:1 [AST] there are no ports for the module (and_primitive)"
        ],
        "max_rss(MiB)": 24,
        "exec_time(ms)": 38,
        "synthesis_time(ms)": 0.4,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "verilog": "no_port.v",
        "warnings": [
            "no_port.v:11:1 [AST] there are no ports for the module (and_primitive)"
        ],
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 1.8,
        "synthesis_time(ms)": 0.5
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "not_enough_wires.v",
        "warnings": [
            "not_enough_wires.v:7:1 [NETLIST] This output is undriven (bar^d) and will be removed",
            "not_enough_wires.v:7:1 [NETLIST] Net bar^d driving node bar^d is itself undriven."
        ],
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 48,
        "synthesis_time(ms)": 5,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "verilog": "not_enough_wires.v",
        "warnings": [
            "not_enough_wires.v:7:1 [NETLIST] This output is undriven (bar^d) and will be removed",
            "not_enough_wires.v:7:1 [NETLIST] Net bar^d driving node bar^d is itself undriven."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 6.6,
        "synthesis_time(ms)": 5.3,
        "Po": 1,
        "Longest Path": 1,
        "Average Path": 1
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "part_select.v",
        "warnings": [
            "part_select.v:15:1 [NETLIST] Net (null) driving node top.inst_3^bAND~0^lAND~7 is itself undriven.",
            "part_select.v:15:1 [NETLIST] Net (null) driving node top.inst_3^bAND~0^lAND~8 is itself undriven."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 6,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "verilog": "part_select.v",
        "warnings": [
            "part_select.v:15:1 [NETLIST] Net (null) driving node top.inst_3^bAND~0^lAND~7 is itself undriven.",
            "part_select.v:15:1 [NETLIST] Net (null) driving node top.inst_3^bAND~0^lAND~8 is itself undriven."
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 6,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_complex_define.v",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 73.3,
        "synthesis_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 18
    },
    "syntax/preprocessor_complex_define/no_arch": {
        "test_name": "syntax/preprocessor_complex_define/no_arch",
        "verilog": "preprocessor_complex_define.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 16,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 20
    },
    "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_define.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 44.4,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 18
    },
    "syntax/preprocessor_define/no_arch": {
        "test_name": "syntax/preprocessor_define/no_arch",
        "verilog": "preprocessor_define.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 16,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 20
    },
    "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_define_with_comment.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 48.9,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 18
    },
    "syntax/preprocessor_define_with_comment/no_arch": {
        "test_name": "syntax/preprocessor_define_with_comment/no_arch",
        "verilog": "preprocessor_define_with_comment.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 16,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 20
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rs_decoder_1.v",
        "max_rss(MiB)": 1126.5,
        "exec_time(ms)": 892,
        "synthesis_time(ms)": 847.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 2750,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1105,
        "Average Path": 7,
        "Estimated LUTs": 2926,
        "Total Node": 3312
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "verilog": "rs_decoder_1.v",
        "max_rss(MiB)": 1227.6,
        "exec_time(ms)": 850.1,
        "synthesis_time(ms)": 848.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3197,
        "latch": 517,
        "Longest Path": 1427,
        "Average Path": 7,
        "Estimated LUTs": 3197,
        "Total Node": 3715
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rs_decoder_2.v",
        "max_rss(MiB)": 1557.9,
        "exec_time(ms)": 2213.9,
        "synthesis_time(ms)": 2170.8,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 8039,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1011,
        "Average Path": 7,
        "Estimated LUTs": 12653,
        "Total Node": 8706
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "verilog": "rs_decoder_2.v",
        "max_rss(MiB)": 1552.1,
        "exec_time(ms)": 2275.4,
        "synthesis_time(ms)": 2274,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 9084,
        "latch": 616,
        "Longest Path": 1456,
        "Average Path": 7,
        "Estimated LUTs": 9084,
        "Total Node": 9701
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sign_extend_nomem.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 66.5,
        "synthesis_time(ms)": 23.6,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 129,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 213,
        "Total Node": 132
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "verilog": "sign_extend_nomem.v",
        "max_rss(MiB)": 22.4,
        "exec_time(ms)": 27.8,
        "synthesis_time(ms)": 26.3,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 129,
        "latch": 2,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 129,
        "Total Node": 132
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_function.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 47.6,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "verilog": "simple_function.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_module.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 38.6,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "verilog": "simple_module.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 3.9,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_task.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.3,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "verilog": "simple_task.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spram_big.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 52.6,
        "synthesis_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 23,
        "latch": 9,
        "Adder": 9,
        "Multiplier": 0,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Estimated LUTs": 23,
        "Total Node": 58
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "verilog": "spram_big.v",
        "max_rss(MiB)": 150,
        "exec_time(ms)": 411.1,
        "synthesis_time(ms)": 409.6,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8766,
        "latch": 4105,
        "Longest Path": 50,
        "Average Path": 6,
        "Estimated LUTs": 8766,
        "Total Node": 12872
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_automatic.v",
        "warnings": [
            "task_automatic.v:35:1 [AST] ODIN II does not (yet) differentiate between automatic and static tasks & functions. IGNORING"
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 48.8,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "verilog": "task_automatic.v",
        "warnings": [
            "task_automatic.v:35:1 [AST] ODIN II does not (yet) differentiate between automatic and static tasks & functions. IGNORING"
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 4.4,
        "synthesis_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_multiple_instances.v",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 49,
        "synthesis_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 7,
        "logic element": 12,
        "latch": 6,
        "Adder": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 27
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "verilog": "task_multiple_instances.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 7,
        "logic element": 22,
        "latch": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 22,
        "Total Node": 29
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "timescale_syntax.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 46.4,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "verilog": "timescale_syntax.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "top_and.v",
        "exit": 134,
        "errors": [
            "top_and.v:19:1 [AST] Can't find module name and_primitive"
        ]
    },
    "syntax/top_and/no_arch": {
        "test_name": "syntax/top_and/no_arch",
        "verilog": "top_and.v",
        "exit": 134,
        "errors": [
            "top_and.v:19:1 [AST] Can't find module name and_primitive"
        ]
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unconnected_input.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 47.8,
        "synthesis_time(ms)": 2.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "verilog": "unconnected_input.v",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 4.5,
        "synthesis_time(ms)": 3.1,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "undeclared_signal.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "synthesis_time(ms)": 1.6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "verilog": "undeclared_signal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.7
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "vector_and.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47.7,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "verilog": "vector_and.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "vector_buf.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.1,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "verilog": "vector_buf.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_unused_input_pins.v",
        "warnings": [
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[4] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[5] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[6] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[7] is unused in module func",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~4) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~5) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~6) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~7) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~4 driving node simple_op^out_1~4 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~5 driving node simple_op^out_1~5 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~6 driving node simple_op^out_1~6 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~7 driving node simple_op^out_1~7 is itself undriven."
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 52.1,
        "synthesis_time(ms)": 2.8,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "verilog": "bm_unused_input_pins.v",
        "warnings": [
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[4] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[5] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[6] is unused in module func",
            "bm_unused_input_pins.v:15:4 [NETLIST] This module port in_1[7] is unused in module func",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~4) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~5) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~6) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] This output is undriven (simple_op^out_1~7) and will be removed",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~4 driving node simple_op^out_1~4 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~5 driving node simple_op^out_1~5 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~6 driving node simple_op^out_1~6 is itself undriven.",
            "bm_unused_input_pins.v:12:5 [NETLIST] Net simple_op^out_1~7 driving node simple_op^out_1~7 is itself undriven."
        ],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 3.3,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_assignment.v",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 90.6,
        "synthesis_time(ms)": 5,
        "Pi": 19,
        "Po": 4,
        "logic element": 53,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 53,
        "Total Node": 53
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "verilog": "multi_assignment.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 14.5,
        "synthesis_time(ms)": 11.7,
        "Pi": 19,
        "Po": 4,
        "logic element": 53,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 53,
        "Total Node": 53
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
