
tdp1/arcade_stick/app/out/app.elf:     file format elf32-littlearm
tdp1/arcade_stick/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000639

Program Header:
0x70000001 off    0x000133e4 vaddr 0x1a0033e4 paddr 0x1a0033e4 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x0000018c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000033ec memsz 0x000033ec flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0033ec align 2**16
         filesz 0x000000fc memsz 0x000000fc flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033e0  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000fc  10000000  1a0033ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200fc  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200fc  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200fc  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200fc  2**2
                  CONTENTS
  6 .bss          0000008c  10000100  10000100  00000100  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200fc  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200fc  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200fc  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200fc  2**2
                  CONTENTS
 11 .init_array   00000004  1a0033e0  1a0033e0  000133e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0033e4  1a0033e4  000133e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200fc  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200fc  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200fc  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200fc  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200fc  2**2
                  CONTENTS
 18 .noinit       00000000  1000018c  1000018c  000200fc  2**2
                  CONTENTS
 19 .debug_info   0002cbcc  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000058f3  00000000  00000000  0004ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00008e26  00000000  00000000  000525bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000b08  00000000  00000000  0005b3e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000b70  00000000  00000000  0005bee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00008cc0  00000000  00000000  0005ca59  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00013f96  00000000  00000000  00065719  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00028674  00000000  00000000  000796af  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000a1d23  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000a1d8b  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001f1c  00000000  00000000  000a1dc0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000100 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0033e0 l    d  .init_array	00000000 .init_array
1a0033e4 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
1000018c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 joystick.c
1a000300 l     F .text	00000006 convert16to8
10000100 l     O .bss	00000001 SWITCH_PRESSED
10000000 l     O .data	00000002 AXIS_X_RAW_VALUE
10000002 l     O .data	00000002 AXIS_Y_RAW_VALUE
00000000 l    df *ABS*	00000000 app.c
10000101 l     O .bss	00000001 FLAG_DOWN
10000102 l     O .bss	00000001 FLAG_LEFT
10000103 l     O .bss	00000001 FLAG_RIGHT
10000104 l     O .bss	00000001 FLAG_UP
10000004 l     O .data	00000001 AXIS_X_VALUE
10000005 l     O .data	00000001 AXIS_Y_VALUE
00000000 l    df *ABS*	00000000 usbd_gamepad.c
1a0004d0 l     F .text	00000004 Gamepad_SetReport
1a0004d4 l     F .text	00000014 Gamepad_EpIN_Hdlr
1a0004e8 l     F .text	00000020 Gamepad_UpdateReport
1a000508 l     F .text	00000044 Gamepad_GetReport
10000108 l     O .bss	00000008 g_gamePad
00000000 l    df *ABS*	00000000 system.c
10000114 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 board_sysinit.c
1a003030 l     O .text	00000004 InitClkStates
1a003034 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a00083c l     F .text	00000044 Board_LED_Init
1a000880 l     F .text	00000040 Board_TEC_Init
1a0008c0 l     F .text	00000040 Board_GPIO_Init
1a000900 l     F .text	00000030 Board_ADC_Init
1a000930 l     F .text	00000038 Board_SPI_Init
1a000968 l     F .text	00000024 Board_I2C_Init
1a0030ac l     O .text	00000008 GpioButtons
1a0030b4 l     O .text	0000000c GpioLeds
1a0030c0 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000a50 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000a64 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000050 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000b84 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000b98 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0030d8 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a000ea8 l     F .text	00000034 Chip_USB_PllSetup
1a003120 l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000f24 l     F .text	000000a0 pll_calc_divs
1a000fc4 l     F .text	0000010c pll_get_frac
1a0010d0 l     F .text	0000004c Chip_Clock_FindBaseClock
1a001344 l     F .text	00000022 Chip_Clock_GetDivRate
10000118 l     O .bss	00000008 audio_usb_pll_freq
1a003140 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001560 l     F .text	0000002c Chip_UART_GetIndex
1a0031ac l     O .text	00000008 UART_BClock
1a0031b4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_sleep.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000088 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00177c l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_tick.c
10000120 l     O .bss	00000004 callBackFuncParams
10000128 l     O .bss	00000008 tickCounter
10000130 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0032ac l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 cdc_uart.c
1a001c7c l     F .text	00000084 CDC_ep0_override_hdlr
1a001d00 l     F .text	000000c0 UCOM_bulk_hdlr
1a001dc0 l     F .text	00000090 UCOM_SetLineCode
10000134 l     O .bss	00000004 g_defaultCdcHdlr
10000138 l     O .bss	00000018 g_uCOM
00000000 l    df *ABS*	00000000 usbd_keyboard.c
1a001f2c l     F .text	00000014 Keyboard_EpIN_Hdlr
1a001f40 l     F .text	00000020 Keyboard_UpdateReport
1a001f60 l     F .text	00000048 Keyboard_SetReport
1a001fa8 l     F .text	00000040 Keyboard_GetReport
10000150 l     O .bss	00000010 g_keyBoard
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1a0020bc l     F .text	00000010 usbDeviceLpcInterruptPrioritySet
1a0020cc l     F .text	00000028 usbDeviceLpcInterruptInit
1a0020f4 l     F .text	00000098 usbDeviceLpcInit
10000164 l     O .bss	00000004 g_Ep0BaseHdlr
10000168 l     O .bss	00000004 g_ep0RxBusy
1000016c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0027ac l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 usbd_gamepad_hid_desc.c
00000000 l    df *ABS*	00000000 usbd_keyboard_hid_desc.c
00000000 l    df *ABS*	00000000 impure.c
1000009c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0033e4 l       .init_array	00000000 __init_array_end
1a0033e0 l       .bss_RAM5	00000000 __preinit_array_end
1a0033e0 l       .init_array	00000000 __init_array_start
1a0033e0 l       .bss_RAM5	00000000 __preinit_array_start
1a001168 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0006d8 g     F .text	00000012 _isatty_r
10000110 g     O .bss	00000004 gamepadCheckFunction
1a002b44 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a0006ea g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a000c30 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a000a46 g     F .text	00000008 __stdio_init
10000180 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a000edc g     F .text	00000034 Chip_USB0_Init
1a002c8a g     F .text	00000024 __sseek
1a00285c g     F .text	00000070 __sinit
1a002cb8 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a002800 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a000cf8 g     F .text	0000000c Chip_ADC_SetResolution
1a002f0c g     F .text	0000000c __malloc_unlock
1a001bd4 g     F .text	0000002c SysTick_Handler
1a001608 g     F .text	00000040 Chip_UART_SetBaud
10000181 g     O .bss	00000001 __lock___arc4random_mutex
1a000634  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0009c4 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a0005d0 g     F .text	00000044 usbDeviceGamepadTasks
1a000178  w    F .text	00000002 NMI_Handler
1a0033ec g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a001e50 g     F .text	000000dc cdcUartLpcInit
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a00153c g     F .text	00000014 Chip_Clock_EnablePLL
1a0006ce g     F .text	0000000a _fstat_r
53ff7256 g       *ABS*	00000000 __valid_user_code_checksum
1a0033ec g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a002f6c g     O .text	00000082 USB_StringDescriptor
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a001400 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0027f4 g     F .text	0000000c _cleanup_r
1a0014fc g     F .text	00000040 Chip_Clock_SetupPLL
1a002324 g     F .text	00000000 .hidden __aeabi_uldivmod
1000018c g       .noinit	00000000 _noinit
1a002c20 g     F .text	00000010 puts
10000178 g     O .bss	00000004 SystemCoreClock
1a00158c g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000bd8 g     F .text	00000018 readAdcVal
1a0021c4 g     F .text	000000ec usbDeviceInit
1a000180  w    F .text	00000002 UsageFault_Handler
1a0014b0 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002f4c g     O .text	00000012 USB_DeviceDescriptor
1a0007c4 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000306 g     F .text	00000012 Joystick_Init
1a002354 g     F .text	000002d0 .hidden __udivmoddi4
1a00076c g     F .text	00000020 _sbrk_r
1a0030a8 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0006f4 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0021a8 g     F .text	0000001a find_IntfDesc
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0033e4 g       .ARM.exidx	00000000 __exidx_start
10000182 g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a000bca g     F .text	0000000e setStartMode
10000183 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a0033dc g     O .text	00000004 _global_impure_ptr
1a002994 g     F .text	00000048 __libc_init_array
1a001a30 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000a04 g     F .text	00000030 Board_Init
1a0006c2  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
1000018c g       .bss	00000000 _ebss
1a000d04 g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000638 g     F .text	00000088 Reset_Handler
1a001b58 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000b48 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00111c g     F .text	0000004c Chip_Clock_EnableCrystal
10000184 g     O .bss	00000001 __lock___malloc_recursive_mutex
1a000c46 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a002084 g     F .text	00000038 EP0_patch
1a000ca6 g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a00337c g     O .text	00000020 __sf_fake_stderr
1a000b24 g     F .text	00000024 Chip_I2C_Init
1a0029e0 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a0012d8 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0031bc g     O .text	000000e6 gpioPinsInit
1a000a7c g     F .text	00000012 Chip_SSP_SetClockRate
1a000374 g     F .text	00000054 Joystick_GetDirections
1a002fee g     O .text	00000002 Keyboard_ReportDescSize
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a00282c g     F .text	0000000c __sfp_lock_acquire
1a0029f4 g     F .text	0000009c _free_r
1a001ae8 g     F .text	00000058 adcRead
1a0013da g     F .text	00000026 Chip_Clock_GetBaseClock
1a001550 g     F .text	0000000e Chip_Clock_GetPLLStatus
10000100 g       .bss	00000000 _bss
1a000c4e g     F .text	00000036 Chip_ADC_ReadStatus
1a000cc6 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a000a8e g     F .text	0000003e Chip_SSP_SetBitRate
1a000b80 g     F .text	00000002 Chip_GPIO_Init
1a0030d4 g     O .text	00000004 OscRateIn
1a001c00 g     F .text	0000007c uartInit
1000018c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0006c4 g     F .text	0000000a _close_r
1a0017b0 g     F .text	000001ac gpioInit
1a00175c g     F .text	00000004 sleepUntilNextInterrupt
1a002d5c g     F .text	000000dc __swsetup_r
1a002624  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0028cc g     F .text	0000008c __sfp
1a001fe8 g     F .text	0000009c usbDeviceKeyboardInit
1a002850 g     F .text	0000000c __sinit_lock_release
1a002c30 g     F .text	00000022 __sread
1a00218c g     F .text	0000001c USB0_IRQHandler
1a00147c g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a002f00 g     F .text	0000000c __malloc_lock
1a0009b0 g     F .text	00000014 Board_UARTPutChar
1a0015e0 g     F .text	00000028 Chip_UART_Send
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a002734 g     F .text	00000078 _fflush_r
1a00339c g     O .text	00000020 __sf_fake_stdin
1a001184 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0029de g     F .text	00000002 __retarget_lock_acquire_recursive
1a0029e2 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0003d8 g     F .text	000000f8 main
1a00054c g     F .text	00000084 usbDeviceGamepadInit
1a0029dc g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a002cae g     F .text	00000008 __sclose
1a002a90 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a00140c g     F .text	0000003c Chip_Clock_EnableOpts
1a000a3e g     F .text	00000008 __stdio_getchar
1a002ff0 g     O .text	0000003f Keyboard_ReportDescriptor
1a0011a0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000318 g     F .text	00000034 Joystick_Read
1a001258 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002f60 g     O .text	0000000a USB_DeviceQualifier
1a001724 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a00195c g     F .text	0000006a gpioWrite
1a0006c0  w    F .text	00000002 _fini
1a000bf0 g     F .text	00000040 Chip_ADC_Init
1000017c g     O .bss	00000004 g_pUsbApi
1a00078c g     F .text	00000038 Board_SetupMuxing
1a001648 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000742 g     F .text	00000028 _write_r
10000090 g     O .data	00000008 tickRateMS
1a000d2e g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000098 g     O .data	00000004 _impure_ptr
1a000620 g     F .text	00000014 usbDeviceGamepadCheckCallbackSet
1a002628 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1000002c g     O .data	00000023 USB_HsConfigDescriptor
1000018c g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000acc g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a002e38 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a00098c g     F .text	00000024 Board_Debug_Init
1a000a34 g     F .text	0000000a __stdio_putchar
1a000c84 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000fc g       .data	00000000 _edata
1a000b04 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10000185 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a000d50 g     F .text	00000158 Chip_SetupCoreClock
10000008 g     O .data	00000023 USB_FsConfigDescriptor
1a002c52 g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a002958 g     F .text	0000003c _fwalk_reent
1a000f10 g     F .text	00000014 SystemCoreClockUpdate
1a000614 g     F .text	0000000c usbDeviceGamepadPress
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a002838 g     F .text	0000000c __sfp_lock_release
1a0033bc g     O .text	00000020 __sf_fake_stdout
1a002624  w    F .text	00000002 .hidden __aeabi_idiv0
1a002f18 g     O .text	00000002 Gamepad_ReportDescSize
1a00017e  w    F .text	00000002 BusFault_Handler
10000186 g     O .bss	00000001 __lock___dd_hash_mutex
1a002e80 g     F .text	00000080 __smakebuf_r
10000187 g     O .bss	00000001 __lock___tz_mutex
1a001448 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10000174 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0009e0 g     F .text	00000024 Board_LED_Set
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0019c6 g     F .text	00000068 gpioRead
1a0022b0 g     F .text	00000074 boardInit
1a0003c8 g     F .text	00000010 checkForGamepadStatus
10000170 g     O .bss	00000004 __malloc_free_list
10000160 g     O .bss	00000004 keyboardCheckKeysFunction
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a00034c g     F .text	00000028 Joystick_GetUnsignedAxisValue
1a001b40 g     F .text	00000018 tickPowerSet
1a002f1c g     O .text	0000002d Gamepad_ReportDescriptor
1a0013c0 g     F .text	0000001a Chip_Clock_EnableBaseClock
1a001368 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001760 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10000188 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a002844 g     F .text	0000000c __sinit_lock_acquire
1a000830 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 39 06 00 1a 79 01 00 1a 7b 01 00 1a     ....9...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 56 72 ff 53     }...........Vr.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	d5 1b 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	8d 21 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .!..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0033ec 	.word	0x1a0033ec
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000fc 	.word	0x000000fc
1a000120:	1a0033ec 	.word	0x1a0033ec
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0033ec 	.word	0x1a0033ec
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0033ec 	.word	0x1a0033ec
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0033ec 	.word	0x1a0033ec
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000100 	.word	0x10000100
1a000154:	0000008c 	.word	0x0000008c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <convert16to8>:
// ----------------------- Funciones privadas ------------------------

// Función para convertir un valor entre 0 y 1023 a su equivalente entre 0 y 255
static uint8_t convert16to8(uint16_t ogValue){
   return (uint8_t) (ogValue / 4);
}
1a000300:	f3c0 0087 	ubfx	r0, r0, #2, #8
1a000304:	4770      	bx	lr

1a000306 <Joystick_Init>:
void Joystick_Init(){
1a000306:	b508      	push	{r3, lr}
   gpioInit(PIN_SW, GPIO_INPUT);
1a000308:	2100      	movs	r1, #0
1a00030a:	2006      	movs	r0, #6
1a00030c:	f001 fa50 	bl	1a0017b0 <gpioInit>
   adcConfig(ADC_ENABLE);
1a000310:	2000      	movs	r0, #0
1a000312:	f001 fb8d 	bl	1a001a30 <adcInit>
}
1a000316:	bd08      	pop	{r3, pc}

1a000318 <Joystick_Read>:
void Joystick_Read(){
1a000318:	b508      	push	{r3, lr}
   AXIS_X_RAW_VALUE = adcRead(PIN_VRX);
1a00031a:	2002      	movs	r0, #2
1a00031c:	f001 fbe4 	bl	1a001ae8 <adcRead>
1a000320:	4b07      	ldr	r3, [pc, #28]	; (1a000340 <Joystick_Read+0x28>)
1a000322:	8018      	strh	r0, [r3, #0]
   AXIS_Y_RAW_VALUE = adcRead(PIN_VRY);
1a000324:	2001      	movs	r0, #1
1a000326:	f001 fbdf 	bl	1a001ae8 <adcRead>
1a00032a:	4b06      	ldr	r3, [pc, #24]	; (1a000344 <Joystick_Read+0x2c>)
1a00032c:	8018      	strh	r0, [r3, #0]
   SWITCH_PRESSED = !gpioRead(PIN_SW);
1a00032e:	2006      	movs	r0, #6
1a000330:	f001 fb49 	bl	1a0019c6 <gpioRead>
1a000334:	fab0 f080 	clz	r0, r0
1a000338:	0940      	lsrs	r0, r0, #5
1a00033a:	4b03      	ldr	r3, [pc, #12]	; (1a000348 <Joystick_Read+0x30>)
1a00033c:	7018      	strb	r0, [r3, #0]
}
1a00033e:	bd08      	pop	{r3, pc}
1a000340:	10000000 	.word	0x10000000
1a000344:	10000002 	.word	0x10000002
1a000348:	10000100 	.word	0x10000100

1a00034c <Joystick_GetUnsignedAxisValue>:
uint8_t Joystick_GetUnsignedAxisValue(Joystick_Axis axis){
1a00034c:	b508      	push	{r3, lr}
   switch(axis){
1a00034e:	b118      	cbz	r0, 1a000358 <Joystick_GetUnsignedAxisValue+0xc>
1a000350:	2801      	cmp	r0, #1
1a000352:	d006      	beq.n	1a000362 <Joystick_GetUnsignedAxisValue+0x16>
         return 0;
1a000354:	2000      	movs	r0, #0
}
1a000356:	bd08      	pop	{r3, pc}
         return convert16to8(AXIS_X_RAW_VALUE);
1a000358:	4b04      	ldr	r3, [pc, #16]	; (1a00036c <Joystick_GetUnsignedAxisValue+0x20>)
1a00035a:	8818      	ldrh	r0, [r3, #0]
1a00035c:	f7ff ffd0 	bl	1a000300 <convert16to8>
1a000360:	e7f9      	b.n	1a000356 <Joystick_GetUnsignedAxisValue+0xa>
         return convert16to8(AXIS_Y_RAW_VALUE);
1a000362:	4b03      	ldr	r3, [pc, #12]	; (1a000370 <Joystick_GetUnsignedAxisValue+0x24>)
1a000364:	8818      	ldrh	r0, [r3, #0]
1a000366:	f7ff ffcb 	bl	1a000300 <convert16to8>
1a00036a:	e7f4      	b.n	1a000356 <Joystick_GetUnsignedAxisValue+0xa>
1a00036c:	10000000 	.word	0x10000000
1a000370:	10000002 	.word	0x10000002

1a000374 <Joystick_GetDirections>:
   if (AXIS_X_RAW_VALUE > NEUTRO_MIN && AXIS_X_RAW_VALUE < NEUTRO_MAX) dirs[0] = NONE;
1a000374:	4b12      	ldr	r3, [pc, #72]	; (1a0003c0 <Joystick_GetDirections+0x4c>)
1a000376:	881a      	ldrh	r2, [r3, #0]
1a000378:	f2a2 1391 	subw	r3, r2, #401	; 0x191
1a00037c:	b29b      	uxth	r3, r3
1a00037e:	2bde      	cmp	r3, #222	; 0xde
1a000380:	d80b      	bhi.n	1a00039a <Joystick_GetDirections+0x26>
1a000382:	2304      	movs	r3, #4
1a000384:	7003      	strb	r3, [r0, #0]
   if (AXIS_Y_RAW_VALUE > NEUTRO_MIN && AXIS_Y_RAW_VALUE < NEUTRO_MAX) dirs[1] = NONE;
1a000386:	4b0f      	ldr	r3, [pc, #60]	; (1a0003c4 <Joystick_GetDirections+0x50>)
1a000388:	881a      	ldrh	r2, [r3, #0]
1a00038a:	f2a2 1391 	subw	r3, r2, #401	; 0x191
1a00038e:	b29b      	uxth	r3, r3
1a000390:	2bde      	cmp	r3, #222	; 0xde
1a000392:	d80b      	bhi.n	1a0003ac <Joystick_GetDirections+0x38>
1a000394:	2304      	movs	r3, #4
1a000396:	7043      	strb	r3, [r0, #1]
1a000398:	4770      	bx	lr
   else if (AXIS_X_RAW_VALUE <= NEUTRO_MIN) dirs[0] = LEFT;
1a00039a:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
1a00039e:	d802      	bhi.n	1a0003a6 <Joystick_GetDirections+0x32>
1a0003a0:	2301      	movs	r3, #1
1a0003a2:	7003      	strb	r3, [r0, #0]
1a0003a4:	e7ef      	b.n	1a000386 <Joystick_GetDirections+0x12>
   else dirs[0] = RIGHT;
1a0003a6:	2302      	movs	r3, #2
1a0003a8:	7003      	strb	r3, [r0, #0]
1a0003aa:	e7ec      	b.n	1a000386 <Joystick_GetDirections+0x12>
   else if (AXIS_Y_RAW_VALUE <= NEUTRO_MIN) dirs[1] = UP;
1a0003ac:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
1a0003b0:	d802      	bhi.n	1a0003b8 <Joystick_GetDirections+0x44>
1a0003b2:	2300      	movs	r3, #0
1a0003b4:	7043      	strb	r3, [r0, #1]
1a0003b6:	4770      	bx	lr
   else dirs[1] = DOWN;
1a0003b8:	2303      	movs	r3, #3
1a0003ba:	7043      	strb	r3, [r0, #1]
}
1a0003bc:	4770      	bx	lr
1a0003be:	bf00      	nop
1a0003c0:	10000000 	.word	0x10000000
1a0003c4:	10000002 	.word	0x10000002

1a0003c8 <checkForGamepadStatus>:
void delayBloqueante(uint32_t ms){
   uint32_t end = tick_ct + ms;
   while (tick_ct < end) tick_ct++;
}

void checkForGamepadStatus(void* unused){
1a0003c8:	b508      	push	{r3, lr}
   usbDeviceGamepadPress(AXIS_X_VALUE);
1a0003ca:	4b02      	ldr	r3, [pc, #8]	; (1a0003d4 <checkForGamepadStatus+0xc>)
1a0003cc:	7818      	ldrb	r0, [r3, #0]
1a0003ce:	f000 f921 	bl	1a000614 <usbDeviceGamepadPress>
}
1a0003d2:	bd08      	pop	{r3, pc}
1a0003d4:	10000004 	.word	0x10000004

1a0003d8 <main>:
   }
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a0003d8:	b500      	push	{lr}
1a0003da:	b083      	sub	sp, #12
   // ---------- CONFIGURACIONES ------------------------------
   SystemCoreClockUpdate();
1a0003dc:	f000 fd98 	bl	1a000f10 <SystemCoreClockUpdate>
   Board_Init();
1a0003e0:	f000 fb10 	bl	1a000a04 <Board_Init>
   SysTick_Config(SystemCoreClock / TICKRATE_HZ);
1a0003e4:	4b2f      	ldr	r3, [pc, #188]	; (1a0004a4 <main+0xcc>)
1a0003e6:	681b      	ldr	r3, [r3, #0]
1a0003e8:	4a2f      	ldr	r2, [pc, #188]	; (1a0004a8 <main+0xd0>)
1a0003ea:	fba2 2303 	umull	r2, r3, r2, r3
1a0003ee:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a0003f0:	3b01      	subs	r3, #1
1a0003f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a0003f6:	d209      	bcs.n	1a00040c <main+0x34>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a0003f8:	4a2c      	ldr	r2, [pc, #176]	; (1a0004ac <main+0xd4>)
1a0003fa:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0003fc:	4b2c      	ldr	r3, [pc, #176]	; (1a0004b0 <main+0xd8>)
1a0003fe:	21e0      	movs	r1, #224	; 0xe0
1a000400:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a000404:	2300      	movs	r3, #0
1a000406:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000408:	2307      	movs	r3, #7
1a00040a:	6013      	str	r3, [r2, #0]
   
   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a00040c:	f001 ff50 	bl	1a0022b0 <boardInit>
   // Configuration routine for HID Keyboard example   
   // usbDeviceConfig(USB_HID_KEYBOARD);   
   // usbDeviceKeyboardCheckKeysCallbackSet( checkForPressedKeys );
   
   // Configuraci�n/Inicializaci�n de HID Gamepad
   usbDeviceConfig(USB_HID_GAMEPAD);
1a000410:	2002      	movs	r0, #2
1a000412:	f001 fed7 	bl	1a0021c4 <usbDeviceInit>
   usbDeviceGamepadCheckCallbackSet(checkForGamepadStatus);
1a000416:	4827      	ldr	r0, [pc, #156]	; (1a0004b4 <main+0xdc>)
1a000418:	f000 f902 	bl	1a000620 <usbDeviceGamepadCheckCallbackSet>
   
   // Habilitar UART (DEBUG)
   // Inicializar UART_USB a 115200 baudios
   uartConfig( UART_USB, 115200 );
1a00041c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000420:	2003      	movs	r0, #3
1a000422:	f001 fbed 	bl	1a001c00 <uartInit>
   
   // Inicializar controles
   Joystick_Init();              // SW como digital input
1a000426:	f7ff ff6e 	bl	1a000306 <Joystick_Init>
1a00042a:	e012      	b.n	1a000452 <main+0x7a>
      switch(dirs[0]){
         case NONE:
            break;
         case LEFT:
            // Board_LED_Set(3, true);
            FLAG_LEFT = 1;
1a00042c:	4b22      	ldr	r3, [pc, #136]	; (1a0004b8 <main+0xe0>)
1a00042e:	2201      	movs	r2, #1
1a000430:	701a      	strb	r2, [r3, #0]
            break;
1a000432:	e02c      	b.n	1a00048e <main+0xb6>
         case RIGHT:
            // Board_LED_Set(4, true);
            FLAG_RIGHT = 1;
1a000434:	4b21      	ldr	r3, [pc, #132]	; (1a0004bc <main+0xe4>)
1a000436:	2201      	movs	r2, #1
1a000438:	701a      	strb	r2, [r3, #0]
            break;
1a00043a:	e028      	b.n	1a00048e <main+0xb6>
      switch(dirs[1]){
         case NONE:
            break;
         case UP:
            // Board_LED_Set(0, true);
            FLAG_UP = 1;
1a00043c:	4b20      	ldr	r3, [pc, #128]	; (1a0004c0 <main+0xe8>)
1a00043e:	2201      	movs	r2, #1
1a000440:	701a      	strb	r2, [r3, #0]
         default:
            break;
      }
      
      // Acciones según estado de SW
      Board_LED_Set(5, Joystick_IsSwitchPressed);
1a000442:	2101      	movs	r1, #1
1a000444:	2005      	movs	r0, #5
1a000446:	f000 facb 	bl	1a0009e0 <Board_LED_Set>
      
      usbDeviceGamepadTasks();
1a00044a:	f000 f8c1 	bl	1a0005d0 <usbDeviceGamepadTasks>
      sleepUntilNextInterrupt();
1a00044e:	f001 f985 	bl	1a00175c <sleepUntilNextInterrupt>
      Joystick_Read();
1a000452:	f7ff ff61 	bl	1a000318 <Joystick_Read>
      AXIS_X_VALUE = Joystick_GetUnsignedAxisValue(X_AXIS);
1a000456:	2000      	movs	r0, #0
1a000458:	f7ff ff78 	bl	1a00034c <Joystick_GetUnsignedAxisValue>
1a00045c:	4b19      	ldr	r3, [pc, #100]	; (1a0004c4 <main+0xec>)
1a00045e:	7018      	strb	r0, [r3, #0]
      AXIS_Y_VALUE = Joystick_GetUnsignedAxisValue(Y_AXIS);
1a000460:	2001      	movs	r0, #1
1a000462:	f7ff ff73 	bl	1a00034c <Joystick_GetUnsignedAxisValue>
1a000466:	4b18      	ldr	r3, [pc, #96]	; (1a0004c8 <main+0xf0>)
1a000468:	7018      	strb	r0, [r3, #0]
      Joystick_GetDirections(dirs);
1a00046a:	a801      	add	r0, sp, #4
1a00046c:	f7ff ff82 	bl	1a000374 <Joystick_GetDirections>
      FLAG_UP = 0;
1a000470:	2300      	movs	r3, #0
1a000472:	4a13      	ldr	r2, [pc, #76]	; (1a0004c0 <main+0xe8>)
1a000474:	7013      	strb	r3, [r2, #0]
      FLAG_DOWN = 0;
1a000476:	4a15      	ldr	r2, [pc, #84]	; (1a0004cc <main+0xf4>)
1a000478:	7013      	strb	r3, [r2, #0]
      FLAG_LEFT = 0;
1a00047a:	4a0f      	ldr	r2, [pc, #60]	; (1a0004b8 <main+0xe0>)
1a00047c:	7013      	strb	r3, [r2, #0]
      FLAG_RIGHT = 0;
1a00047e:	4a0f      	ldr	r2, [pc, #60]	; (1a0004bc <main+0xe4>)
1a000480:	7013      	strb	r3, [r2, #0]
      switch(dirs[0]){
1a000482:	f89d 3004 	ldrb.w	r3, [sp, #4]
1a000486:	2b01      	cmp	r3, #1
1a000488:	d0d0      	beq.n	1a00042c <main+0x54>
1a00048a:	2b02      	cmp	r3, #2
1a00048c:	d0d2      	beq.n	1a000434 <main+0x5c>
      switch(dirs[1]){
1a00048e:	f89d 3005 	ldrb.w	r3, [sp, #5]
1a000492:	2b00      	cmp	r3, #0
1a000494:	d0d2      	beq.n	1a00043c <main+0x64>
1a000496:	2b03      	cmp	r3, #3
1a000498:	d1d3      	bne.n	1a000442 <main+0x6a>
            FLAG_DOWN = 1;
1a00049a:	4b0c      	ldr	r3, [pc, #48]	; (1a0004cc <main+0xf4>)
1a00049c:	2201      	movs	r2, #1
1a00049e:	701a      	strb	r2, [r3, #0]
            break;
1a0004a0:	e7cf      	b.n	1a000442 <main+0x6a>
1a0004a2:	bf00      	nop
1a0004a4:	10000178 	.word	0x10000178
1a0004a8:	10624dd3 	.word	0x10624dd3
1a0004ac:	e000e010 	.word	0xe000e010
1a0004b0:	e000ed00 	.word	0xe000ed00
1a0004b4:	1a0003c9 	.word	0x1a0003c9
1a0004b8:	10000102 	.word	0x10000102
1a0004bc:	10000103 	.word	0x10000103
1a0004c0:	10000104 	.word	0x10000104
1a0004c4:	10000004 	.word	0x10000004
1a0004c8:	10000005 	.word	0x10000005
1a0004cc:	10000101 	.word	0x10000101

1a0004d0 <Gamepad_SetReport>:
/* HID Set Report Request Callback. Called automatically on HID Set Report Request */
static ErrorCode_t Gamepad_SetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t length){
   // TODO
   
   return LPC_OK;
}
1a0004d0:	2000      	movs	r0, #0
1a0004d2:	4770      	bx	lr

1a0004d4 <Gamepad_EpIN_Hdlr>:

// Manejador de interrupciones
static ErrorCode_t Gamepad_EpIN_Hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event){
   
   switch (event) {
1a0004d4:	2a03      	cmp	r2, #3
1a0004d6:	d001      	beq.n	1a0004dc <Gamepad_EpIN_Hdlr+0x8>
   }
   
   return LPC_OK;
   
   return LPC_OK;
}
1a0004d8:	2000      	movs	r0, #0
1a0004da:	4770      	bx	lr
         g_gamePad.tx_busy = 0;
1a0004dc:	4b01      	ldr	r3, [pc, #4]	; (1a0004e4 <Gamepad_EpIN_Hdlr+0x10>)
1a0004de:	2200      	movs	r2, #0
1a0004e0:	71da      	strb	r2, [r3, #7]
         break;
1a0004e2:	e7f9      	b.n	1a0004d8 <Gamepad_EpIN_Hdlr+0x4>
1a0004e4:	10000108 	.word	0x10000108

1a0004e8 <Gamepad_UpdateReport>:
static void Gamepad_UpdateReport(){
1a0004e8:	b508      	push	{r3, lr}
   HID_GAMEPAD_CLEAR_REPORT(&g_gamePad.report[0]);
1a0004ea:	4a05      	ldr	r2, [pc, #20]	; (1a000500 <Gamepad_UpdateReport+0x18>)
1a0004ec:	2300      	movs	r3, #0
1a0004ee:	8093      	strh	r3, [r2, #4]
1a0004f0:	7193      	strb	r3, [r2, #6]
   if (gamepadCheckFunction != NULL) {
1a0004f2:	4b04      	ldr	r3, [pc, #16]	; (1a000504 <Gamepad_UpdateReport+0x1c>)
1a0004f4:	681b      	ldr	r3, [r3, #0]
1a0004f6:	b10b      	cbz	r3, 1a0004fc <Gamepad_UpdateReport+0x14>
      (* gamepadCheckFunction )( NULL );
1a0004f8:	2000      	movs	r0, #0
1a0004fa:	4798      	blx	r3
}
1a0004fc:	bd08      	pop	{r3, pc}
1a0004fe:	bf00      	nop
1a000500:	10000108 	.word	0x10000108
1a000504:	10000110 	.word	0x10000110

1a000508 <Gamepad_GetReport>:
static ErrorCode_t Gamepad_GetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t *plength){
1a000508:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a00050a:	78c9      	ldrb	r1, [r1, #3]
1a00050c:	2901      	cmp	r1, #1
1a00050e:	d005      	beq.n	1a00051c <Gamepad_GetReport+0x14>
1a000510:	b24b      	sxtb	r3, r1
1a000512:	b193      	cbz	r3, 1a00053a <Gamepad_GetReport+0x32>
1a000514:	2903      	cmp	r1, #3
1a000516:	d812      	bhi.n	1a00053e <Gamepad_GetReport+0x36>
         return ERR_USBD_STALL;
1a000518:	480a      	ldr	r0, [pc, #40]	; (1a000544 <Gamepad_GetReport+0x3c>)
}
1a00051a:	bd38      	pop	{r3, r4, r5, pc}
1a00051c:	461d      	mov	r5, r3
1a00051e:	4614      	mov	r4, r2
         Gamepad_UpdateReport();
1a000520:	f7ff ffe2 	bl	1a0004e8 <Gamepad_UpdateReport>
         memcpy(*pBuffer, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000524:	6822      	ldr	r2, [r4, #0]
1a000526:	4b08      	ldr	r3, [pc, #32]	; (1a000548 <Gamepad_GetReport+0x40>)
1a000528:	f833 1f04 	ldrh.w	r1, [r3, #4]!
1a00052c:	789b      	ldrb	r3, [r3, #2]
1a00052e:	8011      	strh	r1, [r2, #0]
1a000530:	7093      	strb	r3, [r2, #2]
         *plength = GAMEPAD_REPORT_SIZE;
1a000532:	2303      	movs	r3, #3
1a000534:	802b      	strh	r3, [r5, #0]
	return LPC_OK;
1a000536:	2000      	movs	r0, #0
      break;
1a000538:	e7ef      	b.n	1a00051a <Gamepad_GetReport+0x12>
	return LPC_OK;
1a00053a:	2000      	movs	r0, #0
1a00053c:	e7ed      	b.n	1a00051a <Gamepad_GetReport+0x12>
1a00053e:	2000      	movs	r0, #0
1a000540:	e7eb      	b.n	1a00051a <Gamepad_GetReport+0x12>
1a000542:	bf00      	nop
1a000544:	00040003 	.word	0x00040003
1a000548:	10000108 	.word	0x10000108

1a00054c <usbDeviceGamepadInit>:

/*****************************************************************************
 * Public functions
 ****************************************************************************/

ErrorCode_t usbDeviceGamepadInit(USBD_HANDLE_T hUsb, USB_INTERFACE_DESCRIPTOR *pIntfDesc, uint32_t *mem_base, uint32_t *mem_size){
1a00054c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00054e:	b091      	sub	sp, #68	; 0x44
1a000550:	4605      	mov	r5, r0
1a000552:	460c      	mov	r4, r1
1a000554:	4617      	mov	r7, r2
1a000556:	461e      	mov	r6, r3
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;
   
   // Configurar parametros HID
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a000558:	2238      	movs	r2, #56	; 0x38
1a00055a:	2100      	movs	r1, #0
1a00055c:	a802      	add	r0, sp, #8
1a00055e:	f002 fa40 	bl	1a0029e2 <memset>
   hid_param.max_reports = 1;
1a000562:	2301      	movs	r3, #1
1a000564:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a000568:	683b      	ldr	r3, [r7, #0]
1a00056a:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a00056c:	6833      	ldr	r3, [r6, #0]
1a00056e:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a000570:	9405      	str	r4, [sp, #20]
   
   // Funciones definidas para Gamepad
   // Se debe respetar el prototipo seg�n usbd_hiduser.h (de sAPI)
   hid_param.HID_GetReport = Gamepad_GetReport;
1a000572:	4b10      	ldr	r3, [pc, #64]	; (1a0005b4 <usbDeviceGamepadInit+0x68>)
1a000574:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Gamepad_SetReport;
1a000576:	4b10      	ldr	r3, [pc, #64]	; (1a0005b8 <usbDeviceGamepadInit+0x6c>)
1a000578:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr = Gamepad_EpIN_Hdlr;
1a00057a:	4b10      	ldr	r3, [pc, #64]	; (1a0005bc <usbDeviceGamepadInit+0x70>)
1a00057c:	930c      	str	r3, [sp, #48]	; 0x30
   
   // Cargar parametros de reporte
   reports_data[0].len = Gamepad_ReportDescSize;
1a00057e:	4b10      	ldr	r3, [pc, #64]	; (1a0005c0 <usbDeviceGamepadInit+0x74>)
1a000580:	881b      	ldrh	r3, [r3, #0]
1a000582:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a000586:	2400      	movs	r4, #0
1a000588:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Gamepad_ReportDescriptor[0];
1a00058c:	4b0d      	ldr	r3, [pc, #52]	; (1a0005c4 <usbDeviceGamepadInit+0x78>)
1a00058e:	9301      	str	r3, [sp, #4]
   hid_param.report_data = reports_data;
1a000590:	f8cd d018 	str.w	sp, [sp, #24]
   
   // Inicializar HID a partir de manejador y parametros
   ret = USBD_API->hid->init(hUsb, &hid_param);
1a000594:	4b0c      	ldr	r3, [pc, #48]	; (1a0005c8 <usbDeviceGamepadInit+0x7c>)
1a000596:	681b      	ldr	r3, [r3, #0]
1a000598:	691b      	ldr	r3, [r3, #16]
1a00059a:	685b      	ldr	r3, [r3, #4]
1a00059c:	a902      	add	r1, sp, #8
1a00059e:	4628      	mov	r0, r5
1a0005a0:	4798      	blx	r3
   
   // Actualizar los parametros de memoria de USBD API
   *mem_base = hid_param.mem_base;
1a0005a2:	9b02      	ldr	r3, [sp, #8]
1a0005a4:	603b      	str	r3, [r7, #0]
   *mem_size = hid_param.mem_size;
1a0005a6:	9b03      	ldr	r3, [sp, #12]
1a0005a8:	6033      	str	r3, [r6, #0]
   
   g_gamePad.hUsb = hUsb;
1a0005aa:	4b08      	ldr	r3, [pc, #32]	; (1a0005cc <usbDeviceGamepadInit+0x80>)
1a0005ac:	601d      	str	r5, [r3, #0]
   g_gamePad.tx_busy = 0;
1a0005ae:	71dc      	strb	r4, [r3, #7]
   
   // Se devuelve estado resultado de la inicializacion
   return ret;
}
1a0005b0:	b011      	add	sp, #68	; 0x44
1a0005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0005b4:	1a000509 	.word	0x1a000509
1a0005b8:	1a0004d1 	.word	0x1a0004d1
1a0005bc:	1a0004d5 	.word	0x1a0004d5
1a0005c0:	1a002f18 	.word	0x1a002f18
1a0005c4:	1a002f1c 	.word	0x1a002f1c
1a0005c8:	1000017c 	.word	0x1000017c
1a0005cc:	10000108 	.word	0x10000108

1a0005d0 <usbDeviceGamepadTasks>:


void usbDeviceGamepadTasks(void){
1a0005d0:	b538      	push	{r3, r4, r5, lr}
   
   // Primero nos aseguramos que el dispositivo est configurado
   if (USB_IsConfigured(g_gamePad.hUsb)){
1a0005d2:	4b0e      	ldr	r3, [pc, #56]	; (1a00060c <usbDeviceGamepadTasks+0x3c>)
1a0005d4:	681b      	ldr	r3, [r3, #0]
}

static INLINE bool USB_IsConfigured(USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*) hUsb;
    return (bool) (pCtrl->config_value != 0);   
1a0005d6:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
1a0005da:	b193      	cbz	r3, 1a000602 <usbDeviceGamepadTasks+0x32>
      
      // Enviar datos de reporte si esta libre
      if (g_gamePad.tx_busy == 0){
1a0005dc:	4b0b      	ldr	r3, [pc, #44]	; (1a00060c <usbDeviceGamepadTasks+0x3c>)
1a0005de:	79db      	ldrb	r3, [r3, #7]
1a0005e0:	b993      	cbnz	r3, 1a000608 <usbDeviceGamepadTasks+0x38>
         g_gamePad.tx_busy = 1;      // marcar como ocupado
1a0005e2:	4c0a      	ldr	r4, [pc, #40]	; (1a00060c <usbDeviceGamepadTasks+0x3c>)
1a0005e4:	2301      	movs	r3, #1
1a0005e6:	71e3      	strb	r3, [r4, #7]
         Gamepad_UpdateReport();                // cargar reporte
1a0005e8:	f7ff ff7e 	bl	1a0004e8 <Gamepad_UpdateReport>
         USBD_API->hw->WriteEP(g_gamePad.hUsb, HID_EP_IN, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a0005ec:	4b08      	ldr	r3, [pc, #32]	; (1a000610 <usbDeviceGamepadTasks+0x40>)
1a0005ee:	681b      	ldr	r3, [r3, #0]
1a0005f0:	681b      	ldr	r3, [r3, #0]
1a0005f2:	6d1d      	ldr	r5, [r3, #80]	; 0x50
1a0005f4:	4622      	mov	r2, r4
1a0005f6:	f852 0b04 	ldr.w	r0, [r2], #4
1a0005fa:	2303      	movs	r3, #3
1a0005fc:	2181      	movs	r1, #129	; 0x81
1a0005fe:	47a8      	blx	r5
1a000600:	e002      	b.n	1a000608 <usbDeviceGamepadTasks+0x38>
      }
   } else {
      // Si no est configurado, marcar como no ocupado
      g_gamePad.tx_busy = 0;
1a000602:	4b02      	ldr	r3, [pc, #8]	; (1a00060c <usbDeviceGamepadTasks+0x3c>)
1a000604:	2200      	movs	r2, #0
1a000606:	71da      	strb	r2, [r3, #7]
   }
}
1a000608:	bd38      	pop	{r3, r4, r5, pc}
1a00060a:	bf00      	nop
1a00060c:	10000108 	.word	0x10000108
1a000610:	1000017c 	.word	0x1000017c

1a000614 <usbDeviceGamepadPress>:

void usbDeviceGamepadPress( uint8_t key )
{
   HID_GAMEPAD_REPORT_SET_VALUE(g_gamePad.report, key);
1a000614:	4b01      	ldr	r3, [pc, #4]	; (1a00061c <usbDeviceGamepadPress+0x8>)
1a000616:	7118      	strb	r0, [r3, #4]
}
1a000618:	4770      	bx	lr
1a00061a:	bf00      	nop
1a00061c:	10000108 	.word	0x10000108

1a000620 <usbDeviceGamepadCheckCallbackSet>:
// Gamepad function to check in my device for pressed buttons
bool_t usbDeviceGamepadCheckCallbackSet(callBackFuncPtr_t checkCallback){
   bool_t retVal = TRUE;
   
   // Si la funcion de callback recibida no es nula, asignarla para los siguientes updates
   if( checkCallback != NULL ) gamepadCheckFunction = checkCallback;
1a000620:	b118      	cbz	r0, 1a00062a <usbDeviceGamepadCheckCallbackSet+0xa>
1a000622:	4a03      	ldr	r2, [pc, #12]	; (1a000630 <usbDeviceGamepadCheckCallbackSet+0x10>)
1a000624:	6010      	str	r0, [r2, #0]
   bool_t retVal = TRUE;
1a000626:	2001      	movs	r0, #1
1a000628:	4770      	bx	lr
   else retVal = FALSE;
1a00062a:	2000      	movs	r0, #0
   
   return retVal;
1a00062c:	4770      	bx	lr
1a00062e:	bf00      	nop
1a000630:	10000110 	.word	0x10000110

1a000634 <initialise_monitor_handles>:
}
1a000634:	4770      	bx	lr
1a000636:	Address 0x1a000636 is out of bounds.


1a000638 <Reset_Handler>:
void Reset_Handler(void) {
1a000638:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00063a:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00063c:	4b19      	ldr	r3, [pc, #100]	; (1a0006a4 <Reset_Handler+0x6c>)
1a00063e:	4a1a      	ldr	r2, [pc, #104]	; (1a0006a8 <Reset_Handler+0x70>)
1a000640:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000642:	3304      	adds	r3, #4
1a000644:	4a19      	ldr	r2, [pc, #100]	; (1a0006ac <Reset_Handler+0x74>)
1a000646:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000648:	2300      	movs	r3, #0
1a00064a:	e005      	b.n	1a000658 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00064c:	4a18      	ldr	r2, [pc, #96]	; (1a0006b0 <Reset_Handler+0x78>)
1a00064e:	f04f 31ff 	mov.w	r1, #4294967295
1a000652:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000656:	3301      	adds	r3, #1
1a000658:	2b07      	cmp	r3, #7
1a00065a:	d9f7      	bls.n	1a00064c <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a00065c:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00065e:	4b15      	ldr	r3, [pc, #84]	; (1a0006b4 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000660:	e007      	b.n	1a000672 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000662:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000666:	689a      	ldr	r2, [r3, #8]
1a000668:	6859      	ldr	r1, [r3, #4]
1a00066a:	6818      	ldr	r0, [r3, #0]
1a00066c:	f7ff fd8d 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000670:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000672:	4a11      	ldr	r2, [pc, #68]	; (1a0006b8 <Reset_Handler+0x80>)
1a000674:	4293      	cmp	r3, r2
1a000676:	d3f4      	bcc.n	1a000662 <Reset_Handler+0x2a>
1a000678:	e006      	b.n	1a000688 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00067a:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a00067c:	6859      	ldr	r1, [r3, #4]
1a00067e:	f854 0b08 	ldr.w	r0, [r4], #8
1a000682:	f7ff fd91 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000686:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000688:	4a0c      	ldr	r2, [pc, #48]	; (1a0006bc <Reset_Handler+0x84>)
1a00068a:	4293      	cmp	r3, r2
1a00068c:	d3f5      	bcc.n	1a00067a <Reset_Handler+0x42>
    SystemInit();
1a00068e:	f001 f849 	bl	1a001724 <SystemInit>
    __libc_init_array();
1a000692:	f002 f97f 	bl	1a002994 <__libc_init_array>
    initialise_monitor_handles();
1a000696:	f7ff ffcd 	bl	1a000634 <initialise_monitor_handles>
    main();
1a00069a:	f7ff fe9d 	bl	1a0003d8 <main>
        __asm__ volatile("wfi");
1a00069e:	bf30      	wfi
1a0006a0:	e7fd      	b.n	1a00069e <Reset_Handler+0x66>
1a0006a2:	bf00      	nop
1a0006a4:	40053100 	.word	0x40053100
1a0006a8:	10df1000 	.word	0x10df1000
1a0006ac:	01dff7ff 	.word	0x01dff7ff
1a0006b0:	e000e280 	.word	0xe000e280
1a0006b4:	1a000114 	.word	0x1a000114
1a0006b8:	1a000150 	.word	0x1a000150
1a0006bc:	1a000178 	.word	0x1a000178

1a0006c0 <_fini>:
void _fini(void) {}
1a0006c0:	4770      	bx	lr

1a0006c2 <_init>:
void _init(void) {}
1a0006c2:	4770      	bx	lr

1a0006c4 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a0006c4:	2309      	movs	r3, #9
1a0006c6:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006c8:	f04f 30ff 	mov.w	r0, #4294967295
1a0006cc:	4770      	bx	lr

1a0006ce <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a0006ce:	2358      	movs	r3, #88	; 0x58
1a0006d0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006d2:	f04f 30ff 	mov.w	r0, #4294967295
1a0006d6:	4770      	bx	lr

1a0006d8 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a0006d8:	2902      	cmp	r1, #2
1a0006da:	d904      	bls.n	1a0006e6 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a0006dc:	2309      	movs	r3, #9
1a0006de:	6003      	str	r3, [r0, #0]
       return -1;
1a0006e0:	f04f 30ff 	mov.w	r0, #4294967295
1a0006e4:	4770      	bx	lr
       return 1;
1a0006e6:	2001      	movs	r0, #1
   }
}
1a0006e8:	4770      	bx	lr

1a0006ea <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0006ea:	2358      	movs	r3, #88	; 0x58
1a0006ec:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0006ee:	f04f 30ff 	mov.w	r0, #4294967295
1a0006f2:	4770      	bx	lr

1a0006f4 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0006f4:	2902      	cmp	r1, #2
1a0006f6:	d81f      	bhi.n	1a000738 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0006f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0006fc:	461d      	mov	r5, r3
1a0006fe:	4617      	mov	r7, r2
1a000700:	4606      	mov	r6, r0
  size_t i = 0;
1a000702:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000704:	42ac      	cmp	r4, r5
1a000706:	d211      	bcs.n	1a00072c <_read_r+0x38>
         int c = __stdio_getchar();
1a000708:	f000 f999 	bl	1a000a3e <__stdio_getchar>
         if( c != -1 ){
1a00070c:	f1b0 3fff 	cmp.w	r0, #4294967295
1a000710:	d0f8      	beq.n	1a000704 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000712:	f104 0801 	add.w	r8, r4, #1
1a000716:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000718:	280d      	cmp	r0, #13
1a00071a:	d003      	beq.n	1a000724 <_read_r+0x30>
1a00071c:	280a      	cmp	r0, #10
1a00071e:	d001      	beq.n	1a000724 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000720:	4644      	mov	r4, r8
1a000722:	e7ef      	b.n	1a000704 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000724:	f000 f98b 	bl	1a000a3e <__stdio_getchar>
               return i;
1a000728:	4640      	mov	r0, r8
1a00072a:	e003      	b.n	1a000734 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a00072c:	2313      	movs	r3, #19
1a00072e:	6033      	str	r3, [r6, #0]
      return -1;
1a000730:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a000738:	2313      	movs	r3, #19
1a00073a:	6003      	str	r3, [r0, #0]
      return -1;
1a00073c:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000740:	4770      	bx	lr

1a000742 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000742:	2902      	cmp	r1, #2
1a000744:	d80c      	bhi.n	1a000760 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000746:	b570      	push	{r4, r5, r6, lr}
1a000748:	461d      	mov	r5, r3
1a00074a:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a00074c:	2400      	movs	r4, #0
1a00074e:	42ac      	cmp	r4, r5
1a000750:	d204      	bcs.n	1a00075c <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a000752:	5d30      	ldrb	r0, [r6, r4]
1a000754:	f000 f96e 	bl	1a000a34 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000758:	3401      	adds	r4, #1
1a00075a:	e7f8      	b.n	1a00074e <_write_r+0xc>
       return n;
1a00075c:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a00075e:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000760:	2313      	movs	r3, #19
1a000762:	6003      	str	r3, [r0, #0]
       return -1;
1a000764:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000768:	4770      	bx	lr
1a00076a:	Address 0x1a00076a is out of bounds.


1a00076c <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a00076c:	4b05      	ldr	r3, [pc, #20]	; (1a000784 <_sbrk_r+0x18>)
1a00076e:	681b      	ldr	r3, [r3, #0]
1a000770:	b123      	cbz	r3, 1a00077c <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000772:	4b04      	ldr	r3, [pc, #16]	; (1a000784 <_sbrk_r+0x18>)
1a000774:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000776:	4401      	add	r1, r0
1a000778:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00077a:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a00077c:	4b01      	ldr	r3, [pc, #4]	; (1a000784 <_sbrk_r+0x18>)
1a00077e:	4a02      	ldr	r2, [pc, #8]	; (1a000788 <_sbrk_r+0x1c>)
1a000780:	601a      	str	r2, [r3, #0]
1a000782:	e7f6      	b.n	1a000772 <_sbrk_r+0x6>
1a000784:	10000114 	.word	0x10000114
1a000788:	1000018c 	.word	0x1000018c

1a00078c <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a00078c:	2300      	movs	r3, #0
1a00078e:	2b1c      	cmp	r3, #28
1a000790:	d812      	bhi.n	1a0007b8 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000792:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000794:	4a09      	ldr	r2, [pc, #36]	; (1a0007bc <Board_SetupMuxing+0x30>)
1a000796:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00079a:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00079e:	784a      	ldrb	r2, [r1, #1]
1a0007a0:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0007a2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0007a6:	4906      	ldr	r1, [pc, #24]	; (1a0007c0 <Board_SetupMuxing+0x34>)
1a0007a8:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0007ac:	3301      	adds	r3, #1
1a0007ae:	2b1c      	cmp	r3, #28
1a0007b0:	d9f0      	bls.n	1a000794 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0007b2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0007b6:	4770      	bx	lr
1a0007b8:	4770      	bx	lr
1a0007ba:	bf00      	nop
1a0007bc:	1a003034 	.word	0x1a003034
1a0007c0:	40086000 	.word	0x40086000

1a0007c4 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0007c4:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0007c6:	4a17      	ldr	r2, [pc, #92]	; (1a000824 <Board_SetupClocking+0x60>)
1a0007c8:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0007cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0007d0:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0007d4:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0007d8:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0007dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0007e0:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0007e4:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0007e8:	2201      	movs	r2, #1
1a0007ea:	490f      	ldr	r1, [pc, #60]	; (1a000828 <Board_SetupClocking+0x64>)
1a0007ec:	2006      	movs	r0, #6
1a0007ee:	f000 faaf 	bl	1a000d50 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0007f2:	2400      	movs	r4, #0
1a0007f4:	b14c      	cbz	r4, 1a00080a <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0007f6:	4b0b      	ldr	r3, [pc, #44]	; (1a000824 <Board_SetupClocking+0x60>)
1a0007f8:	685a      	ldr	r2, [r3, #4]
1a0007fa:	f022 020c 	bic.w	r2, r2, #12
1a0007fe:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000800:	685a      	ldr	r2, [r3, #4]
1a000802:	f042 0203 	orr.w	r2, r2, #3
1a000806:	605a      	str	r2, [r3, #4]
}
1a000808:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00080a:	4808      	ldr	r0, [pc, #32]	; (1a00082c <Board_SetupClocking+0x68>)
1a00080c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000810:	2301      	movs	r3, #1
1a000812:	788a      	ldrb	r2, [r1, #2]
1a000814:	7849      	ldrb	r1, [r1, #1]
1a000816:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00081a:	f000 fda5 	bl	1a001368 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00081e:	3401      	adds	r4, #1
1a000820:	e7e8      	b.n	1a0007f4 <Board_SetupClocking+0x30>
1a000822:	bf00      	nop
1a000824:	40043000 	.word	0x40043000
1a000828:	0c28cb00 	.word	0x0c28cb00
1a00082c:	1a003030 	.word	0x1a003030

1a000830 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000830:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000832:	f7ff ffab 	bl	1a00078c <Board_SetupMuxing>
    Board_SetupClocking();
1a000836:	f7ff ffc5 	bl	1a0007c4 <Board_SetupClocking>
}
1a00083a:	bd08      	pop	{r3, pc}

1a00083c <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00083c:	2200      	movs	r2, #0
1a00083e:	2a05      	cmp	r2, #5
1a000840:	d819      	bhi.n	1a000876 <Board_LED_Init+0x3a>
{
1a000842:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000844:	490c      	ldr	r1, [pc, #48]	; (1a000878 <Board_LED_Init+0x3c>)
1a000846:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00084a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00084e:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000850:	4b0a      	ldr	r3, [pc, #40]	; (1a00087c <Board_LED_Init+0x40>)
1a000852:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000856:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00085a:	2001      	movs	r0, #1
1a00085c:	40a0      	lsls	r0, r4
1a00085e:	4301      	orrs	r1, r0
1a000860:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000864:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000868:	2100      	movs	r1, #0
1a00086a:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00086c:	3201      	adds	r2, #1
1a00086e:	2a05      	cmp	r2, #5
1a000870:	d9e8      	bls.n	1a000844 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a000872:	bc70      	pop	{r4, r5, r6}
1a000874:	4770      	bx	lr
1a000876:	4770      	bx	lr
1a000878:	1a0030b4 	.word	0x1a0030b4
1a00087c:	400f4000 	.word	0x400f4000

1a000880 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000880:	2300      	movs	r3, #0
1a000882:	2b03      	cmp	r3, #3
1a000884:	d816      	bhi.n	1a0008b4 <Board_TEC_Init+0x34>
{
1a000886:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000888:	490b      	ldr	r1, [pc, #44]	; (1a0008b8 <Board_TEC_Init+0x38>)
1a00088a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00088e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000892:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000894:	4c09      	ldr	r4, [pc, #36]	; (1a0008bc <Board_TEC_Init+0x3c>)
1a000896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00089a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00089e:	2001      	movs	r0, #1
1a0008a0:	40a8      	lsls	r0, r5
1a0008a2:	ea21 0100 	bic.w	r1, r1, r0
1a0008a6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0008aa:	3301      	adds	r3, #1
1a0008ac:	2b03      	cmp	r3, #3
1a0008ae:	d9eb      	bls.n	1a000888 <Board_TEC_Init+0x8>
   }
}
1a0008b0:	bc30      	pop	{r4, r5}
1a0008b2:	4770      	bx	lr
1a0008b4:	4770      	bx	lr
1a0008b6:	bf00      	nop
1a0008b8:	1a0030ac 	.word	0x1a0030ac
1a0008bc:	400f4000 	.word	0x400f4000

1a0008c0 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0008c0:	2300      	movs	r3, #0
1a0008c2:	2b08      	cmp	r3, #8
1a0008c4:	d816      	bhi.n	1a0008f4 <Board_GPIO_Init+0x34>
{
1a0008c6:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0008c8:	490b      	ldr	r1, [pc, #44]	; (1a0008f8 <Board_GPIO_Init+0x38>)
1a0008ca:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0008ce:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0008d2:	784d      	ldrb	r5, [r1, #1]
1a0008d4:	4c09      	ldr	r4, [pc, #36]	; (1a0008fc <Board_GPIO_Init+0x3c>)
1a0008d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0008da:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0008de:	2001      	movs	r0, #1
1a0008e0:	40a8      	lsls	r0, r5
1a0008e2:	ea21 0100 	bic.w	r1, r1, r0
1a0008e6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0008ea:	3301      	adds	r3, #1
1a0008ec:	2b08      	cmp	r3, #8
1a0008ee:	d9eb      	bls.n	1a0008c8 <Board_GPIO_Init+0x8>
   }
}
1a0008f0:	bc30      	pop	{r4, r5}
1a0008f2:	4770      	bx	lr
1a0008f4:	4770      	bx	lr
1a0008f6:	bf00      	nop
1a0008f8:	1a0030c0 	.word	0x1a0030c0
1a0008fc:	400f4000 	.word	0x400f4000

1a000900 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000900:	b510      	push	{r4, lr}
1a000902:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000904:	4c08      	ldr	r4, [pc, #32]	; (1a000928 <Board_ADC_Init+0x28>)
1a000906:	4669      	mov	r1, sp
1a000908:	4620      	mov	r0, r4
1a00090a:	f000 f971 	bl	1a000bf0 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00090e:	4a07      	ldr	r2, [pc, #28]	; (1a00092c <Board_ADC_Init+0x2c>)
1a000910:	4669      	mov	r1, sp
1a000912:	4620      	mov	r0, r4
1a000914:	f000 f9d7 	bl	1a000cc6 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000918:	2200      	movs	r2, #0
1a00091a:	4669      	mov	r1, sp
1a00091c:	4620      	mov	r0, r4
1a00091e:	f000 f9eb 	bl	1a000cf8 <Chip_ADC_SetResolution>
}
1a000922:	b002      	add	sp, #8
1a000924:	bd10      	pop	{r4, pc}
1a000926:	bf00      	nop
1a000928:	400e3000 	.word	0x400e3000
1a00092c:	00061a80 	.word	0x00061a80

1a000930 <Board_SPI_Init>:
{
1a000930:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a000932:	4c0b      	ldr	r4, [pc, #44]	; (1a000960 <Board_SPI_Init+0x30>)
1a000934:	4620      	mov	r0, r4
1a000936:	f000 f8c9 	bl	1a000acc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00093a:	6863      	ldr	r3, [r4, #4]
1a00093c:	f023 0304 	bic.w	r3, r3, #4
1a000940:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000942:	6823      	ldr	r3, [r4, #0]
1a000944:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000948:	f043 0307 	orr.w	r3, r3, #7
1a00094c:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00094e:	4905      	ldr	r1, [pc, #20]	; (1a000964 <Board_SPI_Init+0x34>)
1a000950:	4620      	mov	r0, r4
1a000952:	f000 f89c 	bl	1a000a8e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000956:	6863      	ldr	r3, [r4, #4]
1a000958:	f043 0302 	orr.w	r3, r3, #2
1a00095c:	6063      	str	r3, [r4, #4]
}
1a00095e:	bd10      	pop	{r4, pc}
1a000960:	400c5000 	.word	0x400c5000
1a000964:	000186a0 	.word	0x000186a0

1a000968 <Board_I2C_Init>:
{
1a000968:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a00096a:	2000      	movs	r0, #0
1a00096c:	f000 f8da 	bl	1a000b24 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000970:	4b04      	ldr	r3, [pc, #16]	; (1a000984 <Board_I2C_Init+0x1c>)
1a000972:	f640 0208 	movw	r2, #2056	; 0x808
1a000976:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00097a:	4903      	ldr	r1, [pc, #12]	; (1a000988 <Board_I2C_Init+0x20>)
1a00097c:	2000      	movs	r0, #0
1a00097e:	f000 f8e3 	bl	1a000b48 <Chip_I2C_SetClockRate>
}
1a000982:	bd08      	pop	{r3, pc}
1a000984:	40086000 	.word	0x40086000
1a000988:	000f4240 	.word	0x000f4240

1a00098c <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a00098c:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00098e:	4c07      	ldr	r4, [pc, #28]	; (1a0009ac <Board_Debug_Init+0x20>)
1a000990:	4620      	mov	r0, r4
1a000992:	f000 fdfb 	bl	1a00158c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000996:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00099a:	4620      	mov	r0, r4
1a00099c:	f000 fe54 	bl	1a001648 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0009a0:	2303      	movs	r3, #3
1a0009a2:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0009a4:	2301      	movs	r3, #1
1a0009a6:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0009a8:	bd10      	pop	{r4, pc}
1a0009aa:	bf00      	nop
1a0009ac:	400c1000 	.word	0x400c1000

1a0009b0 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0009b0:	4b03      	ldr	r3, [pc, #12]	; (1a0009c0 <Board_UARTPutChar+0x10>)
1a0009b2:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0009b4:	f013 0f20 	tst.w	r3, #32
1a0009b8:	d0fa      	beq.n	1a0009b0 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0009ba:	4b01      	ldr	r3, [pc, #4]	; (1a0009c0 <Board_UARTPutChar+0x10>)
1a0009bc:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a0009be:	4770      	bx	lr
1a0009c0:	400c1000 	.word	0x400c1000

1a0009c4 <Board_UARTGetChar>:
	return pUART->LSR;
1a0009c4:	4b05      	ldr	r3, [pc, #20]	; (1a0009dc <Board_UARTGetChar+0x18>)
1a0009c6:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0009c8:	f013 0f01 	tst.w	r3, #1
1a0009cc:	d003      	beq.n	1a0009d6 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0009ce:	4b03      	ldr	r3, [pc, #12]	; (1a0009dc <Board_UARTGetChar+0x18>)
1a0009d0:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0009d2:	b2c0      	uxtb	r0, r0
1a0009d4:	4770      	bx	lr
   }
   return EOF;
1a0009d6:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0009da:	4770      	bx	lr
1a0009dc:	400c1000 	.word	0x400c1000

1a0009e0 <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a0009e0:	2805      	cmp	r0, #5
1a0009e2:	d80b      	bhi.n	1a0009fc <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a0009e4:	4a06      	ldr	r2, [pc, #24]	; (1a000a00 <Board_LED_Set+0x20>)
1a0009e6:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0009ea:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0009ee:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a0009f0:	015b      	lsls	r3, r3, #5
1a0009f2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0009f6:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0009fa:	5499      	strb	r1, [r3, r2]
}
1a0009fc:	4770      	bx	lr
1a0009fe:	bf00      	nop
1a000a00:	1a0030b4 	.word	0x1a0030b4

1a000a04 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000a04:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000a06:	f7ff ffc1 	bl	1a00098c <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000a0a:	4809      	ldr	r0, [pc, #36]	; (1a000a30 <Board_Init+0x2c>)
1a000a0c:	f000 f8b8 	bl	1a000b80 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000a10:	f7ff ff56 	bl	1a0008c0 <Board_GPIO_Init>
   Board_ADC_Init();
1a000a14:	f7ff ff74 	bl	1a000900 <Board_ADC_Init>
   Board_SPI_Init();
1a000a18:	f7ff ff8a 	bl	1a000930 <Board_SPI_Init>
   Board_I2C_Init();
1a000a1c:	f7ff ffa4 	bl	1a000968 <Board_I2C_Init>

   Board_LED_Init();
1a000a20:	f7ff ff0c 	bl	1a00083c <Board_LED_Init>
   Board_TEC_Init();
1a000a24:	f7ff ff2c 	bl	1a000880 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000a28:	f000 fa72 	bl	1a000f10 <SystemCoreClockUpdate>
}
1a000a2c:	bd08      	pop	{r3, pc}
1a000a2e:	bf00      	nop
1a000a30:	400f4000 	.word	0x400f4000

1a000a34 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a000a34:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a000a36:	b2c0      	uxtb	r0, r0
1a000a38:	f7ff ffba 	bl	1a0009b0 <Board_UARTPutChar>
}
1a000a3c:	bd08      	pop	{r3, pc}

1a000a3e <__stdio_getchar>:

int __stdio_getchar()
{
1a000a3e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a000a40:	f7ff ffc0 	bl	1a0009c4 <Board_UARTGetChar>
}
1a000a44:	bd08      	pop	{r3, pc}

1a000a46 <__stdio_init>:

void __stdio_init()
{
1a000a46:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a000a48:	f7ff ffa0 	bl	1a00098c <Board_Debug_Init>
1a000a4c:	bd08      	pop	{r3, pc}
1a000a4e:	Address 0x1a000a4e is out of bounds.


1a000a50 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a50:	4b03      	ldr	r3, [pc, #12]	; (1a000a60 <Chip_SSP_GetClockIndex+0x10>)
1a000a52:	4298      	cmp	r0, r3
1a000a54:	d001      	beq.n	1a000a5a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000a56:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000a58:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000a5a:	20a5      	movs	r0, #165	; 0xa5
1a000a5c:	4770      	bx	lr
1a000a5e:	bf00      	nop
1a000a60:	400c5000 	.word	0x400c5000

1a000a64 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000a64:	4b04      	ldr	r3, [pc, #16]	; (1a000a78 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000a66:	4298      	cmp	r0, r3
1a000a68:	d002      	beq.n	1a000a70 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000a6a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000a6e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000a70:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000a74:	4770      	bx	lr
1a000a76:	bf00      	nop
1a000a78:	400c5000 	.word	0x400c5000

1a000a7c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000a7c:	6803      	ldr	r3, [r0, #0]
1a000a7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000a82:	0209      	lsls	r1, r1, #8
1a000a84:	b289      	uxth	r1, r1
1a000a86:	4319      	orrs	r1, r3
1a000a88:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000a8a:	6102      	str	r2, [r0, #16]
}
1a000a8c:	4770      	bx	lr

1a000a8e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000a8e:	b570      	push	{r4, r5, r6, lr}
1a000a90:	4606      	mov	r6, r0
1a000a92:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000a94:	f7ff ffe6 	bl	1a000a64 <Chip_SSP_GetPeriphClockIndex>
1a000a98:	f000 fd0a 	bl	1a0014b0 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000a9c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000a9e:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000aa2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000aa4:	e000      	b.n	1a000aa8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000aa6:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000aa8:	42ab      	cmp	r3, r5
1a000aaa:	d90b      	bls.n	1a000ac4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000aac:	1c4c      	adds	r4, r1, #1
1a000aae:	fb02 f304 	mul.w	r3, r2, r4
1a000ab2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000ab6:	429d      	cmp	r5, r3
1a000ab8:	d2f6      	bcs.n	1a000aa8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000aba:	2cff      	cmp	r4, #255	; 0xff
1a000abc:	d9f3      	bls.n	1a000aa6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000abe:	3202      	adds	r2, #2
				cr0_div = 0;
1a000ac0:	2100      	movs	r1, #0
1a000ac2:	e7f1      	b.n	1a000aa8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000ac4:	4630      	mov	r0, r6
1a000ac6:	f7ff ffd9 	bl	1a000a7c <Chip_SSP_SetClockRate>
}
1a000aca:	bd70      	pop	{r4, r5, r6, pc}

1a000acc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000acc:	b510      	push	{r4, lr}
1a000ace:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000ad0:	f7ff ffbe 	bl	1a000a50 <Chip_SSP_GetClockIndex>
1a000ad4:	f000 fcb8 	bl	1a001448 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000ad8:	4620      	mov	r0, r4
1a000ada:	f7ff ffc3 	bl	1a000a64 <Chip_SSP_GetPeriphClockIndex>
1a000ade:	f000 fcb3 	bl	1a001448 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000ae2:	6863      	ldr	r3, [r4, #4]
1a000ae4:	f023 0304 	bic.w	r3, r3, #4
1a000ae8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000aea:	6823      	ldr	r3, [r4, #0]
1a000aec:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000af0:	f043 0307 	orr.w	r3, r3, #7
1a000af4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000af6:	4902      	ldr	r1, [pc, #8]	; (1a000b00 <Chip_SSP_Init+0x34>)
1a000af8:	4620      	mov	r0, r4
1a000afa:	f7ff ffc8 	bl	1a000a8e <Chip_SSP_SetBitRate>
}
1a000afe:	bd10      	pop	{r4, pc}
1a000b00:	000186a0 	.word	0x000186a0

1a000b04 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000b04:	2901      	cmp	r1, #1
1a000b06:	d109      	bne.n	1a000b1c <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000b08:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000b0c:	0082      	lsls	r2, r0, #2
1a000b0e:	4b04      	ldr	r3, [pc, #16]	; (1a000b20 <Chip_I2C_EventHandler+0x1c>)
1a000b10:	4413      	add	r3, r2
1a000b12:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000b14:	7d13      	ldrb	r3, [r2, #20]
1a000b16:	b2db      	uxtb	r3, r3
1a000b18:	2b04      	cmp	r3, #4
1a000b1a:	d0fb      	beq.n	1a000b14 <Chip_I2C_EventHandler+0x10>
}
1a000b1c:	4770      	bx	lr
1a000b1e:	bf00      	nop
1a000b20:	10000050 	.word	0x10000050

1a000b24 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000b24:	b570      	push	{r4, r5, r6, lr}
1a000b26:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000b28:	4e06      	ldr	r6, [pc, #24]	; (1a000b44 <Chip_I2C_Init+0x20>)
1a000b2a:	00c4      	lsls	r4, r0, #3
1a000b2c:	1a22      	subs	r2, r4, r0
1a000b2e:	0093      	lsls	r3, r2, #2
1a000b30:	4433      	add	r3, r6
1a000b32:	8898      	ldrh	r0, [r3, #4]
1a000b34:	f000 fc88 	bl	1a001448 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000b38:	1b64      	subs	r4, r4, r5
1a000b3a:	00a3      	lsls	r3, r4, #2
1a000b3c:	58f3      	ldr	r3, [r6, r3]
1a000b3e:	226c      	movs	r2, #108	; 0x6c
1a000b40:	619a      	str	r2, [r3, #24]
}
1a000b42:	bd70      	pop	{r4, r5, r6, pc}
1a000b44:	10000050 	.word	0x10000050

1a000b48 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000b4c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a000b4e:	4e0b      	ldr	r6, [pc, #44]	; (1a000b7c <Chip_I2C_SetClockRate+0x34>)
1a000b50:	00c5      	lsls	r5, r0, #3
1a000b52:	1a2b      	subs	r3, r5, r0
1a000b54:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000b58:	eb06 0308 	add.w	r3, r6, r8
1a000b5c:	8898      	ldrh	r0, [r3, #4]
1a000b5e:	f000 fca7 	bl	1a0014b0 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000b62:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000b66:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b6a:	0842      	lsrs	r2, r0, #1
1a000b6c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000b6e:	f856 3008 	ldr.w	r3, [r6, r8]
1a000b72:	691a      	ldr	r2, [r3, #16]
1a000b74:	1a80      	subs	r0, r0, r2
1a000b76:	6158      	str	r0, [r3, #20]
}
1a000b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000b7c:	10000050 	.word	0x10000050

1a000b80 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000b80:	4770      	bx	lr
1a000b82:	Address 0x1a000b82 is out of bounds.


1a000b84 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000b84:	4b03      	ldr	r3, [pc, #12]	; (1a000b94 <Chip_ADC_GetClockIndex+0x10>)
1a000b86:	4298      	cmp	r0, r3
1a000b88:	d001      	beq.n	1a000b8e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000b8a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000b8c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000b8e:	2004      	movs	r0, #4
1a000b90:	4770      	bx	lr
1a000b92:	bf00      	nop
1a000b94:	400e4000 	.word	0x400e4000

1a000b98 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000b98:	b570      	push	{r4, r5, r6, lr}
1a000b9a:	460d      	mov	r5, r1
1a000b9c:	4614      	mov	r4, r2
1a000b9e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000ba0:	f7ff fff0 	bl	1a000b84 <Chip_ADC_GetClockIndex>
1a000ba4:	f000 fc84 	bl	1a0014b0 <Chip_Clock_GetRate>
	if (burstMode) {
1a000ba8:	b155      	cbz	r5, 1a000bc0 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000baa:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000bae:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000bb2:	0064      	lsls	r4, r4, #1
1a000bb4:	fbb0 f0f4 	udiv	r0, r0, r4
1a000bb8:	b2c0      	uxtb	r0, r0
1a000bba:	3801      	subs	r0, #1
	return div;
}
1a000bbc:	b2c0      	uxtb	r0, r0
1a000bbe:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000bc0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000bc4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000bc8:	e7f1      	b.n	1a000bae <getClkDiv+0x16>

1a000bca <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a000bca:	6803      	ldr	r3, [r0, #0]
1a000bcc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a000bd0:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a000bd4:	6001      	str	r1, [r0, #0]
}
1a000bd6:	4770      	bx	lr

1a000bd8 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a000bd8:	3104      	adds	r1, #4
1a000bda:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a000bde:	2b00      	cmp	r3, #0
1a000be0:	da04      	bge.n	1a000bec <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a000be2:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a000be6:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a000be8:	2001      	movs	r0, #1
1a000bea:	4770      	bx	lr
		return ERROR;
1a000bec:	2000      	movs	r0, #0
}
1a000bee:	4770      	bx	lr

1a000bf0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000bf0:	b538      	push	{r3, r4, r5, lr}
1a000bf2:	4605      	mov	r5, r0
1a000bf4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000bf6:	f7ff ffc5 	bl	1a000b84 <Chip_ADC_GetClockIndex>
1a000bfa:	2301      	movs	r3, #1
1a000bfc:	461a      	mov	r2, r3
1a000bfe:	4619      	mov	r1, r3
1a000c00:	f000 fc04 	bl	1a00140c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000c04:	2100      	movs	r1, #0
1a000c06:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000c08:	4a08      	ldr	r2, [pc, #32]	; (1a000c2c <Chip_ADC_Init+0x3c>)
1a000c0a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000c0c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000c0e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000c10:	230b      	movs	r3, #11
1a000c12:	4628      	mov	r0, r5
1a000c14:	f7ff ffc0 	bl	1a000b98 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000c18:	0200      	lsls	r0, r0, #8
1a000c1a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000c1e:	7920      	ldrb	r0, [r4, #4]
1a000c20:	0440      	lsls	r0, r0, #17
1a000c22:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000c26:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000c28:	6028      	str	r0, [r5, #0]
}
1a000c2a:	bd38      	pop	{r3, r4, r5, pc}
1a000c2c:	00061a80 	.word	0x00061a80

1a000c30 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a000c30:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a000c32:	f44f 7280 	mov.w	r2, #256	; 0x100
1a000c36:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a000c38:	2200      	movs	r2, #0
1a000c3a:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a000c3c:	f7ff ffa2 	bl	1a000b84 <Chip_ADC_GetClockIndex>
1a000c40:	f000 fc1c 	bl	1a00147c <Chip_Clock_Disable>
}
1a000c44:	bd08      	pop	{r3, pc}

1a000c46 <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a000c46:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a000c48:	f7ff ffc6 	bl	1a000bd8 <readAdcVal>
}
1a000c4c:	bd08      	pop	{r3, pc}

1a000c4e <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a000c4e:	2a01      	cmp	r2, #1
1a000c50:	d00a      	beq.n	1a000c68 <Chip_ADC_ReadStatus+0x1a>
1a000c52:	b11a      	cbz	r2, 1a000c5c <Chip_ADC_ReadStatus+0xe>
1a000c54:	2a02      	cmp	r2, #2
1a000c56:	d00f      	beq.n	1a000c78 <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a000c58:	2000      	movs	r0, #0
1a000c5a:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000c5c:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000c5e:	40c8      	lsrs	r0, r1
1a000c60:	f000 0001 	and.w	r0, r0, #1
1a000c64:	b2c0      	uxtb	r0, r0
1a000c66:	4770      	bx	lr
		channel += 8;
1a000c68:	3108      	adds	r1, #8
1a000c6a:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000c6c:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000c6e:	40c8      	lsrs	r0, r1
1a000c70:	f000 0001 	and.w	r0, r0, #1
1a000c74:	b2c0      	uxtb	r0, r0
1a000c76:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a000c78:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000c7a:	0c1b      	lsrs	r3, r3, #16
1a000c7c:	bf14      	ite	ne
1a000c7e:	2001      	movne	r0, #1
1a000c80:	2000      	moveq	r0, #0
}
1a000c82:	4770      	bx	lr

1a000c84 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000c84:	2a01      	cmp	r2, #1
1a000c86:	d006      	beq.n	1a000c96 <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a000c88:	68c3      	ldr	r3, [r0, #12]
1a000c8a:	2201      	movs	r2, #1
1a000c8c:	408a      	lsls	r2, r1
1a000c8e:	ea23 0302 	bic.w	r3, r3, r2
1a000c92:	60c3      	str	r3, [r0, #12]
1a000c94:	4770      	bx	lr
{
1a000c96:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a000c98:	68c4      	ldr	r4, [r0, #12]
1a000c9a:	408a      	lsls	r2, r1
1a000c9c:	4314      	orrs	r4, r2
1a000c9e:	60c4      	str	r4, [r0, #12]
	}
}
1a000ca0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000ca4:	4770      	bx	lr

1a000ca6 <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a000ca6:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a000ca8:	2901      	cmp	r1, #1
1a000caa:	d904      	bls.n	1a000cb6 <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a000cac:	b132      	cbz	r2, 1a000cbc <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a000cae:	6803      	ldr	r3, [r0, #0]
1a000cb0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a000cb4:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a000cb6:	f7ff ff88 	bl	1a000bca <setStartMode>
}
1a000cba:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a000cbc:	6803      	ldr	r3, [r0, #0]
1a000cbe:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a000cc2:	6003      	str	r3, [r0, #0]
1a000cc4:	e7f7      	b.n	1a000cb6 <Chip_ADC_SetStartMode+0x10>

1a000cc6 <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000cc6:	b570      	push	{r4, r5, r6, lr}
1a000cc8:	4605      	mov	r5, r0
1a000cca:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000ccc:	6804      	ldr	r4, [r0, #0]
1a000cce:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000cd2:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000cd6:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000cd8:	790b      	ldrb	r3, [r1, #4]
1a000cda:	f1c3 030b 	rsb	r3, r3, #11
1a000cde:	b2db      	uxtb	r3, r3
1a000ce0:	7949      	ldrb	r1, [r1, #5]
1a000ce2:	f7ff ff59 	bl	1a000b98 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000ce6:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000cea:	7933      	ldrb	r3, [r6, #4]
1a000cec:	045b      	lsls	r3, r3, #17
1a000cee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000cf2:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000cf4:	602b      	str	r3, [r5, #0]
}
1a000cf6:	bd70      	pop	{r4, r5, r6, pc}

1a000cf8 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000cf8:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000cfa:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000cfc:	680a      	ldr	r2, [r1, #0]
1a000cfe:	f7ff ffe2 	bl	1a000cc6 <Chip_ADC_SetSampleRate>
}
1a000d02:	bd08      	pop	{r3, pc}

1a000d04 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000d04:	2a01      	cmp	r2, #1
1a000d06:	d00a      	beq.n	1a000d1e <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a000d08:	6802      	ldr	r2, [r0, #0]
1a000d0a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a000d0e:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a000d10:	6803      	ldr	r3, [r0, #0]
1a000d12:	2201      	movs	r2, #1
1a000d14:	408a      	lsls	r2, r1
1a000d16:	ea23 0302 	bic.w	r3, r3, r2
1a000d1a:	6003      	str	r3, [r0, #0]
1a000d1c:	4770      	bx	lr
{
1a000d1e:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a000d20:	6804      	ldr	r4, [r0, #0]
1a000d22:	408a      	lsls	r2, r1
1a000d24:	4314      	orrs	r4, r2
1a000d26:	6004      	str	r4, [r0, #0]
	}
}
1a000d28:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000d2c:	4770      	bx	lr

1a000d2e <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a000d2e:	b538      	push	{r3, r4, r5, lr}
1a000d30:	4604      	mov	r4, r0
1a000d32:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a000d34:	2100      	movs	r1, #0
1a000d36:	f7ff ff48 	bl	1a000bca <setStartMode>
	
    if (NewState == DISABLE) {
1a000d3a:	b925      	cbnz	r5, 1a000d46 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a000d3c:	6823      	ldr	r3, [r4, #0]
1a000d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a000d42:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a000d44:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a000d46:	6823      	ldr	r3, [r4, #0]
1a000d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a000d4c:	6023      	str	r3, [r4, #0]
}
1a000d4e:	e7f9      	b.n	1a000d44 <Chip_ADC_SetBurstCmd+0x16>

1a000d50 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000d50:	b570      	push	{r4, r5, r6, lr}
1a000d52:	b08a      	sub	sp, #40	; 0x28
1a000d54:	4605      	mov	r5, r0
1a000d56:	460e      	mov	r6, r1
1a000d58:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000d5a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d5e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000d60:	2806      	cmp	r0, #6
1a000d62:	d018      	beq.n	1a000d96 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000d64:	2300      	movs	r3, #0
1a000d66:	2201      	movs	r2, #1
1a000d68:	4629      	mov	r1, r5
1a000d6a:	2004      	movs	r0, #4
1a000d6c:	f000 fafc 	bl	1a001368 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000d70:	4a4a      	ldr	r2, [pc, #296]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000d72:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000d74:	f043 0301 	orr.w	r3, r3, #1
1a000d78:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000d7a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000d7e:	a901      	add	r1, sp, #4
1a000d80:	4630      	mov	r0, r6
1a000d82:	f000 fa69 	bl	1a001258 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000d86:	4b46      	ldr	r3, [pc, #280]	; (1a000ea0 <Chip_SetupCoreClock+0x150>)
1a000d88:	429e      	cmp	r6, r3
1a000d8a:	d916      	bls.n	1a000dba <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000d8c:	9b01      	ldr	r3, [sp, #4]
1a000d8e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000d92:	d003      	beq.n	1a000d9c <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000d94:	e7fe      	b.n	1a000d94 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000d96:	f000 f9c1 	bl	1a00111c <Chip_Clock_EnableCrystal>
1a000d9a:	e7e3      	b.n	1a000d64 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000d9c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000da0:	d005      	beq.n	1a000dae <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000da2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000da6:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000da8:	2500      	movs	r5, #0
			direct = 1;
1a000daa:	2601      	movs	r6, #1
1a000dac:	e007      	b.n	1a000dbe <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000dae:	9b04      	ldr	r3, [sp, #16]
1a000db0:	3301      	adds	r3, #1
1a000db2:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000db4:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000db6:	2600      	movs	r6, #0
1a000db8:	e001      	b.n	1a000dbe <Chip_SetupCoreClock+0x6e>
1a000dba:	2500      	movs	r5, #0
1a000dbc:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000dbe:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000dc2:	9b01      	ldr	r3, [sp, #4]
1a000dc4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000dc8:	9a05      	ldr	r2, [sp, #20]
1a000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000dce:	9a03      	ldr	r2, [sp, #12]
1a000dd0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000dd4:	9a04      	ldr	r2, [sp, #16]
1a000dd6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000dda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000dde:	4a2f      	ldr	r2, [pc, #188]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000de0:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000de2:	4b2e      	ldr	r3, [pc, #184]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000de6:	f013 0f01 	tst.w	r3, #1
1a000dea:	d0fa      	beq.n	1a000de2 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000dec:	2300      	movs	r3, #0
1a000dee:	2201      	movs	r2, #1
1a000df0:	2109      	movs	r1, #9
1a000df2:	2004      	movs	r0, #4
1a000df4:	f000 fab8 	bl	1a001368 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000df8:	b306      	cbz	r6, 1a000e3c <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000dfa:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000dfe:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000e02:	1e5a      	subs	r2, r3, #1
1a000e04:	9209      	str	r2, [sp, #36]	; 0x24
1a000e06:	2b00      	cmp	r3, #0
1a000e08:	d1fa      	bne.n	1a000e00 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000e0a:	9b01      	ldr	r3, [sp, #4]
1a000e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000e10:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000e12:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000e16:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000e1a:	9a05      	ldr	r2, [sp, #20]
1a000e1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000e20:	9a03      	ldr	r2, [sp, #12]
1a000e22:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000e26:	9a04      	ldr	r2, [sp, #16]
1a000e28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e30:	4a1a      	ldr	r2, [pc, #104]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000e32:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000e34:	2c00      	cmp	r4, #0
1a000e36:	d12e      	bne.n	1a000e96 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000e38:	b00a      	add	sp, #40	; 0x28
1a000e3a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000e3c:	2d00      	cmp	r5, #0
1a000e3e:	d0f9      	beq.n	1a000e34 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000e40:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000e44:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000e48:	1e5a      	subs	r2, r3, #1
1a000e4a:	9209      	str	r2, [sp, #36]	; 0x24
1a000e4c:	2b00      	cmp	r3, #0
1a000e4e:	d1fa      	bne.n	1a000e46 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000e50:	9b04      	ldr	r3, [sp, #16]
1a000e52:	1e5a      	subs	r2, r3, #1
1a000e54:	9204      	str	r2, [sp, #16]
1a000e56:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000e5a:	9b01      	ldr	r3, [sp, #4]
1a000e5c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000e60:	9905      	ldr	r1, [sp, #20]
1a000e62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000e66:	9903      	ldr	r1, [sp, #12]
1a000e68:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000e6c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e74:	4a09      	ldr	r2, [pc, #36]	; (1a000e9c <Chip_SetupCoreClock+0x14c>)
1a000e76:	6453      	str	r3, [r2, #68]	; 0x44
1a000e78:	e7dc      	b.n	1a000e34 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000e7a:	480a      	ldr	r0, [pc, #40]	; (1a000ea4 <Chip_SetupCoreClock+0x154>)
1a000e7c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000e80:	78cb      	ldrb	r3, [r1, #3]
1a000e82:	788a      	ldrb	r2, [r1, #2]
1a000e84:	7849      	ldrb	r1, [r1, #1]
1a000e86:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000e8a:	f000 fa6d 	bl	1a001368 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000e8e:	3401      	adds	r4, #1
1a000e90:	2c11      	cmp	r4, #17
1a000e92:	d9f2      	bls.n	1a000e7a <Chip_SetupCoreClock+0x12a>
1a000e94:	e7d0      	b.n	1a000e38 <Chip_SetupCoreClock+0xe8>
1a000e96:	2400      	movs	r4, #0
1a000e98:	e7fa      	b.n	1a000e90 <Chip_SetupCoreClock+0x140>
1a000e9a:	bf00      	nop
1a000e9c:	40050000 	.word	0x40050000
1a000ea0:	068e7780 	.word	0x068e7780
1a000ea4:	1a0030d8 	.word	0x1a0030d8

1a000ea8 <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a000ea8:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a000eaa:	2007      	movs	r0, #7
1a000eac:	f000 f978 	bl	1a0011a0 <Chip_Clock_GetClockInputHz>
1a000eb0:	4b08      	ldr	r3, [pc, #32]	; (1a000ed4 <Chip_USB_PllSetup+0x2c>)
1a000eb2:	4298      	cmp	r0, r3
1a000eb4:	d00d      	beq.n	1a000ed2 <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a000eb6:	4a08      	ldr	r2, [pc, #32]	; (1a000ed8 <Chip_USB_PllSetup+0x30>)
1a000eb8:	2100      	movs	r1, #0
1a000eba:	2006      	movs	r0, #6
1a000ebc:	f000 fb1e 	bl	1a0014fc <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a000ec0:	2000      	movs	r0, #0
1a000ec2:	f000 fb3b 	bl	1a00153c <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a000ec6:	2000      	movs	r0, #0
1a000ec8:	f000 fb42 	bl	1a001550 <Chip_Clock_GetPLLStatus>
1a000ecc:	f010 0f01 	tst.w	r0, #1
1a000ed0:	d0f9      	beq.n	1a000ec6 <Chip_USB_PllSetup+0x1e>
}
1a000ed2:	bd08      	pop	{r3, pc}
1a000ed4:	1c9c3800 	.word	0x1c9c3800
1a000ed8:	1a003120 	.word	0x1a003120

1a000edc <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a000edc:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a000ede:	f7ff ffe3 	bl	1a000ea8 <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a000ee2:	2301      	movs	r3, #1
1a000ee4:	461a      	mov	r2, r3
1a000ee6:	2107      	movs	r1, #7
1a000ee8:	4618      	mov	r0, r3
1a000eea:	f000 fa3d 	bl	1a001368 <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a000eee:	2001      	movs	r0, #1
1a000ef0:	f000 fa66 	bl	1a0013c0 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a000ef4:	2301      	movs	r3, #1
1a000ef6:	461a      	mov	r2, r3
1a000ef8:	4619      	mov	r1, r3
1a000efa:	2065      	movs	r0, #101	; 0x65
1a000efc:	f000 fa86 	bl	1a00140c <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a000f00:	4a02      	ldr	r2, [pc, #8]	; (1a000f0c <Chip_USB0_Init+0x30>)
1a000f02:	6853      	ldr	r3, [r2, #4]
1a000f04:	f023 0320 	bic.w	r3, r3, #32
1a000f08:	6053      	str	r3, [r2, #4]
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}
1a000f0a:	bd08      	pop	{r3, pc}
1a000f0c:	40043000 	.word	0x40043000

1a000f10 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000f10:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000f12:	2069      	movs	r0, #105	; 0x69
1a000f14:	f000 facc 	bl	1a0014b0 <Chip_Clock_GetRate>
1a000f18:	4b01      	ldr	r3, [pc, #4]	; (1a000f20 <SystemCoreClockUpdate+0x10>)
1a000f1a:	6018      	str	r0, [r3, #0]
}
1a000f1c:	bd08      	pop	{r3, pc}
1a000f1e:	bf00      	nop
1a000f20:	10000178 	.word	0x10000178

1a000f24 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000f24:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000f26:	680b      	ldr	r3, [r1, #0]
1a000f28:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f2c:	d002      	beq.n	1a000f34 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000f2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000f32:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000f34:	4607      	mov	r7, r0
1a000f36:	2501      	movs	r5, #1
1a000f38:	e03a      	b.n	1a000fb0 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000f3a:	694b      	ldr	r3, [r1, #20]
1a000f3c:	fb03 f302 	mul.w	r3, r3, r2
1a000f40:	fbb3 f3f5 	udiv	r3, r3, r5
1a000f44:	e01c      	b.n	1a000f80 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000f46:	461c      	mov	r4, r3
	if (val < 0)
1a000f48:	ebb0 0c04 	subs.w	ip, r0, r4
1a000f4c:	d427      	bmi.n	1a000f9e <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000f4e:	4567      	cmp	r7, ip
1a000f50:	d906      	bls.n	1a000f60 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000f52:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000f54:	1c77      	adds	r7, r6, #1
1a000f56:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000f58:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000f5a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000f5c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000f5e:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000f60:	3201      	adds	r2, #1
1a000f62:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000f66:	dc1d      	bgt.n	1a000fa4 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000f68:	680c      	ldr	r4, [r1, #0]
1a000f6a:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000f6e:	d0e4      	beq.n	1a000f3a <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000f70:	1c73      	adds	r3, r6, #1
1a000f72:	fa02 fc03 	lsl.w	ip, r2, r3
1a000f76:	694b      	ldr	r3, [r1, #20]
1a000f78:	fb03 f30c 	mul.w	r3, r3, ip
1a000f7c:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000f80:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000fbc <pll_calc_divs+0x98>
1a000f84:	4563      	cmp	r3, ip
1a000f86:	d9eb      	bls.n	1a000f60 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000f88:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000fc0 <pll_calc_divs+0x9c>
1a000f8c:	4563      	cmp	r3, ip
1a000f8e:	d809      	bhi.n	1a000fa4 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000f90:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000f94:	d1d7      	bne.n	1a000f46 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000f96:	1c74      	adds	r4, r6, #1
1a000f98:	fa23 f404 	lsr.w	r4, r3, r4
1a000f9c:	e7d4      	b.n	1a000f48 <pll_calc_divs+0x24>
		return -val;
1a000f9e:	f1cc 0c00 	rsb	ip, ip, #0
1a000fa2:	e7d4      	b.n	1a000f4e <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000fa4:	3601      	adds	r6, #1
1a000fa6:	2e03      	cmp	r6, #3
1a000fa8:	dc01      	bgt.n	1a000fae <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000faa:	2201      	movs	r2, #1
1a000fac:	e7d9      	b.n	1a000f62 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000fae:	3501      	adds	r5, #1
1a000fb0:	2d04      	cmp	r5, #4
1a000fb2:	dc01      	bgt.n	1a000fb8 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000fb4:	2600      	movs	r6, #0
1a000fb6:	e7f6      	b.n	1a000fa6 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000fb8:	bcf0      	pop	{r4, r5, r6, r7}
1a000fba:	4770      	bx	lr
1a000fbc:	094c5eff 	.word	0x094c5eff
1a000fc0:	1312d000 	.word	0x1312d000

1a000fc4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000fc6:	b099      	sub	sp, #100	; 0x64
1a000fc8:	4605      	mov	r5, r0
1a000fca:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000fcc:	225c      	movs	r2, #92	; 0x5c
1a000fce:	2100      	movs	r1, #0
1a000fd0:	a801      	add	r0, sp, #4
1a000fd2:	f001 fd06 	bl	1a0029e2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000fd6:	2380      	movs	r3, #128	; 0x80
1a000fd8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000fda:	6963      	ldr	r3, [r4, #20]
1a000fdc:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000fde:	7923      	ldrb	r3, [r4, #4]
1a000fe0:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000fe4:	4669      	mov	r1, sp
1a000fe6:	4628      	mov	r0, r5
1a000fe8:	f7ff ff9c 	bl	1a000f24 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000fec:	9b06      	ldr	r3, [sp, #24]
1a000fee:	42ab      	cmp	r3, r5
1a000ff0:	d027      	beq.n	1a001042 <pll_get_frac+0x7e>
	if (val < 0)
1a000ff2:	1aeb      	subs	r3, r5, r3
1a000ff4:	d42e      	bmi.n	1a001054 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000ff6:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000ff8:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000ffe:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a001000:	6963      	ldr	r3, [r4, #20]
1a001002:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001004:	7923      	ldrb	r3, [r4, #4]
1a001006:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00100a:	a910      	add	r1, sp, #64	; 0x40
1a00100c:	4628      	mov	r0, r5
1a00100e:	f7ff ff89 	bl	1a000f24 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a001012:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001014:	42ab      	cmp	r3, r5
1a001016:	d01f      	beq.n	1a001058 <pll_get_frac+0x94>
	if (val < 0)
1a001018:	1aeb      	subs	r3, r5, r3
1a00101a:	d425      	bmi.n	1a001068 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a00101c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00101e:	4b2b      	ldr	r3, [pc, #172]	; (1a0010cc <pll_get_frac+0x108>)
1a001020:	429d      	cmp	r5, r3
1a001022:	d923      	bls.n	1a00106c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001024:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a001026:	1aed      	subs	r5, r5, r3
1a001028:	d433      	bmi.n	1a001092 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00102a:	42ae      	cmp	r6, r5
1a00102c:	dc3b      	bgt.n	1a0010a6 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00102e:	42be      	cmp	r6, r7
1a001030:	dc31      	bgt.n	1a001096 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a001032:	466d      	mov	r5, sp
1a001034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001038:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00103c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001040:	e006      	b.n	1a001050 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a001042:	466d      	mov	r5, sp
1a001044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001048:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00104c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a001050:	b019      	add	sp, #100	; 0x64
1a001052:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a001054:	425b      	negs	r3, r3
1a001056:	e7ce      	b.n	1a000ff6 <pll_get_frac+0x32>
		*ppll = pll[2];
1a001058:	ad10      	add	r5, sp, #64	; 0x40
1a00105a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00105c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00105e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001062:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001066:	e7f3      	b.n	1a001050 <pll_get_frac+0x8c>
		return -val;
1a001068:	425b      	negs	r3, r3
1a00106a:	e7d7      	b.n	1a00101c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a00106c:	2340      	movs	r3, #64	; 0x40
1a00106e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a001070:	6963      	ldr	r3, [r4, #20]
1a001072:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001074:	a908      	add	r1, sp, #32
1a001076:	4628      	mov	r0, r5
1a001078:	f7ff ff54 	bl	1a000f24 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a00107c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00107e:	42ab      	cmp	r3, r5
1a001080:	d1d0      	bne.n	1a001024 <pll_get_frac+0x60>
			*ppll = pll[1];
1a001082:	ad08      	add	r5, sp, #32
1a001084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001088:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00108c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a001090:	e7de      	b.n	1a001050 <pll_get_frac+0x8c>
		return -val;
1a001092:	426d      	negs	r5, r5
1a001094:	e7c9      	b.n	1a00102a <pll_get_frac+0x66>
			*ppll = pll[2];
1a001096:	ad10      	add	r5, sp, #64	; 0x40
1a001098:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00109a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00109c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0010a4:	e7d4      	b.n	1a001050 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0010a6:	42af      	cmp	r7, r5
1a0010a8:	db07      	blt.n	1a0010ba <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0010aa:	ad08      	add	r5, sp, #32
1a0010ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0010b8:	e7ca      	b.n	1a001050 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0010ba:	ad10      	add	r5, sp, #64	; 0x40
1a0010bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0010c8:	e7c2      	b.n	1a001050 <pll_get_frac+0x8c>
1a0010ca:	bf00      	nop
1a0010cc:	068e7780 	.word	0x068e7780

1a0010d0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0010d0:	b430      	push	{r4, r5}
1a0010d2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0010d4:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0010d6:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0010d8:	e000      	b.n	1a0010dc <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0010da:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0010dc:	281c      	cmp	r0, #28
1a0010de:	d118      	bne.n	1a001112 <Chip_Clock_FindBaseClock+0x42>
1a0010e0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0010e4:	0051      	lsls	r1, r2, #1
1a0010e6:	4a0c      	ldr	r2, [pc, #48]	; (1a001118 <Chip_Clock_FindBaseClock+0x48>)
1a0010e8:	440a      	add	r2, r1
1a0010ea:	7914      	ldrb	r4, [r2, #4]
1a0010ec:	4284      	cmp	r4, r0
1a0010ee:	d010      	beq.n	1a001112 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0010f0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0010f4:	004a      	lsls	r2, r1, #1
1a0010f6:	4908      	ldr	r1, [pc, #32]	; (1a001118 <Chip_Clock_FindBaseClock+0x48>)
1a0010f8:	5a8a      	ldrh	r2, [r1, r2]
1a0010fa:	42aa      	cmp	r2, r5
1a0010fc:	d8ed      	bhi.n	1a0010da <Chip_Clock_FindBaseClock+0xa>
1a0010fe:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001102:	0051      	lsls	r1, r2, #1
1a001104:	4a04      	ldr	r2, [pc, #16]	; (1a001118 <Chip_Clock_FindBaseClock+0x48>)
1a001106:	440a      	add	r2, r1
1a001108:	8852      	ldrh	r2, [r2, #2]
1a00110a:	42aa      	cmp	r2, r5
1a00110c:	d3e5      	bcc.n	1a0010da <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00110e:	4620      	mov	r0, r4
1a001110:	e7e4      	b.n	1a0010dc <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a001112:	bc30      	pop	{r4, r5}
1a001114:	4770      	bx	lr
1a001116:	bf00      	nop
1a001118:	1a003140 	.word	0x1a003140

1a00111c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00111c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001122:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001124:	4a0d      	ldr	r2, [pc, #52]	; (1a00115c <Chip_Clock_EnableCrystal+0x40>)
1a001126:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001128:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00112c:	6992      	ldr	r2, [r2, #24]
1a00112e:	428a      	cmp	r2, r1
1a001130:	d001      	beq.n	1a001136 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001132:	4a0a      	ldr	r2, [pc, #40]	; (1a00115c <Chip_Clock_EnableCrystal+0x40>)
1a001134:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001136:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00113a:	4a09      	ldr	r2, [pc, #36]	; (1a001160 <Chip_Clock_EnableCrystal+0x44>)
1a00113c:	6811      	ldr	r1, [r2, #0]
1a00113e:	4a09      	ldr	r2, [pc, #36]	; (1a001164 <Chip_Clock_EnableCrystal+0x48>)
1a001140:	4291      	cmp	r1, r2
1a001142:	d901      	bls.n	1a001148 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001144:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001148:	4a04      	ldr	r2, [pc, #16]	; (1a00115c <Chip_Clock_EnableCrystal+0x40>)
1a00114a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a00114c:	9b01      	ldr	r3, [sp, #4]
1a00114e:	1e5a      	subs	r2, r3, #1
1a001150:	9201      	str	r2, [sp, #4]
1a001152:	2b00      	cmp	r3, #0
1a001154:	d1fa      	bne.n	1a00114c <Chip_Clock_EnableCrystal+0x30>
}
1a001156:	b002      	add	sp, #8
1a001158:	4770      	bx	lr
1a00115a:	bf00      	nop
1a00115c:	40050000 	.word	0x40050000
1a001160:	1a0030d4 	.word	0x1a0030d4
1a001164:	01312cff 	.word	0x01312cff

1a001168 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001168:	3012      	adds	r0, #18
1a00116a:	4b05      	ldr	r3, [pc, #20]	; (1a001180 <Chip_Clock_GetDividerSource+0x18>)
1a00116c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001170:	f010 0f01 	tst.w	r0, #1
1a001174:	d102      	bne.n	1a00117c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001176:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00117a:	4770      	bx	lr
		return CLKINPUT_PD;
1a00117c:	2011      	movs	r0, #17
}
1a00117e:	4770      	bx	lr
1a001180:	40050000 	.word	0x40050000

1a001184 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001184:	f100 0212 	add.w	r2, r0, #18
1a001188:	4b03      	ldr	r3, [pc, #12]	; (1a001198 <Chip_Clock_GetDividerDivisor+0x14>)
1a00118a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00118e:	4b03      	ldr	r3, [pc, #12]	; (1a00119c <Chip_Clock_GetDividerDivisor+0x18>)
1a001190:	5c18      	ldrb	r0, [r3, r0]
}
1a001192:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001196:	4770      	bx	lr
1a001198:	40050000 	.word	0x40050000
1a00119c:	1a003138 	.word	0x1a003138

1a0011a0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0011a0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0011a2:	2810      	cmp	r0, #16
1a0011a4:	d80a      	bhi.n	1a0011bc <Chip_Clock_GetClockInputHz+0x1c>
1a0011a6:	e8df f000 	tbb	[pc, r0]
1a0011aa:	0b44      	.short	0x0b44
1a0011ac:	0921180d 	.word	0x0921180d
1a0011b0:	2d2a2724 	.word	0x2d2a2724
1a0011b4:	34300909 	.word	0x34300909
1a0011b8:	3c38      	.short	0x3c38
1a0011ba:	40          	.byte	0x40
1a0011bb:	00          	.byte	0x00
	uint32_t rate = 0;
1a0011bc:	2000      	movs	r0, #0
1a0011be:	e03a      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0011c0:	481e      	ldr	r0, [pc, #120]	; (1a00123c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0011c2:	e038      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0011c4:	4b1e      	ldr	r3, [pc, #120]	; (1a001240 <Chip_Clock_GetClockInputHz+0xa0>)
1a0011c6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0011ca:	f003 0307 	and.w	r3, r3, #7
1a0011ce:	2b04      	cmp	r3, #4
1a0011d0:	d001      	beq.n	1a0011d6 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0011d2:	481c      	ldr	r0, [pc, #112]	; (1a001244 <Chip_Clock_GetClockInputHz+0xa4>)
1a0011d4:	e02f      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0011d6:	2000      	movs	r0, #0
1a0011d8:	e02d      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0011da:	4b19      	ldr	r3, [pc, #100]	; (1a001240 <Chip_Clock_GetClockInputHz+0xa0>)
1a0011dc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0011e0:	f003 0307 	and.w	r3, r3, #7
1a0011e4:	2b04      	cmp	r3, #4
1a0011e6:	d027      	beq.n	1a001238 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0011e8:	4816      	ldr	r0, [pc, #88]	; (1a001244 <Chip_Clock_GetClockInputHz+0xa4>)
1a0011ea:	e024      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0011ec:	4b16      	ldr	r3, [pc, #88]	; (1a001248 <Chip_Clock_GetClockInputHz+0xa8>)
1a0011ee:	6818      	ldr	r0, [r3, #0]
		break;
1a0011f0:	e021      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0011f2:	4b16      	ldr	r3, [pc, #88]	; (1a00124c <Chip_Clock_GetClockInputHz+0xac>)
1a0011f4:	6818      	ldr	r0, [r3, #0]
		break;
1a0011f6:	e01e      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0011f8:	4b15      	ldr	r3, [pc, #84]	; (1a001250 <Chip_Clock_GetClockInputHz+0xb0>)
1a0011fa:	6818      	ldr	r0, [r3, #0]
		break;
1a0011fc:	e01b      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0011fe:	4b14      	ldr	r3, [pc, #80]	; (1a001250 <Chip_Clock_GetClockInputHz+0xb0>)
1a001200:	6858      	ldr	r0, [r3, #4]
		break;
1a001202:	e018      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001204:	f000 f868 	bl	1a0012d8 <Chip_Clock_GetMainPLLHz>
		break;
1a001208:	e015      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00120a:	2100      	movs	r1, #0
1a00120c:	f000 f89a 	bl	1a001344 <Chip_Clock_GetDivRate>
		break;
1a001210:	e011      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001212:	2101      	movs	r1, #1
1a001214:	f000 f896 	bl	1a001344 <Chip_Clock_GetDivRate>
		break;
1a001218:	e00d      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00121a:	2102      	movs	r1, #2
1a00121c:	f000 f892 	bl	1a001344 <Chip_Clock_GetDivRate>
		break;
1a001220:	e009      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a001222:	2103      	movs	r1, #3
1a001224:	f000 f88e 	bl	1a001344 <Chip_Clock_GetDivRate>
		break;
1a001228:	e005      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00122a:	2104      	movs	r1, #4
1a00122c:	f000 f88a 	bl	1a001344 <Chip_Clock_GetDivRate>
		break;
1a001230:	e001      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a001232:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a001236:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001238:	4806      	ldr	r0, [pc, #24]	; (1a001254 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00123a:	e7fc      	b.n	1a001236 <Chip_Clock_GetClockInputHz+0x96>
1a00123c:	00b71b00 	.word	0x00b71b00
1a001240:	40043000 	.word	0x40043000
1a001244:	017d7840 	.word	0x017d7840
1a001248:	1a0030a8 	.word	0x1a0030a8
1a00124c:	1a0030d4 	.word	0x1a0030d4
1a001250:	10000118 	.word	0x10000118
1a001254:	02faf080 	.word	0x02faf080

1a001258 <Chip_Clock_CalcMainPLLValue>:
{
1a001258:	b538      	push	{r3, r4, r5, lr}
1a00125a:	4605      	mov	r5, r0
1a00125c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00125e:	7908      	ldrb	r0, [r1, #4]
1a001260:	f7ff ff9e 	bl	1a0011a0 <Chip_Clock_GetClockInputHz>
1a001264:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001266:	4b19      	ldr	r3, [pc, #100]	; (1a0012cc <Chip_Clock_CalcMainPLLValue+0x74>)
1a001268:	442b      	add	r3, r5
1a00126a:	4a19      	ldr	r2, [pc, #100]	; (1a0012d0 <Chip_Clock_CalcMainPLLValue+0x78>)
1a00126c:	4293      	cmp	r3, r2
1a00126e:	d821      	bhi.n	1a0012b4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a001270:	b318      	cbz	r0, 1a0012ba <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a001272:	2380      	movs	r3, #128	; 0x80
1a001274:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001276:	2300      	movs	r3, #0
1a001278:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00127a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a00127c:	fbb5 f3f0 	udiv	r3, r5, r0
1a001280:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a001282:	4a14      	ldr	r2, [pc, #80]	; (1a0012d4 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001284:	4295      	cmp	r5, r2
1a001286:	d903      	bls.n	1a001290 <Chip_Clock_CalcMainPLLValue+0x38>
1a001288:	fb03 f000 	mul.w	r0, r3, r0
1a00128c:	42a8      	cmp	r0, r5
1a00128e:	d007      	beq.n	1a0012a0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001290:	4621      	mov	r1, r4
1a001292:	4628      	mov	r0, r5
1a001294:	f7ff fe96 	bl	1a000fc4 <pll_get_frac>
		if (!ppll->nsel) {
1a001298:	68a3      	ldr	r3, [r4, #8]
1a00129a:	b18b      	cbz	r3, 1a0012c0 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a00129c:	3b01      	subs	r3, #1
1a00129e:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0012a0:	6923      	ldr	r3, [r4, #16]
1a0012a2:	b183      	cbz	r3, 1a0012c6 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0012a4:	68e2      	ldr	r2, [r4, #12]
1a0012a6:	b10a      	cbz	r2, 1a0012ac <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0012a8:	3a01      	subs	r2, #1
1a0012aa:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0012ac:	3b01      	subs	r3, #1
1a0012ae:	6123      	str	r3, [r4, #16]
	return 0;
1a0012b0:	2000      	movs	r0, #0
}
1a0012b2:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0012b4:	f04f 30ff 	mov.w	r0, #4294967295
1a0012b8:	e7fb      	b.n	1a0012b2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0012ba:	f04f 30ff 	mov.w	r0, #4294967295
1a0012be:	e7f8      	b.n	1a0012b2 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0012c0:	f04f 30ff 	mov.w	r0, #4294967295
1a0012c4:	e7f5      	b.n	1a0012b2 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0012c6:	f04f 30ff 	mov.w	r0, #4294967295
1a0012ca:	e7f2      	b.n	1a0012b2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0012cc:	ff6b3a10 	.word	0xff6b3a10
1a0012d0:	0b940510 	.word	0x0b940510
1a0012d4:	094c5eff 	.word	0x094c5eff

1a0012d8 <Chip_Clock_GetMainPLLHz>:
{
1a0012d8:	b530      	push	{r4, r5, lr}
1a0012da:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0012dc:	4d17      	ldr	r5, [pc, #92]	; (1a00133c <Chip_Clock_GetMainPLLHz+0x64>)
1a0012de:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0012e0:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0012e4:	f7ff ff5c 	bl	1a0011a0 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0012e8:	4b15      	ldr	r3, [pc, #84]	; (1a001340 <Chip_Clock_GetMainPLLHz+0x68>)
1a0012ea:	681b      	ldr	r3, [r3, #0]
1a0012ec:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0012ee:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0012f0:	f013 0f01 	tst.w	r3, #1
1a0012f4:	d020      	beq.n	1a001338 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a0012f6:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0012fa:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0012fe:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a001302:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a001306:	3301      	adds	r3, #1
	n = nsel + 1;
1a001308:	3201      	adds	r2, #1
	p = ptab[psel];
1a00130a:	f10d 0c08 	add.w	ip, sp, #8
1a00130e:	4461      	add	r1, ip
1a001310:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001314:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001318:	d108      	bne.n	1a00132c <Chip_Clock_GetMainPLLHz+0x54>
1a00131a:	b93d      	cbnz	r5, 1a00132c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a00131c:	0049      	lsls	r1, r1, #1
1a00131e:	fbb3 f3f1 	udiv	r3, r3, r1
1a001322:	fbb0 f0f2 	udiv	r0, r0, r2
1a001326:	fb00 f003 	mul.w	r0, r0, r3
1a00132a:	e003      	b.n	1a001334 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a00132c:	fbb0 f0f2 	udiv	r0, r0, r2
1a001330:	fb03 f000 	mul.w	r0, r3, r0
}
1a001334:	b003      	add	sp, #12
1a001336:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001338:	2000      	movs	r0, #0
1a00133a:	e7fb      	b.n	1a001334 <Chip_Clock_GetMainPLLHz+0x5c>
1a00133c:	40050000 	.word	0x40050000
1a001340:	1a003134 	.word	0x1a003134

1a001344 <Chip_Clock_GetDivRate>:
{
1a001344:	b538      	push	{r3, r4, r5, lr}
1a001346:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001348:	4608      	mov	r0, r1
1a00134a:	f7ff ff0d 	bl	1a001168 <Chip_Clock_GetDividerSource>
1a00134e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001350:	4620      	mov	r0, r4
1a001352:	f7ff ff17 	bl	1a001184 <Chip_Clock_GetDividerDivisor>
1a001356:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001358:	4628      	mov	r0, r5
1a00135a:	f7ff ff21 	bl	1a0011a0 <Chip_Clock_GetClockInputHz>
1a00135e:	3401      	adds	r4, #1
}
1a001360:	fbb0 f0f4 	udiv	r0, r0, r4
1a001364:	bd38      	pop	{r3, r4, r5, pc}
1a001366:	Address 0x1a001366 is out of bounds.


1a001368 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001368:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00136a:	f100 0416 	add.w	r4, r0, #22
1a00136e:	00a4      	lsls	r4, r4, #2
1a001370:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001374:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001378:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00137a:	281b      	cmp	r0, #27
1a00137c:	d813      	bhi.n	1a0013a6 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00137e:	2911      	cmp	r1, #17
1a001380:	d01a      	beq.n	1a0013b8 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001382:	4d0e      	ldr	r5, [pc, #56]	; (1a0013bc <Chip_Clock_SetBaseClock+0x54>)
1a001384:	4025      	ands	r5, r4

			if (autoblocken) {
1a001386:	b10a      	cbz	r2, 1a00138c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001388:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a00138c:	b10b      	cbz	r3, 1a001392 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00138e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001392:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001396:	3016      	adds	r0, #22
1a001398:	0080      	lsls	r0, r0, #2
1a00139a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00139e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013a2:	6045      	str	r5, [r0, #4]
1a0013a4:	e008      	b.n	1a0013b8 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0013a6:	f044 0401 	orr.w	r4, r4, #1
1a0013aa:	3016      	adds	r0, #22
1a0013ac:	0080      	lsls	r0, r0, #2
1a0013ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013b2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013b6:	6044      	str	r4, [r0, #4]
	}
}
1a0013b8:	bc30      	pop	{r4, r5}
1a0013ba:	4770      	bx	lr
1a0013bc:	e0fff7fe 	.word	0xe0fff7fe

1a0013c0 <Chip_Clock_EnableBaseClock>:
}

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a0013c0:	281b      	cmp	r0, #27
1a0013c2:	d809      	bhi.n	1a0013d8 <Chip_Clock_EnableBaseClock+0x18>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a0013c4:	3016      	adds	r0, #22
1a0013c6:	0080      	lsls	r0, r0, #2
1a0013c8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013cc:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013d0:	6843      	ldr	r3, [r0, #4]
1a0013d2:	f023 0301 	bic.w	r3, r3, #1
1a0013d6:	6043      	str	r3, [r0, #4]
	}
}
1a0013d8:	4770      	bx	lr

1a0013da <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0013da:	281b      	cmp	r0, #27
1a0013dc:	d80c      	bhi.n	1a0013f8 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0013de:	3016      	adds	r0, #22
1a0013e0:	0080      	lsls	r0, r0, #2
1a0013e2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013e6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013ea:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0013ec:	f010 0f01 	tst.w	r0, #1
1a0013f0:	d104      	bne.n	1a0013fc <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0013f2:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0013f6:	4770      	bx	lr
		return CLKINPUT_PD;
1a0013f8:	2011      	movs	r0, #17
1a0013fa:	4770      	bx	lr
		return CLKINPUT_PD;
1a0013fc:	2011      	movs	r0, #17
}
1a0013fe:	4770      	bx	lr

1a001400 <Chip_Clock_GetBaseClocktHz>:
{
1a001400:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001402:	f7ff ffea 	bl	1a0013da <Chip_Clock_GetBaseClock>
1a001406:	f7ff fecb 	bl	1a0011a0 <Chip_Clock_GetClockInputHz>
}
1a00140a:	bd08      	pop	{r3, pc}

1a00140c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a00140c:	b971      	cbnz	r1, 1a00142c <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a00140e:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001410:	b10a      	cbz	r2, 1a001416 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001412:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001416:	2b02      	cmp	r3, #2
1a001418:	d00a      	beq.n	1a001430 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00141a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00141e:	d30a      	bcc.n	1a001436 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001420:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001424:	4b06      	ldr	r3, [pc, #24]	; (1a001440 <Chip_Clock_EnableOpts+0x34>)
1a001426:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00142a:	4770      	bx	lr
		reg |= (1 << 1);
1a00142c:	2103      	movs	r1, #3
1a00142e:	e7ef      	b.n	1a001410 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001430:	f041 0120 	orr.w	r1, r1, #32
1a001434:	e7f1      	b.n	1a00141a <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001436:	3020      	adds	r0, #32
1a001438:	4b02      	ldr	r3, [pc, #8]	; (1a001444 <Chip_Clock_EnableOpts+0x38>)
1a00143a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a00143e:	4770      	bx	lr
1a001440:	40052000 	.word	0x40052000
1a001444:	40051000 	.word	0x40051000

1a001448 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001448:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00144c:	d309      	bcc.n	1a001462 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00144e:	4a09      	ldr	r2, [pc, #36]	; (1a001474 <Chip_Clock_Enable+0x2c>)
1a001450:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001454:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001458:	f043 0301 	orr.w	r3, r3, #1
1a00145c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001460:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001462:	4a05      	ldr	r2, [pc, #20]	; (1a001478 <Chip_Clock_Enable+0x30>)
1a001464:	3020      	adds	r0, #32
1a001466:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00146a:	f043 0301 	orr.w	r3, r3, #1
1a00146e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001472:	4770      	bx	lr
1a001474:	40052000 	.word	0x40052000
1a001478:	40051000 	.word	0x40051000

1a00147c <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a00147c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001480:	d309      	bcc.n	1a001496 <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a001482:	4a09      	ldr	r2, [pc, #36]	; (1a0014a8 <Chip_Clock_Disable+0x2c>)
1a001484:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001488:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00148c:	f023 0301 	bic.w	r3, r3, #1
1a001490:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001494:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a001496:	4a05      	ldr	r2, [pc, #20]	; (1a0014ac <Chip_Clock_Disable+0x30>)
1a001498:	3020      	adds	r0, #32
1a00149a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00149e:	f023 0301 	bic.w	r3, r3, #1
1a0014a2:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0014a6:	4770      	bx	lr
1a0014a8:	40052000 	.word	0x40052000
1a0014ac:	40051000 	.word	0x40051000

1a0014b0 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0014b0:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a0014b2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0014b6:	d309      	bcc.n	1a0014cc <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0014b8:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0014bc:	4a0d      	ldr	r2, [pc, #52]	; (1a0014f4 <Chip_Clock_GetRate+0x44>)
1a0014be:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a0014c2:	f014 0f01 	tst.w	r4, #1
1a0014c6:	d107      	bne.n	1a0014d8 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a0014c8:	2000      	movs	r0, #0
	}

	return rate;
}
1a0014ca:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0014cc:	f100 0320 	add.w	r3, r0, #32
1a0014d0:	4a09      	ldr	r2, [pc, #36]	; (1a0014f8 <Chip_Clock_GetRate+0x48>)
1a0014d2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0014d6:	e7f4      	b.n	1a0014c2 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0014d8:	f7ff fdfa 	bl	1a0010d0 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0014dc:	f7ff ff90 	bl	1a001400 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0014e0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0014e4:	d103      	bne.n	1a0014ee <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0014e6:	2301      	movs	r3, #1
		rate = rate / div;
1a0014e8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0014ec:	e7ed      	b.n	1a0014ca <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0014ee:	2302      	movs	r3, #2
1a0014f0:	e7fa      	b.n	1a0014e8 <Chip_Clock_GetRate+0x38>
1a0014f2:	bf00      	nop
1a0014f4:	40052000 	.word	0x40052000
1a0014f8:	40051000 	.word	0x40051000

1a0014fc <Chip_Clock_SetupPLL>:
}

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a0014fc:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a0014fe:	6813      	ldr	r3, [r2, #0]
1a001500:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a001504:	4b0b      	ldr	r3, [pc, #44]	; (1a001534 <Chip_Clock_SetupPLL+0x38>)
1a001506:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a00150a:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a00150c:	6850      	ldr	r0, [r2, #4]
1a00150e:	1c8c      	adds	r4, r1, #2
1a001510:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a001514:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a001516:	6890      	ldr	r0, [r2, #8]
1a001518:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a00151a:	2901      	cmp	r1, #1
1a00151c:	d006      	beq.n	1a00152c <Chip_Clock_SetupPLL+0x30>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a00151e:	6912      	ldr	r2, [r2, #16]
1a001520:	4b05      	ldr	r3, [pc, #20]	; (1a001538 <Chip_Clock_SetupPLL+0x3c>)
1a001522:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a001526:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00152a:	4770      	bx	lr
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a00152c:	68d0      	ldr	r0, [r2, #12]
1a00152e:	4b01      	ldr	r3, [pc, #4]	; (1a001534 <Chip_Clock_SetupPLL+0x38>)
1a001530:	63d8      	str	r0, [r3, #60]	; 0x3c
1a001532:	e7f4      	b.n	1a00151e <Chip_Clock_SetupPLL+0x22>
1a001534:	40050000 	.word	0x40050000
1a001538:	10000118 	.word	0x10000118

1a00153c <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a00153c:	0100      	lsls	r0, r0, #4
1a00153e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001542:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001546:	6a03      	ldr	r3, [r0, #32]
1a001548:	f023 0301 	bic.w	r3, r3, #1
1a00154c:	6203      	str	r3, [r0, #32]
}
1a00154e:	4770      	bx	lr

1a001550 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a001550:	0100      	lsls	r0, r0, #4
1a001552:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001556:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00155a:	69c0      	ldr	r0, [r0, #28]
}
1a00155c:	4770      	bx	lr
1a00155e:	Address 0x1a00155e is out of bounds.


1a001560 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001560:	4b09      	ldr	r3, [pc, #36]	; (1a001588 <Chip_UART_GetIndex+0x28>)
1a001562:	4298      	cmp	r0, r3
1a001564:	d009      	beq.n	1a00157a <Chip_UART_GetIndex+0x1a>
1a001566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00156a:	4298      	cmp	r0, r3
1a00156c:	d007      	beq.n	1a00157e <Chip_UART_GetIndex+0x1e>
1a00156e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001572:	4298      	cmp	r0, r3
1a001574:	d005      	beq.n	1a001582 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001576:	2000      	movs	r0, #0
1a001578:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00157a:	2002      	movs	r0, #2
1a00157c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00157e:	2003      	movs	r0, #3
1a001580:	4770      	bx	lr
			return 1;
1a001582:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001584:	4770      	bx	lr
1a001586:	bf00      	nop
1a001588:	400c1000 	.word	0x400c1000

1a00158c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00158c:	b530      	push	{r4, r5, lr}
1a00158e:	b083      	sub	sp, #12
1a001590:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001592:	f7ff ffe5 	bl	1a001560 <Chip_UART_GetIndex>
1a001596:	2301      	movs	r3, #1
1a001598:	461a      	mov	r2, r3
1a00159a:	4619      	mov	r1, r3
1a00159c:	4d0e      	ldr	r5, [pc, #56]	; (1a0015d8 <Chip_UART_Init+0x4c>)
1a00159e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0015a2:	f7ff ff33 	bl	1a00140c <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0015a6:	2307      	movs	r3, #7
1a0015a8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0015aa:	2300      	movs	r3, #0
1a0015ac:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0015ae:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0015b0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0015b2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0015b4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0015b6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0015b8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0015ba:	4b08      	ldr	r3, [pc, #32]	; (1a0015dc <Chip_UART_Init+0x50>)
1a0015bc:	429c      	cmp	r4, r3
1a0015be:	d006      	beq.n	1a0015ce <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0015c0:	2303      	movs	r3, #3
1a0015c2:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0015c4:	2310      	movs	r3, #16
1a0015c6:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0015c8:	9b01      	ldr	r3, [sp, #4]
}
1a0015ca:	b003      	add	sp, #12
1a0015cc:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0015ce:	2300      	movs	r3, #0
1a0015d0:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0015d2:	69a3      	ldr	r3, [r4, #24]
1a0015d4:	9301      	str	r3, [sp, #4]
1a0015d6:	e7f3      	b.n	1a0015c0 <Chip_UART_Init+0x34>
1a0015d8:	1a0031b4 	.word	0x1a0031b4
1a0015dc:	40082000 	.word	0x40082000

1a0015e0 <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int sent = 0;
1a0015e0:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a0015e2:	4293      	cmp	r3, r2
1a0015e4:	da0e      	bge.n	1a001604 <Chip_UART_Send+0x24>
{
1a0015e6:	b410      	push	{r4}
	return pUART->LSR;
1a0015e8:	6944      	ldr	r4, [r0, #20]
	while ((sent < numBytes) &&
1a0015ea:	f014 0f20 	tst.w	r4, #32
1a0015ee:	d005      	beq.n	1a0015fc <Chip_UART_Send+0x1c>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a0015f0:	f811 4b01 	ldrb.w	r4, [r1], #1
	pUART->THR = (uint32_t) data;
1a0015f4:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a0015f6:	3301      	adds	r3, #1
	while ((sent < numBytes) &&
1a0015f8:	4293      	cmp	r3, r2
1a0015fa:	dbf5      	blt.n	1a0015e8 <Chip_UART_Send+0x8>
	}

	return sent;
}
1a0015fc:	4618      	mov	r0, r3
1a0015fe:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001602:	4770      	bx	lr
1a001604:	4618      	mov	r0, r3
1a001606:	4770      	bx	lr

1a001608 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001608:	b538      	push	{r3, r4, r5, lr}
1a00160a:	4605      	mov	r5, r0
1a00160c:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00160e:	f7ff ffa7 	bl	1a001560 <Chip_UART_GetIndex>
1a001612:	4b0c      	ldr	r3, [pc, #48]	; (1a001644 <Chip_UART_SetBaud+0x3c>)
1a001614:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001618:	f7ff ff4a 	bl	1a0014b0 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a00161c:	0123      	lsls	r3, r4, #4
1a00161e:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a001622:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001624:	68ea      	ldr	r2, [r5, #12]
1a001626:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00162a:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a00162c:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a00162e:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a001632:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001634:	68ea      	ldr	r2, [r5, #12]
1a001636:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00163a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00163c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001640:	0900      	lsrs	r0, r0, #4
1a001642:	bd38      	pop	{r3, r4, r5, pc}
1a001644:	1a0031ac 	.word	0x1a0031ac

1a001648 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00164c:	b083      	sub	sp, #12
1a00164e:	9001      	str	r0, [sp, #4]
1a001650:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001652:	f7ff ff85 	bl	1a001560 <Chip_UART_GetIndex>
1a001656:	4b32      	ldr	r3, [pc, #200]	; (1a001720 <Chip_UART_SetBaudFDR+0xd8>)
1a001658:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00165c:	f7ff ff28 	bl	1a0014b0 <Chip_Clock_GetRate>
1a001660:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001662:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001666:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001668:	f04f 0b00 	mov.w	fp, #0
1a00166c:	46a2      	mov	sl, r4
1a00166e:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001670:	e02a      	b.n	1a0016c8 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001672:	4242      	negs	r2, r0
				div ++;
1a001674:	1c4b      	adds	r3, r1, #1
1a001676:	e017      	b.n	1a0016a8 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001678:	b30a      	cbz	r2, 1a0016be <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00167a:	4617      	mov	r7, r2
			sd = d;
1a00167c:	46ab      	mov	fp, r5
			sm = m;
1a00167e:	46a2      	mov	sl, r4
			sdiv = div;
1a001680:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001682:	3501      	adds	r5, #1
1a001684:	42ac      	cmp	r4, r5
1a001686:	d91e      	bls.n	1a0016c6 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001688:	0933      	lsrs	r3, r6, #4
1a00168a:	0730      	lsls	r0, r6, #28
1a00168c:	fba4 0100 	umull	r0, r1, r4, r0
1a001690:	fb04 1103 	mla	r1, r4, r3, r1
1a001694:	1962      	adds	r2, r4, r5
1a001696:	fb08 f202 	mul.w	r2, r8, r2
1a00169a:	2300      	movs	r3, #0
1a00169c:	f000 fe42 	bl	1a002324 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0016a0:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0016a2:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0016a4:	2800      	cmp	r0, #0
1a0016a6:	dbe4      	blt.n	1a001672 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0016a8:	4297      	cmp	r7, r2
1a0016aa:	d3ea      	bcc.n	1a001682 <Chip_UART_SetBaudFDR+0x3a>
1a0016ac:	2b00      	cmp	r3, #0
1a0016ae:	d0e8      	beq.n	1a001682 <Chip_UART_SetBaudFDR+0x3a>
1a0016b0:	0c19      	lsrs	r1, r3, #16
1a0016b2:	d1e6      	bne.n	1a001682 <Chip_UART_SetBaudFDR+0x3a>
1a0016b4:	2b02      	cmp	r3, #2
1a0016b6:	d8df      	bhi.n	1a001678 <Chip_UART_SetBaudFDR+0x30>
1a0016b8:	2d00      	cmp	r5, #0
1a0016ba:	d0dd      	beq.n	1a001678 <Chip_UART_SetBaudFDR+0x30>
1a0016bc:	e7e1      	b.n	1a001682 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0016be:	4617      	mov	r7, r2
			sd = d;
1a0016c0:	46ab      	mov	fp, r5
			sm = m;
1a0016c2:	46a2      	mov	sl, r4
			sdiv = div;
1a0016c4:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0016c6:	3401      	adds	r4, #1
1a0016c8:	b11f      	cbz	r7, 1a0016d2 <Chip_UART_SetBaudFDR+0x8a>
1a0016ca:	2c0f      	cmp	r4, #15
1a0016cc:	d801      	bhi.n	1a0016d2 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0016ce:	2500      	movs	r5, #0
1a0016d0:	e7d8      	b.n	1a001684 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0016d2:	f1b9 0f00 	cmp.w	r9, #0
1a0016d6:	d01e      	beq.n	1a001716 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0016d8:	9a01      	ldr	r2, [sp, #4]
1a0016da:	4611      	mov	r1, r2
1a0016dc:	68d3      	ldr	r3, [r2, #12]
1a0016de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0016e2:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0016e4:	fa5f f389 	uxtb.w	r3, r9
1a0016e8:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0016ea:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0016ee:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0016f0:	68d3      	ldr	r3, [r2, #12]
1a0016f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0016f6:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0016f8:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0016fc:	b2db      	uxtb	r3, r3
1a0016fe:	f00b 020f 	and.w	r2, fp, #15
1a001702:	4313      	orrs	r3, r2
1a001704:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001706:	0933      	lsrs	r3, r6, #4
1a001708:	fb0a f303 	mul.w	r3, sl, r3
1a00170c:	44da      	add	sl, fp
1a00170e:	fb09 f90a 	mul.w	r9, r9, sl
1a001712:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001716:	4648      	mov	r0, r9
1a001718:	b003      	add	sp, #12
1a00171a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00171e:	bf00      	nop
1a001720:	1a0031ac 	.word	0x1a0031ac

1a001724 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001724:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001726:	4a0b      	ldr	r2, [pc, #44]	; (1a001754 <SystemInit+0x30>)
1a001728:	4b0b      	ldr	r3, [pc, #44]	; (1a001758 <SystemInit+0x34>)
1a00172a:	609a      	str	r2, [r3, #8]
  mvfr0 = FPU->MVFR0;
1a00172c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001730:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a001732:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001736:	2b20      	cmp	r3, #32
1a001738:	d004      	beq.n	1a001744 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00173a:	f7ff f879 	bl	1a000830 <Board_SystemInit>
   Board_Init();
1a00173e:	f7ff f961 	bl	1a000a04 <Board_Init>
}
1a001742:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001744:	4a04      	ldr	r2, [pc, #16]	; (1a001758 <SystemInit+0x34>)
1a001746:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00174a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00174e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001752:	e7f2      	b.n	1a00173a <SystemInit+0x16>
1a001754:	1a000000 	.word	0x1a000000
1a001758:	e000ed00 	.word	0xe000ed00

1a00175c <sleepUntilNextInterrupt>:
 */
void sleepUntilNextInterrupt( void )
{

   /* Instert an assembly instruction wfi (wait for interrupt) */
   __asm volatile( "wfi" );
1a00175c:	bf30      	wfi

}
1a00175e:	4770      	bx	lr

1a001760 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001760:	4b04      	ldr	r3, [pc, #16]	; (1a001774 <cyclesCounterInit+0x14>)
1a001762:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a001764:	4a04      	ldr	r2, [pc, #16]	; (1a001778 <cyclesCounterInit+0x18>)
1a001766:	6813      	ldr	r3, [r2, #0]
1a001768:	f043 0301 	orr.w	r3, r3, #1
1a00176c:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00176e:	2001      	movs	r0, #1
1a001770:	4770      	bx	lr
1a001772:	bf00      	nop
1a001774:	10000088 	.word	0x10000088
1a001778:	e0001000 	.word	0xe0001000

1a00177c <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a00177c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00177e:	4d0b      	ldr	r5, [pc, #44]	; (1a0017ac <gpioObtainPinInit+0x30>)
1a001780:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001784:	182c      	adds	r4, r5, r0
1a001786:	5628      	ldrsb	r0, [r5, r0]
1a001788:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00178a:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00178e:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a001790:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001794:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a001796:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00179a:	9b02      	ldr	r3, [sp, #8]
1a00179c:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00179e:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0017a2:	9b03      	ldr	r3, [sp, #12]
1a0017a4:	701a      	strb	r2, [r3, #0]
}
1a0017a6:	bc30      	pop	{r4, r5}
1a0017a8:	4770      	bx	lr
1a0017aa:	bf00      	nop
1a0017ac:	1a0031bc 	.word	0x1a0031bc

1a0017b0 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a0017b0:	f110 0f02 	cmn.w	r0, #2
1a0017b4:	f000 80c7 	beq.w	1a001946 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a0017b8:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0017bc:	f000 80c5 	beq.w	1a00194a <gpioInit+0x19a>
{
1a0017c0:	b570      	push	{r4, r5, r6, lr}
1a0017c2:	b084      	sub	sp, #16
1a0017c4:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0017c6:	2300      	movs	r3, #0
1a0017c8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0017cc:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0017d0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0017d4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0017d8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0017dc:	f10d 030b 	add.w	r3, sp, #11
1a0017e0:	9301      	str	r3, [sp, #4]
1a0017e2:	ab03      	add	r3, sp, #12
1a0017e4:	9300      	str	r3, [sp, #0]
1a0017e6:	f10d 030d 	add.w	r3, sp, #13
1a0017ea:	f10d 020e 	add.w	r2, sp, #14
1a0017ee:	f10d 010f 	add.w	r1, sp, #15
1a0017f2:	f7ff ffc3 	bl	1a00177c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0017f6:	2c05      	cmp	r4, #5
1a0017f8:	f200 80a9 	bhi.w	1a00194e <gpioInit+0x19e>
1a0017fc:	e8df f004 	tbb	[pc, r4]
1a001800:	45278109 	.word	0x45278109
1a001804:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a001806:	4853      	ldr	r0, [pc, #332]	; (1a001954 <gpioInit+0x1a4>)
1a001808:	f7ff f9ba 	bl	1a000b80 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a00180c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00180e:	b004      	add	sp, #16
1a001810:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a001812:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001816:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00181a:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00181e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001822:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001826:	494c      	ldr	r1, [pc, #304]	; (1a001958 <gpioInit+0x1a8>)
1a001828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00182c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001830:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001834:	2001      	movs	r0, #1
1a001836:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00183a:	4c46      	ldr	r4, [pc, #280]	; (1a001954 <gpioInit+0x1a4>)
1a00183c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001840:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001844:	ea22 0201 	bic.w	r2, r2, r1
1a001848:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00184c:	e7df      	b.n	1a00180e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00184e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001852:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001856:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00185a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00185e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001862:	493d      	ldr	r1, [pc, #244]	; (1a001958 <gpioInit+0x1a8>)
1a001864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001868:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00186c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001870:	2001      	movs	r0, #1
1a001872:	fa00 f102 	lsl.w	r1, r0, r2
1a001876:	4c37      	ldr	r4, [pc, #220]	; (1a001954 <gpioInit+0x1a4>)
1a001878:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00187c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001880:	ea22 0201 	bic.w	r2, r2, r1
1a001884:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001888:	e7c1      	b.n	1a00180e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00188a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00188e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001892:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001896:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00189a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00189e:	492e      	ldr	r1, [pc, #184]	; (1a001958 <gpioInit+0x1a8>)
1a0018a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0018a4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0018a8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0018ac:	2001      	movs	r0, #1
1a0018ae:	fa00 f102 	lsl.w	r1, r0, r2
1a0018b2:	4c28      	ldr	r4, [pc, #160]	; (1a001954 <gpioInit+0x1a4>)
1a0018b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0018b8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0018bc:	ea22 0201 	bic.w	r2, r2, r1
1a0018c0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0018c4:	e7a3      	b.n	1a00180e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0018c6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0018ca:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0018ce:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0018d2:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0018d6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0018da:	491f      	ldr	r1, [pc, #124]	; (1a001958 <gpioInit+0x1a8>)
1a0018dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0018e0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0018e4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0018e8:	2001      	movs	r0, #1
1a0018ea:	fa00 f102 	lsl.w	r1, r0, r2
1a0018ee:	4c19      	ldr	r4, [pc, #100]	; (1a001954 <gpioInit+0x1a4>)
1a0018f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0018f4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0018f8:	ea22 0201 	bic.w	r2, r2, r1
1a0018fc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001900:	e785      	b.n	1a00180e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001902:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001906:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00190a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00190e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001912:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001916:	4910      	ldr	r1, [pc, #64]	; (1a001958 <gpioInit+0x1a8>)
1a001918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00191c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001920:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001924:	2001      	movs	r0, #1
1a001926:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00192a:	4b0a      	ldr	r3, [pc, #40]	; (1a001954 <gpioInit+0x1a4>)
1a00192c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001930:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001934:	4331      	orrs	r1, r6
1a001936:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00193a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00193c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001940:	2100      	movs	r1, #0
1a001942:	5499      	strb	r1, [r3, r2]
1a001944:	e763      	b.n	1a00180e <gpioInit+0x5e>
	  return FALSE;
1a001946:	2000      	movs	r0, #0
1a001948:	4770      	bx	lr
	  return FALSE;
1a00194a:	2000      	movs	r0, #0
}
1a00194c:	4770      	bx	lr
      ret_val = 0;
1a00194e:	2000      	movs	r0, #0
1a001950:	e75d      	b.n	1a00180e <gpioInit+0x5e>
1a001952:	bf00      	nop
1a001954:	400f4000 	.word	0x400f4000
1a001958:	40086000 	.word	0x40086000

1a00195c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a00195c:	f110 0f02 	cmn.w	r0, #2
1a001960:	d02d      	beq.n	1a0019be <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a001962:	f1b0 3fff 	cmp.w	r0, #4294967295
1a001966:	d02c      	beq.n	1a0019c2 <gpioWrite+0x66>
{
1a001968:	b510      	push	{r4, lr}
1a00196a:	b084      	sub	sp, #16
1a00196c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00196e:	2300      	movs	r3, #0
1a001970:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001974:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001978:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00197c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001980:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001984:	f10d 030b 	add.w	r3, sp, #11
1a001988:	9301      	str	r3, [sp, #4]
1a00198a:	ab03      	add	r3, sp, #12
1a00198c:	9300      	str	r3, [sp, #0]
1a00198e:	f10d 030d 	add.w	r3, sp, #13
1a001992:	f10d 020e 	add.w	r2, sp, #14
1a001996:	f10d 010f 	add.w	r1, sp, #15
1a00199a:	f7ff feef 	bl	1a00177c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00199e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0019a2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0019a6:	1c21      	adds	r1, r4, #0
1a0019a8:	bf18      	it	ne
1a0019aa:	2101      	movne	r1, #1
1a0019ac:	015b      	lsls	r3, r3, #5
1a0019ae:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0019b2:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0019b6:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a0019b8:	2001      	movs	r0, #1
}
1a0019ba:	b004      	add	sp, #16
1a0019bc:	bd10      	pop	{r4, pc}
	  return FALSE;
1a0019be:	2000      	movs	r0, #0
1a0019c0:	4770      	bx	lr
	  return FALSE;
1a0019c2:	2000      	movs	r0, #0
}
1a0019c4:	4770      	bx	lr

1a0019c6 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a0019c6:	f110 0f02 	cmn.w	r0, #2
1a0019ca:	d02c      	beq.n	1a001a26 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a0019cc:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0019d0:	d02b      	beq.n	1a001a2a <gpioRead+0x64>
{
1a0019d2:	b500      	push	{lr}
1a0019d4:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0019d6:	2300      	movs	r3, #0
1a0019d8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0019dc:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0019e0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0019e4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0019e8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0019ec:	f10d 030b 	add.w	r3, sp, #11
1a0019f0:	9301      	str	r3, [sp, #4]
1a0019f2:	ab03      	add	r3, sp, #12
1a0019f4:	9300      	str	r3, [sp, #0]
1a0019f6:	f10d 030d 	add.w	r3, sp, #13
1a0019fa:	f10d 020e 	add.w	r2, sp, #14
1a0019fe:	f10d 010f 	add.w	r1, sp, #15
1a001a02:	f7ff febb 	bl	1a00177c <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001a06:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001a0a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a001a0e:	015b      	lsls	r3, r3, #5
1a001a10:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001a14:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001a18:	5c98      	ldrb	r0, [r3, r2]
1a001a1a:	3000      	adds	r0, #0
1a001a1c:	bf18      	it	ne
1a001a1e:	2001      	movne	r0, #1

   return ret_val;
}
1a001a20:	b005      	add	sp, #20
1a001a22:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a001a26:	2001      	movs	r0, #1
1a001a28:	4770      	bx	lr
      return FALSE;
1a001a2a:	2000      	movs	r0, #0
}
1a001a2c:	4770      	bx	lr
1a001a2e:	Address 0x1a001a2e is out of bounds.


1a001a30 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a001a30:	b530      	push	{r4, r5, lr}
1a001a32:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a001a34:	b118      	cbz	r0, 1a001a3e <adcInit+0xe>
1a001a36:	2801      	cmp	r0, #1
1a001a38:	d04a      	beq.n	1a001ad0 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a001a3a:	b003      	add	sp, #12
1a001a3c:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a001a3e:	4b26      	ldr	r3, [pc, #152]	; (1a001ad8 <adcInit+0xa8>)
1a001a40:	466d      	mov	r5, sp
1a001a42:	e893 0003 	ldmia.w	r3, {r0, r1}
1a001a46:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a001a4a:	4c24      	ldr	r4, [pc, #144]	; (1a001adc <adcInit+0xac>)
1a001a4c:	4629      	mov	r1, r5
1a001a4e:	4620      	mov	r0, r4
1a001a50:	f7ff f8ce 	bl	1a000bf0 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a001a54:	2100      	movs	r1, #0
1a001a56:	4620      	mov	r0, r4
1a001a58:	f7ff f969 	bl	1a000d2e <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a001a5c:	4a20      	ldr	r2, [pc, #128]	; (1a001ae0 <adcInit+0xb0>)
1a001a5e:	4629      	mov	r1, r5
1a001a60:	4620      	mov	r0, r4
1a001a62:	f7ff f930 	bl	1a000cc6 <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a001a66:	2200      	movs	r2, #0
1a001a68:	2101      	movs	r1, #1
1a001a6a:	4620      	mov	r0, r4
1a001a6c:	f7ff f94a 	bl	1a000d04 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a001a70:	2200      	movs	r2, #0
1a001a72:	2101      	movs	r1, #1
1a001a74:	4620      	mov	r0, r4
1a001a76:	f7ff f905 	bl	1a000c84 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a001a7a:	2200      	movs	r2, #0
1a001a7c:	2102      	movs	r1, #2
1a001a7e:	4620      	mov	r0, r4
1a001a80:	f7ff f940 	bl	1a000d04 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a001a84:	2200      	movs	r2, #0
1a001a86:	2102      	movs	r1, #2
1a001a88:	4620      	mov	r0, r4
1a001a8a:	f7ff f8fb 	bl	1a000c84 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a001a8e:	2200      	movs	r2, #0
1a001a90:	2103      	movs	r1, #3
1a001a92:	4620      	mov	r0, r4
1a001a94:	f7ff f936 	bl	1a000d04 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a001a98:	2200      	movs	r2, #0
1a001a9a:	2103      	movs	r1, #3
1a001a9c:	4620      	mov	r0, r4
1a001a9e:	f7ff f8f1 	bl	1a000c84 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a001aa2:	2200      	movs	r2, #0
1a001aa4:	2104      	movs	r1, #4
1a001aa6:	4620      	mov	r0, r4
1a001aa8:	f7ff f92c 	bl	1a000d04 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a001aac:	2200      	movs	r2, #0
1a001aae:	2104      	movs	r1, #4
1a001ab0:	4620      	mov	r0, r4
1a001ab2:	f7ff f8e7 	bl	1a000c84 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a001ab6:	4a0b      	ldr	r2, [pc, #44]	; (1a001ae4 <adcInit+0xb4>)
1a001ab8:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a001abc:	f043 0310 	orr.w	r3, r3, #16
1a001ac0:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a001ac4:	2200      	movs	r2, #0
1a001ac6:	2105      	movs	r1, #5
1a001ac8:	4620      	mov	r0, r4
1a001aca:	f7ff f8db 	bl	1a000c84 <Chip_ADC_Int_SetChannelCmd>
      break;
1a001ace:	e7b4      	b.n	1a001a3a <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a001ad0:	4802      	ldr	r0, [pc, #8]	; (1a001adc <adcInit+0xac>)
1a001ad2:	f7ff f8ad 	bl	1a000c30 <Chip_ADC_DeInit>
}
1a001ad6:	e7b0      	b.n	1a001a3a <adcInit+0xa>
1a001ad8:	1a0032a4 	.word	0x1a0032a4
1a001adc:	400e3000 	.word	0x400e3000
1a001ae0:	00030d40 	.word	0x00030d40
1a001ae4:	40086000 	.word	0x40086000

1a001ae8 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a001ae8:	b570      	push	{r4, r5, r6, lr}
1a001aea:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a001aec:	3001      	adds	r0, #1
1a001aee:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a001af0:	2600      	movs	r6, #0
1a001af2:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a001af6:	4d11      	ldr	r5, [pc, #68]	; (1a001b3c <adcRead+0x54>)
1a001af8:	2201      	movs	r2, #1
1a001afa:	4621      	mov	r1, r4
1a001afc:	4628      	mov	r0, r5
1a001afe:	f7ff f901 	bl	1a000d04 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a001b02:	4632      	mov	r2, r6
1a001b04:	2101      	movs	r1, #1
1a001b06:	4628      	mov	r0, r5
1a001b08:	f7ff f8cd 	bl	1a000ca6 <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a001b0c:	2200      	movs	r2, #0
1a001b0e:	4621      	mov	r1, r4
1a001b10:	480a      	ldr	r0, [pc, #40]	; (1a001b3c <adcRead+0x54>)
1a001b12:	f7ff f89c 	bl	1a000c4e <Chip_ADC_ReadStatus>
   while(
1a001b16:	2801      	cmp	r0, #1
1a001b18:	d1f8      	bne.n	1a001b0c <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a001b1a:	4d08      	ldr	r5, [pc, #32]	; (1a001b3c <adcRead+0x54>)
1a001b1c:	f10d 0206 	add.w	r2, sp, #6
1a001b20:	4621      	mov	r1, r4
1a001b22:	4628      	mov	r0, r5
1a001b24:	f7ff f88f 	bl	1a000c46 <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a001b28:	2200      	movs	r2, #0
1a001b2a:	4621      	mov	r1, r4
1a001b2c:	4628      	mov	r0, r5
1a001b2e:	f7ff f8e9 	bl	1a000d04 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a001b32:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a001b36:	b002      	add	sp, #8
1a001b38:	bd70      	pop	{r4, r5, r6, pc}
1a001b3a:	bf00      	nop
1a001b3c:	400e3000 	.word	0x400e3000

1a001b40 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001b40:	b118      	cbz	r0, 1a001b4a <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001b42:	4b04      	ldr	r3, [pc, #16]	; (1a001b54 <tickPowerSet+0x14>)
1a001b44:	2207      	movs	r2, #7
1a001b46:	601a      	str	r2, [r3, #0]
1a001b48:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001b4a:	4b02      	ldr	r3, [pc, #8]	; (1a001b54 <tickPowerSet+0x14>)
1a001b4c:	2200      	movs	r2, #0
1a001b4e:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001b50:	4770      	bx	lr
1a001b52:	bf00      	nop
1a001b54:	e000e010 	.word	0xe000e010

1a001b58 <tickInit>:
{
1a001b58:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001b5a:	ea50 0401 	orrs.w	r4, r0, r1
1a001b5e:	d02a      	beq.n	1a001bb6 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001b60:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001b64:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001b68:	2b00      	cmp	r3, #0
1a001b6a:	bf08      	it	eq
1a001b6c:	2a32      	cmpeq	r2, #50	; 0x32
1a001b6e:	d227      	bcs.n	1a001bc0 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001b70:	4b14      	ldr	r3, [pc, #80]	; (1a001bc4 <tickInit+0x6c>)
1a001b72:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001b76:	4b14      	ldr	r3, [pc, #80]	; (1a001bc8 <tickInit+0x70>)
1a001b78:	681b      	ldr	r3, [r3, #0]
1a001b7a:	fba3 4500 	umull	r4, r5, r3, r0
1a001b7e:	fb03 5501 	mla	r5, r3, r1, r5
1a001b82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001b86:	2300      	movs	r3, #0
1a001b88:	4620      	mov	r0, r4
1a001b8a:	4629      	mov	r1, r5
1a001b8c:	f000 fbca 	bl	1a002324 <__aeabi_uldivmod>
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001b90:	3801      	subs	r0, #1
1a001b92:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001b96:	d209      	bcs.n	1a001bac <tickInit+0x54>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001b98:	4b0c      	ldr	r3, [pc, #48]	; (1a001bcc <tickInit+0x74>)
1a001b9a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001b9c:	4a0c      	ldr	r2, [pc, #48]	; (1a001bd0 <tickInit+0x78>)
1a001b9e:	21e0      	movs	r1, #224	; 0xe0
1a001ba0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001ba4:	2200      	movs	r2, #0
1a001ba6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001ba8:	2207      	movs	r2, #7
1a001baa:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001bac:	2001      	movs	r0, #1
1a001bae:	f7ff ffc7 	bl	1a001b40 <tickPowerSet>
      bool_t ret_val = 1;
1a001bb2:	2001      	movs	r0, #1
}
1a001bb4:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a001bb6:	2000      	movs	r0, #0
1a001bb8:	f7ff ffc2 	bl	1a001b40 <tickPowerSet>
         ret_val = 0;
1a001bbc:	2000      	movs	r0, #0
1a001bbe:	e7f9      	b.n	1a001bb4 <tickInit+0x5c>
            ret_val = 0;
1a001bc0:	2000      	movs	r0, #0
1a001bc2:	e7f7      	b.n	1a001bb4 <tickInit+0x5c>
1a001bc4:	10000090 	.word	0x10000090
1a001bc8:	10000178 	.word	0x10000178
1a001bcc:	e000e010 	.word	0xe000e010
1a001bd0:	e000ed00 	.word	0xe000ed00

1a001bd4 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001bd4:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001bd6:	4a07      	ldr	r2, [pc, #28]	; (1a001bf4 <SysTick_Handler+0x20>)
1a001bd8:	6813      	ldr	r3, [r2, #0]
1a001bda:	6851      	ldr	r1, [r2, #4]
1a001bdc:	3301      	adds	r3, #1
1a001bde:	f141 0100 	adc.w	r1, r1, #0
1a001be2:	6013      	str	r3, [r2, #0]
1a001be4:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001be6:	4b04      	ldr	r3, [pc, #16]	; (1a001bf8 <SysTick_Handler+0x24>)
1a001be8:	681b      	ldr	r3, [r3, #0]
1a001bea:	b113      	cbz	r3, 1a001bf2 <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001bec:	4a03      	ldr	r2, [pc, #12]	; (1a001bfc <SysTick_Handler+0x28>)
1a001bee:	6810      	ldr	r0, [r2, #0]
1a001bf0:	4798      	blx	r3
   }
}
1a001bf2:	bd08      	pop	{r3, pc}
1a001bf4:	10000128 	.word	0x10000128
1a001bf8:	10000130 	.word	0x10000130
1a001bfc:	10000120 	.word	0x10000120

1a001c00 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a001c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001c04:	4680      	mov	r8, r0
1a001c06:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001c08:	4c19      	ldr	r4, [pc, #100]	; (1a001c70 <uartInit+0x70>)
1a001c0a:	0045      	lsls	r5, r0, #1
1a001c0c:	182a      	adds	r2, r5, r0
1a001c0e:	0093      	lsls	r3, r2, #2
1a001c10:	18e6      	adds	r6, r4, r3
1a001c12:	58e7      	ldr	r7, [r4, r3]
1a001c14:	4638      	mov	r0, r7
1a001c16:	f7ff fcb9 	bl	1a00158c <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001c1a:	4649      	mov	r1, r9
1a001c1c:	4638      	mov	r0, r7
1a001c1e:	f7ff fcf3 	bl	1a001608 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001c22:	2307      	movs	r3, #7
1a001c24:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001c26:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001c28:	2301      	movs	r3, #1
1a001c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001c2c:	7930      	ldrb	r0, [r6, #4]
1a001c2e:	7973      	ldrb	r3, [r6, #5]
1a001c30:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001c32:	f042 0218 	orr.w	r2, r2, #24
1a001c36:	490f      	ldr	r1, [pc, #60]	; (1a001c74 <uartInit+0x74>)
1a001c38:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001c40:	79f0      	ldrb	r0, [r6, #7]
1a001c42:	7a33      	ldrb	r3, [r6, #8]
1a001c44:	7a72      	ldrb	r2, [r6, #9]
1a001c46:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001c4a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a001c52:	f1b8 0f01 	cmp.w	r8, #1
1a001c56:	d001      	beq.n	1a001c5c <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a001c58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001c5c:	4a06      	ldr	r2, [pc, #24]	; (1a001c78 <uartInit+0x78>)
1a001c5e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001c60:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001c64:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001c66:	221a      	movs	r2, #26
1a001c68:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001c6c:	e7f4      	b.n	1a001c58 <uartInit+0x58>
1a001c6e:	bf00      	nop
1a001c70:	1a0032ac 	.word	0x1a0032ac
1a001c74:	40086000 	.word	0x40086000
1a001c78:	40081000 	.word	0x40081000

1a001c7c <CDC_ep0_override_hdlr>:
	return LPC_OK;
}

/* CDC EP0_patch part of WORKAROUND for artf42016. */
static ErrorCode_t CDC_ep0_override_hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a001c7c:	b538      	push	{r3, r4, r5, lr}
1a001c7e:	4604      	mov	r4, r0
1a001c80:	4608      	mov	r0, r1
	USB_CDC0_CTRL_T *pCdc0Ctrl = (USB_CDC0_CTRL_T *) data;
	uint8_t cif_num, dif_num;
	CIC_SetRequest_t setReq;
	ErrorCode_t ret = ERR_USBD_UNHANDLED;

	if ( (event == USB_EVT_OUT) &&
1a001c82:	2a02      	cmp	r2, #2
1a001c84:	d007      	beq.n	1a001c96 <CDC_ep0_override_hdlr+0x1a>
			}
		}

	}
	else {
		ret = g_defaultCdcHdlr(hUsb, data, event);
1a001c86:	4b1b      	ldr	r3, [pc, #108]	; (1a001cf4 <CDC_ep0_override_hdlr+0x78>)
1a001c88:	681b      	ldr	r3, [r3, #0]
1a001c8a:	4601      	mov	r1, r0
1a001c8c:	4620      	mov	r0, r4
1a001c8e:	4798      	blx	r3
1a001c90:	4605      	mov	r5, r0
	}
	return ret;
}
1a001c92:	4628      	mov	r0, r5
1a001c94:	bd38      	pop	{r3, r4, r5, pc}
		 (pCtrl->SetupPacket.bmRequestType.BM.Type == REQUEST_CLASS) &&
1a001c96:	f894 3174 	ldrb.w	r3, [r4, #372]	; 0x174
1a001c9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1a001c9e:	2b21      	cmp	r3, #33	; 0x21
1a001ca0:	d1f1      	bne.n	1a001c86 <CDC_ep0_override_hdlr+0xa>
		if ((pCdcCtrl->epin_num & 0x80) == 0) {
1a001ca2:	f991 301a 	ldrsb.w	r3, [r1, #26]
1a001ca6:	2b00      	cmp	r3, #0
1a001ca8:	db0a      	blt.n	1a001cc0 <CDC_ep0_override_hdlr+0x44>
			cif_num = pCdc0Ctrl->cif_num;
1a001caa:	7dca      	ldrb	r2, [r1, #23]
			dif_num = pCdc0Ctrl->dif_num;
1a001cac:	7e09      	ldrb	r1, [r1, #24]
			setReq = pCdc0Ctrl->CIC_SetRequest;
1a001cae:	6c05      	ldr	r5, [r0, #64]	; 0x40
		if (((pCtrl->SetupPacket.wIndex.WB.L == cif_num)  ||
1a001cb0:	f894 3178 	ldrb.w	r3, [r4, #376]	; 0x178
1a001cb4:	4293      	cmp	r3, r2
1a001cb6:	d007      	beq.n	1a001cc8 <CDC_ep0_override_hdlr+0x4c>
1a001cb8:	428b      	cmp	r3, r1
1a001cba:	d005      	beq.n	1a001cc8 <CDC_ep0_override_hdlr+0x4c>
	ErrorCode_t ret = ERR_USBD_UNHANDLED;
1a001cbc:	4d0e      	ldr	r5, [pc, #56]	; (1a001cf8 <CDC_ep0_override_hdlr+0x7c>)
	return ret;
1a001cbe:	e7e8      	b.n	1a001c92 <CDC_ep0_override_hdlr+0x16>
			cif_num = pCdcCtrl->cif_num;
1a001cc0:	7e0a      	ldrb	r2, [r1, #24]
			dif_num = pCdcCtrl->dif_num;
1a001cc2:	7e49      	ldrb	r1, [r1, #25]
			setReq = pCdcCtrl->CIC_SetRequest;
1a001cc4:	6c45      	ldr	r5, [r0, #68]	; 0x44
1a001cc6:	e7f3      	b.n	1a001cb0 <CDC_ep0_override_hdlr+0x34>
			pCtrl->EP0Data.pData -= pCtrl->SetupPacket.wLength;
1a001cc8:	f8b4 317a 	ldrh.w	r3, [r4, #378]	; 0x17a
1a001ccc:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
1a001cd0:	1ad2      	subs	r2, r2, r3
1a001cd2:	f8c4 212c 	str.w	r2, [r4, #300]	; 0x12c
			ret = setReq(pCdcCtrl, &pCtrl->SetupPacket, &pCtrl->EP0Data.pData,
1a001cd6:	f504 7296 	add.w	r2, r4, #300	; 0x12c
1a001cda:	f504 71ba 	add.w	r1, r4, #372	; 0x174
1a001cde:	47a8      	blx	r5
			if ( ret == LPC_OK) {
1a001ce0:	4605      	mov	r5, r0
1a001ce2:	2800      	cmp	r0, #0
1a001ce4:	d1d5      	bne.n	1a001c92 <CDC_ep0_override_hdlr+0x16>
				USBD_API->core->StatusInStage(pCtrl);
1a001ce6:	4b05      	ldr	r3, [pc, #20]	; (1a001cfc <CDC_ep0_override_hdlr+0x80>)
1a001ce8:	681b      	ldr	r3, [r3, #0]
1a001cea:	685b      	ldr	r3, [r3, #4]
1a001cec:	695b      	ldr	r3, [r3, #20]
1a001cee:	4620      	mov	r0, r4
1a001cf0:	4798      	blx	r3
1a001cf2:	e7ce      	b.n	1a001c92 <CDC_ep0_override_hdlr+0x16>
1a001cf4:	10000134 	.word	0x10000134
1a001cf8:	00040002 	.word	0x00040002
1a001cfc:	1000017c 	.word	0x1000017c

1a001d00 <UCOM_bulk_hdlr>:
{
1a001d00:	b570      	push	{r4, r5, r6, lr}
1a001d02:	460c      	mov	r4, r1
	switch (event) {
1a001d04:	2a03      	cmp	r2, #3
1a001d06:	d005      	beq.n	1a001d14 <UCOM_bulk_hdlr+0x14>
1a001d08:	2a04      	cmp	r2, #4
1a001d0a:	d022      	beq.n	1a001d52 <UCOM_bulk_hdlr+0x52>
1a001d0c:	2a02      	cmp	r2, #2
1a001d0e:	d02f      	beq.n	1a001d70 <UCOM_bulk_hdlr+0x70>
}
1a001d10:	2000      	movs	r0, #0
1a001d12:	bd70      	pop	{r4, r5, r6, pc}
		if (pUcom->rxBuf_uartIndex < pUcom->rxBuf_usbIndex) {
1a001d14:	7d0a      	ldrb	r2, [r1, #20]
1a001d16:	7d4b      	ldrb	r3, [r1, #21]
1a001d18:	429a      	cmp	r2, r3
1a001d1a:	d215      	bcs.n	1a001d48 <UCOM_bulk_hdlr+0x48>
			count = UCOM_RXBUF_SZ - pUcom->rxBuf_usbIndex;
1a001d1c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
		if (count) {
1a001d20:	b1a3      	cbz	r3, 1a001d4c <UCOM_bulk_hdlr+0x4c>
			pUcom->usbTxBusy = 1;
1a001d22:	2201      	movs	r2, #1
1a001d24:	75a2      	strb	r2, [r4, #22]
			count = USBD_API->hw->WriteEP(pUcom->hUsb, USB_CDC_IN_EP, &pUcom->rxBuf[g_uCOM.rxBuf_usbIndex], count);
1a001d26:	4a23      	ldr	r2, [pc, #140]	; (1a001db4 <UCOM_bulk_hdlr+0xb4>)
1a001d28:	6812      	ldr	r2, [r2, #0]
1a001d2a:	6812      	ldr	r2, [r2, #0]
1a001d2c:	6d16      	ldr	r6, [r2, #80]	; 0x50
1a001d2e:	68a1      	ldr	r1, [r4, #8]
1a001d30:	4d21      	ldr	r5, [pc, #132]	; (1a001db8 <UCOM_bulk_hdlr+0xb8>)
1a001d32:	7d6a      	ldrb	r2, [r5, #21]
1a001d34:	440a      	add	r2, r1
1a001d36:	2181      	movs	r1, #129	; 0x81
1a001d38:	6820      	ldr	r0, [r4, #0]
1a001d3a:	47b0      	blx	r6
			g_uCOM.rxBuf_usbIndex = (g_uCOM.rxBuf_usbIndex + count) & (UCOM_RXBUF_SZ - 1);
1a001d3c:	7d6b      	ldrb	r3, [r5, #21]
1a001d3e:	4418      	add	r0, r3
1a001d40:	f000 003f 	and.w	r0, r0, #63	; 0x3f
1a001d44:	7568      	strb	r0, [r5, #21]
1a001d46:	e7e3      	b.n	1a001d10 <UCOM_bulk_hdlr+0x10>
			count = pUcom->rxBuf_uartIndex - pUcom->rxBuf_usbIndex;
1a001d48:	1ad3      	subs	r3, r2, r3
1a001d4a:	e7e9      	b.n	1a001d20 <UCOM_bulk_hdlr+0x20>
			pUcom->usbTxBusy = 0;
1a001d4c:	2300      	movs	r3, #0
1a001d4e:	75a3      	strb	r3, [r4, #22]
1a001d50:	e7de      	b.n	1a001d10 <UCOM_bulk_hdlr+0x10>
		if (pUcom->uartTxBusy == 0) {
1a001d52:	7dcb      	ldrb	r3, [r1, #23]
1a001d54:	2b00      	cmp	r3, #0
1a001d56:	d1db      	bne.n	1a001d10 <UCOM_bulk_hdlr+0x10>
			USBD_API->hw->ReadReqEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0], UCOM_TXBUF_SZ);
1a001d58:	4b16      	ldr	r3, [pc, #88]	; (1a001db4 <UCOM_bulk_hdlr+0xb4>)
1a001d5a:	681b      	ldr	r3, [r3, #0]
1a001d5c:	681b      	ldr	r3, [r3, #0]
1a001d5e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a001d60:	f44f 7300 	mov.w	r3, #512	; 0x200
1a001d64:	68ca      	ldr	r2, [r1, #12]
1a001d66:	2101      	movs	r1, #1
1a001d68:	47a8      	blx	r5
			pUcom->uartTxBusy = 1;
1a001d6a:	2301      	movs	r3, #1
1a001d6c:	75e3      	strb	r3, [r4, #23]
1a001d6e:	e7cf      	b.n	1a001d10 <UCOM_bulk_hdlr+0x10>
	return pUART->IER;
1a001d70:	4b12      	ldr	r3, [pc, #72]	; (1a001dbc <UCOM_bulk_hdlr+0xbc>)
1a001d72:	685b      	ldr	r3, [r3, #4]
		if ((Chip_UART_GetIntsEnabled(LPC_UART) & UART_IER_THREINT) == 0) {
1a001d74:	f013 0f02 	tst.w	r3, #2
1a001d78:	d1ca      	bne.n	1a001d10 <UCOM_bulk_hdlr+0x10>
			pUcom->txBuf_count = USBD_API->hw->ReadEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0]);
1a001d7a:	4b0e      	ldr	r3, [pc, #56]	; (1a001db4 <UCOM_bulk_hdlr+0xb4>)
1a001d7c:	681b      	ldr	r3, [r3, #0]
1a001d7e:	681b      	ldr	r3, [r3, #0]
1a001d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a001d82:	68ca      	ldr	r2, [r1, #12]
1a001d84:	2101      	movs	r1, #1
1a001d86:	4798      	blx	r3
1a001d88:	b202      	sxth	r2, r0
1a001d8a:	8262      	strh	r2, [r4, #18]
			pUcom->txBuf_uartIndex = 0;
1a001d8c:	2300      	movs	r3, #0
1a001d8e:	8223      	strh	r3, [r4, #16]
													&pUcom->txBuf[g_uCOM.txBuf_uartIndex],
1a001d90:	68e1      	ldr	r1, [r4, #12]
1a001d92:	4b09      	ldr	r3, [pc, #36]	; (1a001db8 <UCOM_bulk_hdlr+0xb8>)
1a001d94:	8a1b      	ldrh	r3, [r3, #16]
			pUcom->txBuf_uartIndex = Chip_UART_Send(LPC_UART,
1a001d96:	4d09      	ldr	r5, [pc, #36]	; (1a001dbc <UCOM_bulk_hdlr+0xbc>)
1a001d98:	4419      	add	r1, r3
1a001d9a:	4628      	mov	r0, r5
1a001d9c:	f7ff fc20 	bl	1a0015e0 <Chip_UART_Send>
1a001da0:	b280      	uxth	r0, r0
1a001da2:	8220      	strh	r0, [r4, #16]
			pUcom->txBuf_count -= pUcom->txBuf_uartIndex;
1a001da4:	8a63      	ldrh	r3, [r4, #18]
1a001da6:	1a1b      	subs	r3, r3, r0
1a001da8:	8263      	strh	r3, [r4, #18]
	pUART->IER |= intMask;
1a001daa:	686b      	ldr	r3, [r5, #4]
1a001dac:	f043 0302 	orr.w	r3, r3, #2
1a001db0:	606b      	str	r3, [r5, #4]
1a001db2:	e7ad      	b.n	1a001d10 <UCOM_bulk_hdlr+0x10>
1a001db4:	1000017c 	.word	0x1000017c
1a001db8:	10000138 	.word	0x10000138
1a001dbc:	400c1000 	.word	0x400c1000

1a001dc0 <UCOM_SetLineCode>:
{
1a001dc0:	b510      	push	{r4, lr}
	switch (line_coding->bDataBits) {
1a001dc2:	798b      	ldrb	r3, [r1, #6]
1a001dc4:	2b06      	cmp	r3, #6
1a001dc6:	d011      	beq.n	1a001dec <UCOM_SetLineCode+0x2c>
1a001dc8:	2b07      	cmp	r3, #7
1a001dca:	d011      	beq.n	1a001df0 <UCOM_SetLineCode+0x30>
1a001dcc:	2b05      	cmp	r3, #5
1a001dce:	d011      	beq.n	1a001df4 <UCOM_SetLineCode+0x34>
		config_data |= UART_LCR_WLEN8;
1a001dd0:	2403      	movs	r4, #3
	switch (line_coding->bCharFormat) {
1a001dd2:	790a      	ldrb	r2, [r1, #4]
1a001dd4:	2a01      	cmp	r2, #1
1a001dd6:	d00f      	beq.n	1a001df8 <UCOM_SetLineCode+0x38>
1a001dd8:	2a02      	cmp	r2, #2
1a001dda:	d012      	beq.n	1a001e02 <UCOM_SetLineCode+0x42>
	switch (line_coding->bParityType) {
1a001ddc:	794b      	ldrb	r3, [r1, #5]
1a001dde:	3b01      	subs	r3, #1
1a001de0:	2b03      	cmp	r3, #3
1a001de2:	d815      	bhi.n	1a001e10 <UCOM_SetLineCode+0x50>
1a001de4:	e8df f003 	tbb	[pc, r3]
1a001de8:	221f1c12 	.word	0x221f1c12
		config_data |= UART_LCR_WLEN6;
1a001dec:	2401      	movs	r4, #1
1a001dee:	e7f0      	b.n	1a001dd2 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN7;
1a001df0:	2402      	movs	r4, #2
1a001df2:	e7ee      	b.n	1a001dd2 <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN5;
1a001df4:	2400      	movs	r4, #0
1a001df6:	e7ec      	b.n	1a001dd2 <UCOM_SetLineCode+0x12>
		if (line_coding->bDataBits == 5) {
1a001df8:	2b05      	cmp	r3, #5
1a001dfa:	d11e      	bne.n	1a001e3a <UCOM_SetLineCode+0x7a>
			config_data |= UART_LCR_SBS_2BIT;
1a001dfc:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001e00:	e7ec      	b.n	1a001ddc <UCOM_SetLineCode+0x1c>
		if (line_coding->bDataBits != 5) {
1a001e02:	2b05      	cmp	r3, #5
1a001e04:	d01b      	beq.n	1a001e3e <UCOM_SetLineCode+0x7e>
			config_data |= UART_LCR_SBS_2BIT;
1a001e06:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001e0a:	e7e7      	b.n	1a001ddc <UCOM_SetLineCode+0x1c>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_ODD);
1a001e0c:	f044 0408 	orr.w	r4, r4, #8
	if (line_coding->dwDTERate < 3125000) {
1a001e10:	6809      	ldr	r1, [r1, #0]
1a001e12:	4b0c      	ldr	r3, [pc, #48]	; (1a001e44 <UCOM_SetLineCode+0x84>)
1a001e14:	4299      	cmp	r1, r3
1a001e16:	d90c      	bls.n	1a001e32 <UCOM_SetLineCode+0x72>
	pUART->LCR = config;
1a001e18:	4b0b      	ldr	r3, [pc, #44]	; (1a001e48 <UCOM_SetLineCode+0x88>)
1a001e1a:	60dc      	str	r4, [r3, #12]
	return LPC_OK;
1a001e1c:	2000      	movs	r0, #0
}
1a001e1e:	bd10      	pop	{r4, pc}
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN);
1a001e20:	f044 0418 	orr.w	r4, r4, #24
		break;
1a001e24:	e7f4      	b.n	1a001e10 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_1);
1a001e26:	f044 0428 	orr.w	r4, r4, #40	; 0x28
		break;
1a001e2a:	e7f1      	b.n	1a001e10 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_0);
1a001e2c:	f044 0438 	orr.w	r4, r4, #56	; 0x38
		break;
1a001e30:	e7ee      	b.n	1a001e10 <UCOM_SetLineCode+0x50>
		Chip_UART_SetBaud(LPC_UART, line_coding->dwDTERate);
1a001e32:	4805      	ldr	r0, [pc, #20]	; (1a001e48 <UCOM_SetLineCode+0x88>)
1a001e34:	f7ff fbe8 	bl	1a001608 <Chip_UART_SetBaud>
1a001e38:	e7ee      	b.n	1a001e18 <UCOM_SetLineCode+0x58>
			return ERR_USBD_UNHANDLED;
1a001e3a:	4804      	ldr	r0, [pc, #16]	; (1a001e4c <UCOM_SetLineCode+0x8c>)
1a001e3c:	e7ef      	b.n	1a001e1e <UCOM_SetLineCode+0x5e>
			return ERR_USBD_UNHANDLED;
1a001e3e:	4803      	ldr	r0, [pc, #12]	; (1a001e4c <UCOM_SetLineCode+0x8c>)
1a001e40:	e7ed      	b.n	1a001e1e <UCOM_SetLineCode+0x5e>
1a001e42:	bf00      	nop
1a001e44:	002faf07 	.word	0x002faf07
1a001e48:	400c1000 	.word	0x400c1000
1a001e4c:	00040002 	.word	0x00040002

1a001e50 <cdcUartLpcInit>:
//
//}

/* UART to USB com port init routine */
ErrorCode_t cdcUartLpcInit( USBD_HANDLE_T hUsb, USB_CORE_DESCS_T *pDesc,
                         USBD_API_INIT_PARAM_T *pUsbParam ){
1a001e50:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001e52:	b093      	sub	sp, #76	; 0x4c
1a001e54:	4604      	mov	r4, r0
1a001e56:	460f      	mov	r7, r1
1a001e58:	4615      	mov	r5, r2
	uint32_t ep_indx;
	USB_CDC_CTRL_T *pCDC;
	USB_CORE_CTRL_T *pCtrl = (USB_CORE_CTRL_T *) hUsb;

	/* Store USB stack handle for future use. */
	g_uCOM.hUsb = hUsb;
1a001e5a:	4e2e      	ldr	r6, [pc, #184]	; (1a001f14 <cdcUartLpcInit+0xc4>)
1a001e5c:	f846 0b04 	str.w	r0, [r6], #4
	/* Initi CDC params */
	memset((void *) &cdc_param, 0, sizeof(USBD_CDC_INIT_PARAM_T));
1a001e60:	2248      	movs	r2, #72	; 0x48
1a001e62:	2100      	movs	r1, #0
1a001e64:	4668      	mov	r0, sp
1a001e66:	f000 fdbc 	bl	1a0029e2 <memset>
	cdc_param.mem_base = pUsbParam->mem_base;
1a001e6a:	686b      	ldr	r3, [r5, #4]
1a001e6c:	9300      	str	r3, [sp, #0]
	cdc_param.mem_size = pUsbParam->mem_size;
1a001e6e:	68ab      	ldr	r3, [r5, #8]
1a001e70:	9301      	str	r3, [sp, #4]
	cdc_param.cif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_COMMUNICATION_INTERFACE_CLASS);
1a001e72:	2102      	movs	r1, #2
1a001e74:	68f8      	ldr	r0, [r7, #12]
1a001e76:	f000 f997 	bl	1a0021a8 <find_IntfDesc>
1a001e7a:	9002      	str	r0, [sp, #8]
	cdc_param.dif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_DATA_INTERFACE_CLASS);
1a001e7c:	210a      	movs	r1, #10
1a001e7e:	68f8      	ldr	r0, [r7, #12]
1a001e80:	f000 f992 	bl	1a0021a8 <find_IntfDesc>
1a001e84:	9003      	str	r0, [sp, #12]
	cdc_param.SetLineCode = UCOM_SetLineCode;
1a001e86:	4b24      	ldr	r3, [pc, #144]	; (1a001f18 <cdcUartLpcInit+0xc8>)
1a001e88:	930f      	str	r3, [sp, #60]	; 0x3c

	/* Init CDC interface */
	ret = USBD_API->cdc->init(hUsb, &cdc_param, &g_uCOM.hCdc);
1a001e8a:	4b24      	ldr	r3, [pc, #144]	; (1a001f1c <cdcUartLpcInit+0xcc>)
1a001e8c:	681b      	ldr	r3, [r3, #0]
1a001e8e:	695b      	ldr	r3, [r3, #20]
1a001e90:	685b      	ldr	r3, [r3, #4]
1a001e92:	4632      	mov	r2, r6
1a001e94:	4669      	mov	r1, sp
1a001e96:	4620      	mov	r0, r4
1a001e98:	4798      	blx	r3

	if (ret == LPC_OK) {
1a001e9a:	4603      	mov	r3, r0
1a001e9c:	2800      	cmp	r0, #0
1a001e9e:	d135      	bne.n	1a001f0c <cdcUartLpcInit+0xbc>
		/* allocate transfer buffers */
		g_uCOM.txBuf = (uint8_t *) cdc_param.mem_base;
1a001ea0:	9a00      	ldr	r2, [sp, #0]
1a001ea2:	4b1c      	ldr	r3, [pc, #112]	; (1a001f14 <cdcUartLpcInit+0xc4>)
1a001ea4:	60da      	str	r2, [r3, #12]
		cdc_param.mem_base += UCOM_TXBUF_SZ;
1a001ea6:	f502 7100 	add.w	r1, r2, #512	; 0x200
		cdc_param.mem_size -= UCOM_TXBUF_SZ;
		g_uCOM.rxBuf = (uint8_t *) cdc_param.mem_base;
1a001eaa:	6099      	str	r1, [r3, #8]
		cdc_param.mem_base += UCOM_RXBUF_SZ;
1a001eac:	f502 7210 	add.w	r2, r2, #576	; 0x240
1a001eb0:	9200      	str	r2, [sp, #0]
		cdc_param.mem_size -= UCOM_RXBUF_SZ;
1a001eb2:	9a01      	ldr	r2, [sp, #4]
1a001eb4:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
1a001eb8:	9201      	str	r2, [sp, #4]

		/* register endpoint interrupt handler */
		ep_indx = (((USB_CDC_IN_EP & 0x0F) << 1) + 1);
		ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001eba:	4a18      	ldr	r2, [pc, #96]	; (1a001f1c <cdcUartLpcInit+0xcc>)
1a001ebc:	6812      	ldr	r2, [r2, #0]
1a001ebe:	6852      	ldr	r2, [r2, #4]
1a001ec0:	6856      	ldr	r6, [r2, #4]
1a001ec2:	4a17      	ldr	r2, [pc, #92]	; (1a001f20 <cdcUartLpcInit+0xd0>)
1a001ec4:	2103      	movs	r1, #3
1a001ec6:	4620      	mov	r0, r4
1a001ec8:	47b0      	blx	r6

		if (ret == LPC_OK) {
1a001eca:	4603      	mov	r3, r0
1a001ecc:	b9d0      	cbnz	r0, 1a001f04 <cdcUartLpcInit+0xb4>
			    sending proper handshake after processing SET_REQUEST messages targeted
			    to CDC interfaces. The workaround will send the proper handshake to host.
			    Due to this bug some terminal applications such as Putty have problem
			    establishing connection.
			 */
			g_defaultCdcHdlr = pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1];
1a001ece:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
1a001ed2:	332d      	adds	r3, #45	; 0x2d
1a001ed4:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1a001ed8:	4a12      	ldr	r2, [pc, #72]	; (1a001f24 <cdcUartLpcInit+0xd4>)
1a001eda:	6011      	str	r1, [r2, #0]
			/* store the default CDC handler and replace it with ours */
			pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1] = CDC_ep0_override_hdlr;
1a001edc:	4a12      	ldr	r2, [pc, #72]	; (1a001f28 <cdcUartLpcInit+0xd8>)
1a001ede:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

			/* register endpoint interrupt handler */
			ep_indx = ((USB_CDC_OUT_EP & 0x0F) << 1);
			ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001ee2:	4b0e      	ldr	r3, [pc, #56]	; (1a001f1c <cdcUartLpcInit+0xcc>)
1a001ee4:	681b      	ldr	r3, [r3, #0]
1a001ee6:	685b      	ldr	r3, [r3, #4]
1a001ee8:	685f      	ldr	r7, [r3, #4]
1a001eea:	4e0a      	ldr	r6, [pc, #40]	; (1a001f14 <cdcUartLpcInit+0xc4>)
1a001eec:	4633      	mov	r3, r6
1a001eee:	4a0c      	ldr	r2, [pc, #48]	; (1a001f20 <cdcUartLpcInit+0xd0>)
1a001ef0:	2102      	movs	r1, #2
1a001ef2:	4620      	mov	r0, r4
1a001ef4:	47b8      	blx	r7
1a001ef6:	4603      	mov	r3, r0
         
//			UCOM_UartInit();


			/* Set the line coding values as per UART Settings */
			pCDC = (USB_CDC_CTRL_T *) g_uCOM.hCdc;
1a001ef8:	6872      	ldr	r2, [r6, #4]
			pCDC->line_coding.dwDTERate = 115200;
1a001efa:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001efe:	6111      	str	r1, [r2, #16]
			pCDC->line_coding.bDataBits = 8;
1a001f00:	2108      	movs	r1, #8
1a001f02:	7591      	strb	r1, [r2, #22]
		}

		/* update mem_base and size variables for cascading calls. */
		pUsbParam->mem_base = cdc_param.mem_base;
1a001f04:	9a00      	ldr	r2, [sp, #0]
1a001f06:	606a      	str	r2, [r5, #4]
		pUsbParam->mem_size = cdc_param.mem_size;
1a001f08:	9a01      	ldr	r2, [sp, #4]
1a001f0a:	60aa      	str	r2, [r5, #8]
	}

	return ret;
}
1a001f0c:	4618      	mov	r0, r3
1a001f0e:	b013      	add	sp, #76	; 0x4c
1a001f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001f12:	bf00      	nop
1a001f14:	10000138 	.word	0x10000138
1a001f18:	1a001dc1 	.word	0x1a001dc1
1a001f1c:	1000017c 	.word	0x1000017c
1a001f20:	1a001d01 	.word	0x1a001d01
1a001f24:	10000134 	.word	0x10000134
1a001f28:	1a001c7d 	.word	0x1a001c7d

1a001f2c <Keyboard_EpIN_Hdlr>:

/* HID interrupt IN endpoint handler */
static ErrorCode_t Keyboard_EpIN_Hdlr( USBD_HANDLE_T hUsb,
                                       void *data,
                                       uint32_t event ){
   switch (event) {
1a001f2c:	2a03      	cmp	r2, #3
1a001f2e:	d001      	beq.n	1a001f34 <Keyboard_EpIN_Hdlr+0x8>
      case USB_EVT_IN:
         g_keyBoard.tx_busy = 0;
         break;
   }
   return LPC_OK;
}
1a001f30:	2000      	movs	r0, #0
1a001f32:	4770      	bx	lr
         g_keyBoard.tx_busy = 0;
1a001f34:	4b01      	ldr	r3, [pc, #4]	; (1a001f3c <Keyboard_EpIN_Hdlr+0x10>)
1a001f36:	2200      	movs	r2, #0
1a001f38:	731a      	strb	r2, [r3, #12]
         break;
1a001f3a:	e7f9      	b.n	1a001f30 <Keyboard_EpIN_Hdlr+0x4>
1a001f3c:	10000150 	.word	0x10000150

1a001f40 <Keyboard_UpdateReport>:
static void Keyboard_UpdateReport(void){
1a001f40:	b508      	push	{r3, lr}
   HID_KEYBOARD_CLEAR_REPORT(&g_keyBoard.report[0]);
1a001f42:	4a05      	ldr	r2, [pc, #20]	; (1a001f58 <Keyboard_UpdateReport+0x18>)
1a001f44:	2300      	movs	r3, #0
1a001f46:	6053      	str	r3, [r2, #4]
1a001f48:	6093      	str	r3, [r2, #8]
   if( (keyboardCheckKeysFunction != NULL) ) {
1a001f4a:	4b04      	ldr	r3, [pc, #16]	; (1a001f5c <Keyboard_UpdateReport+0x1c>)
1a001f4c:	681b      	ldr	r3, [r3, #0]
1a001f4e:	b10b      	cbz	r3, 1a001f54 <Keyboard_UpdateReport+0x14>
      (* keyboardCheckKeysFunction )( NULL );
1a001f50:	2000      	movs	r0, #0
1a001f52:	4798      	blx	r3
}
1a001f54:	bd08      	pop	{r3, pc}
1a001f56:	bf00      	nop
1a001f58:	10000150 	.word	0x10000150
1a001f5c:	10000160 	.word	0x10000160

1a001f60 <Keyboard_SetReport>:
   if (length == 0) {
1a001f60:	b1d3      	cbz	r3, 1a001f98 <Keyboard_SetReport+0x38>
                                       uint16_t length){
1a001f62:	b508      	push	{r3, lr}
   switch (pSetup->wValue.WB.H){
1a001f64:	78cb      	ldrb	r3, [r1, #3]
1a001f66:	2b02      	cmp	r3, #2
1a001f68:	d005      	beq.n	1a001f76 <Keyboard_SetReport+0x16>
1a001f6a:	2b03      	cmp	r3, #3
1a001f6c:	d016      	beq.n	1a001f9c <Keyboard_SetReport+0x3c>
1a001f6e:	2b01      	cmp	r3, #1
1a001f70:	d016      	beq.n	1a001fa0 <Keyboard_SetReport+0x40>
   return LPC_OK;
1a001f72:	2000      	movs	r0, #0
}
1a001f74:	bd08      	pop	{r3, pc}
         if (**pBuffer & 0x01) {
1a001f76:	6813      	ldr	r3, [r2, #0]
1a001f78:	781b      	ldrb	r3, [r3, #0]
1a001f7a:	f013 0f01 	tst.w	r3, #1
1a001f7e:	d005      	beq.n	1a001f8c <Keyboard_SetReport+0x2c>
            gpioWrite( LED, ON );
1a001f80:	2101      	movs	r1, #1
1a001f82:	202a      	movs	r0, #42	; 0x2a
1a001f84:	f7ff fcea 	bl	1a00195c <gpioWrite>
   return LPC_OK;
1a001f88:	2000      	movs	r0, #0
1a001f8a:	e7f3      	b.n	1a001f74 <Keyboard_SetReport+0x14>
            gpioWrite( LED, OFF);
1a001f8c:	2100      	movs	r1, #0
1a001f8e:	202a      	movs	r0, #42	; 0x2a
1a001f90:	f7ff fce4 	bl	1a00195c <gpioWrite>
   return LPC_OK;
1a001f94:	2000      	movs	r0, #0
1a001f96:	e7ed      	b.n	1a001f74 <Keyboard_SetReport+0x14>
      return LPC_OK;
1a001f98:	2000      	movs	r0, #0
}
1a001f9a:	4770      	bx	lr
         return ERR_USBD_STALL;
1a001f9c:	4801      	ldr	r0, [pc, #4]	; (1a001fa4 <Keyboard_SetReport+0x44>)
1a001f9e:	e7e9      	b.n	1a001f74 <Keyboard_SetReport+0x14>
1a001fa0:	4800      	ldr	r0, [pc, #0]	; (1a001fa4 <Keyboard_SetReport+0x44>)
1a001fa2:	e7e7      	b.n	1a001f74 <Keyboard_SetReport+0x14>
1a001fa4:	00040003 	.word	0x00040003

1a001fa8 <Keyboard_GetReport>:
                                       uint16_t *plength ){
1a001fa8:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a001faa:	78c9      	ldrb	r1, [r1, #3]
1a001fac:	2901      	cmp	r1, #1
1a001fae:	d005      	beq.n	1a001fbc <Keyboard_GetReport+0x14>
1a001fb0:	b24b      	sxtb	r3, r1
1a001fb2:	b183      	cbz	r3, 1a001fd6 <Keyboard_GetReport+0x2e>
1a001fb4:	2903      	cmp	r1, #3
1a001fb6:	d810      	bhi.n	1a001fda <Keyboard_GetReport+0x32>
         return ERR_USBD_STALL;
1a001fb8:	4809      	ldr	r0, [pc, #36]	; (1a001fe0 <Keyboard_GetReport+0x38>)
}
1a001fba:	bd38      	pop	{r3, r4, r5, pc}
1a001fbc:	461c      	mov	r4, r3
1a001fbe:	4615      	mov	r5, r2
         Keyboard_UpdateReport();
1a001fc0:	f7ff ffbe 	bl	1a001f40 <Keyboard_UpdateReport>
         memcpy(*pBuffer, &g_keyBoard.report[0], KEYBOARD_REPORT_SIZE);
1a001fc4:	682a      	ldr	r2, [r5, #0]
1a001fc6:	4b07      	ldr	r3, [pc, #28]	; (1a001fe4 <Keyboard_GetReport+0x3c>)
1a001fc8:	cb03      	ldmia	r3!, {r0, r1}
1a001fca:	6010      	str	r0, [r2, #0]
1a001fcc:	6051      	str	r1, [r2, #4]
         *plength = KEYBOARD_REPORT_SIZE;
1a001fce:	2308      	movs	r3, #8
1a001fd0:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a001fd2:	2000      	movs	r0, #0
      break;
1a001fd4:	e7f1      	b.n	1a001fba <Keyboard_GetReport+0x12>
	return LPC_OK;
1a001fd6:	2000      	movs	r0, #0
1a001fd8:	e7ef      	b.n	1a001fba <Keyboard_GetReport+0x12>
1a001fda:	2000      	movs	r0, #0
1a001fdc:	e7ed      	b.n	1a001fba <Keyboard_GetReport+0x12>
1a001fde:	bf00      	nop
1a001fe0:	00040003 	.word	0x00040003
1a001fe4:	10000154 	.word	0x10000154

1a001fe8 <usbDeviceKeyboardInit>:
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;

   /* Do a quick check of if the interface descriptor passed is the right one. */
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001fe8:	2900      	cmp	r1, #0
1a001fea:	d036      	beq.n	1a00205a <usbDeviceKeyboardInit+0x72>
{
1a001fec:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001fee:	b091      	sub	sp, #68	; 0x44
1a001ff0:	460c      	mov	r4, r1
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001ff2:	7949      	ldrb	r1, [r1, #5]
1a001ff4:	2903      	cmp	r1, #3
1a001ff6:	d133      	bne.n	1a002060 <usbDeviceKeyboardInit+0x78>
1a001ff8:	461f      	mov	r7, r3
1a001ffa:	4616      	mov	r6, r2
1a001ffc:	4605      	mov	r5, r0
       != USB_DEVICE_CLASS_HUMAN_INTERFACE)) {
      return ERR_FAILED;
   }

   /* Init HID params */
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a001ffe:	2238      	movs	r2, #56	; 0x38
1a002000:	2100      	movs	r1, #0
1a002002:	a802      	add	r0, sp, #8
1a002004:	f000 fced 	bl	1a0029e2 <memset>
   hid_param.max_reports = 1;
1a002008:	2301      	movs	r3, #1
1a00200a:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a00200e:	6833      	ldr	r3, [r6, #0]
1a002010:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a002012:	683b      	ldr	r3, [r7, #0]
1a002014:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a002016:	9405      	str	r4, [sp, #20]

   /* user defined functions */
   hid_param.HID_GetReport = Keyboard_GetReport;
1a002018:	4b13      	ldr	r3, [pc, #76]	; (1a002068 <usbDeviceKeyboardInit+0x80>)
1a00201a:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Keyboard_SetReport;
1a00201c:	4b13      	ldr	r3, [pc, #76]	; (1a00206c <usbDeviceKeyboardInit+0x84>)
1a00201e:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr  = Keyboard_EpIN_Hdlr;
1a002020:	4b13      	ldr	r3, [pc, #76]	; (1a002070 <usbDeviceKeyboardInit+0x88>)
1a002022:	930c      	str	r3, [sp, #48]	; 0x30

   /* Init reports_data */
   reports_data[0].len = Keyboard_ReportDescSize;
1a002024:	4b13      	ldr	r3, [pc, #76]	; (1a002074 <usbDeviceKeyboardInit+0x8c>)
1a002026:	881b      	ldrh	r3, [r3, #0]
1a002028:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a00202c:	2400      	movs	r4, #0
1a00202e:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Keyboard_ReportDescriptor[0];
1a002032:	4b11      	ldr	r3, [pc, #68]	; (1a002078 <usbDeviceKeyboardInit+0x90>)
1a002034:	9301      	str	r3, [sp, #4]
   hid_param.report_data  = reports_data;
1a002036:	f8cd d018 	str.w	sp, [sp, #24]

   ret = USBD_API->hid->init(hUsb, &hid_param);
1a00203a:	4b10      	ldr	r3, [pc, #64]	; (1a00207c <usbDeviceKeyboardInit+0x94>)
1a00203c:	681b      	ldr	r3, [r3, #0]
1a00203e:	691b      	ldr	r3, [r3, #16]
1a002040:	685b      	ldr	r3, [r3, #4]
1a002042:	a902      	add	r1, sp, #8
1a002044:	4628      	mov	r0, r5
1a002046:	4798      	blx	r3

   /* update memory variables */
   *mem_base = hid_param.mem_base;
1a002048:	9b02      	ldr	r3, [sp, #8]
1a00204a:	6033      	str	r3, [r6, #0]
   *mem_size = hid_param.mem_size;
1a00204c:	9b03      	ldr	r3, [sp, #12]
1a00204e:	603b      	str	r3, [r7, #0]

   /* store stack handle for later use. */
   g_keyBoard.hUsb = hUsb;
1a002050:	4b0b      	ldr	r3, [pc, #44]	; (1a002080 <usbDeviceKeyboardInit+0x98>)
1a002052:	601d      	str	r5, [r3, #0]
   g_keyBoard.tx_busy = 0;
1a002054:	731c      	strb	r4, [r3, #12]

   return ret;
}
1a002056:	b011      	add	sp, #68	; 0x44
1a002058:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERR_FAILED;
1a00205a:	f04f 30ff 	mov.w	r0, #4294967295
}
1a00205e:	4770      	bx	lr
      return ERR_FAILED;
1a002060:	f04f 30ff 	mov.w	r0, #4294967295
1a002064:	e7f7      	b.n	1a002056 <usbDeviceKeyboardInit+0x6e>
1a002066:	bf00      	nop
1a002068:	1a001fa9 	.word	0x1a001fa9
1a00206c:	1a001f61 	.word	0x1a001f61
1a002070:	1a001f2d 	.word	0x1a001f2d
1a002074:	1a002fee 	.word	0x1a002fee
1a002078:	1a002ff0 	.word	0x1a002ff0
1a00207c:	1000017c 	.word	0x1000017c
1a002080:	10000150 	.word	0x10000150

1a002084 <EP0_patch>:
 * Private functions
 ****************************************************************************/

/* EP0_patch part of WORKAROUND for artf45032. */
ErrorCode_t EP0_patch(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a002084:	b510      	push	{r4, lr}
   switch (event) {
1a002086:	4613      	mov	r3, r2
1a002088:	b16a      	cbz	r2, 1a0020a6 <EP0_patch+0x22>
1a00208a:	2a02      	cmp	r2, #2
1a00208c:	d908      	bls.n	1a0020a0 <EP0_patch+0x1c>
1a00208e:	2a04      	cmp	r2, #4
1a002090:	d109      	bne.n	1a0020a6 <EP0_patch+0x22>
   case USB_EVT_OUT_NAK:
      if (g_ep0RxBusy) {
1a002092:	4a08      	ldr	r2, [pc, #32]	; (1a0020b4 <EP0_patch+0x30>)
1a002094:	6812      	ldr	r2, [r2, #0]
1a002096:	b95a      	cbnz	r2, 1a0020b0 <EP0_patch+0x2c>
         /* we already queued the buffer so ignore this NAK event. */
         return LPC_OK;
      }
      else {
         /* Mark EP0_RX buffer as busy and allow base handler to queue the buffer. */
         g_ep0RxBusy = 1;
1a002098:	4a06      	ldr	r2, [pc, #24]	; (1a0020b4 <EP0_patch+0x30>)
1a00209a:	2401      	movs	r4, #1
1a00209c:	6014      	str	r4, [r2, #0]
      }
      break;
1a00209e:	e002      	b.n	1a0020a6 <EP0_patch+0x22>

   case USB_EVT_SETUP:  /* reset the flag when new setup sequence starts */
   case USB_EVT_OUT:
      /* we received the packet so clear the flag. */
      g_ep0RxBusy = 0;
1a0020a0:	4a04      	ldr	r2, [pc, #16]	; (1a0020b4 <EP0_patch+0x30>)
1a0020a2:	2400      	movs	r4, #0
1a0020a4:	6014      	str	r4, [r2, #0]
      break;
1a0020a6:	461a      	mov	r2, r3
   }
   return g_Ep0BaseHdlr(hUsb, data, event);
1a0020a8:	4b03      	ldr	r3, [pc, #12]	; (1a0020b8 <EP0_patch+0x34>)
1a0020aa:	681b      	ldr	r3, [r3, #0]
1a0020ac:	4798      	blx	r3
}
1a0020ae:	bd10      	pop	{r4, pc}
         return LPC_OK;
1a0020b0:	2000      	movs	r0, #0
1a0020b2:	e7fc      	b.n	1a0020ae <EP0_patch+0x2a>
1a0020b4:	10000168 	.word	0x10000168
1a0020b8:	10000164 	.word	0x10000164

1a0020bc <usbDeviceLpcInterruptPrioritySet>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0020bc:	0140      	lsls	r0, r0, #5
1a0020be:	b2c0      	uxtb	r0, r0
1a0020c0:	4b01      	ldr	r3, [pc, #4]	; (1a0020c8 <usbDeviceLpcInterruptPrioritySet+0xc>)
1a0020c2:	f883 0308 	strb.w	r0, [r3, #776]	; 0x308
   return ret;
}

static void usbDeviceLpcInterruptPrioritySet( uint32_t priority ){
   NVIC_SetPriority( LPC_USB_IRQ, priority );
}
1a0020c6:	4770      	bx	lr
1a0020c8:	e000e100 	.word	0xe000e100

1a0020cc <usbDeviceLpcInterruptInit>:

static void usbDeviceLpcInterruptInit( void ){
1a0020cc:	b508      	push	{r3, lr}
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0020ce:	4b06      	ldr	r3, [pc, #24]	; (1a0020e8 <usbDeviceLpcInterruptInit+0x1c>)
1a0020d0:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0020d4:	601a      	str	r2, [r3, #0]
    /*  enable USB interrupts */
   NVIC_EnableIRQ( LPC_USB_IRQ );
   /* now connect */
   USBD_API->hw->Connect( g_hUsb, 1 );
1a0020d6:	4b05      	ldr	r3, [pc, #20]	; (1a0020ec <usbDeviceLpcInterruptInit+0x20>)
1a0020d8:	681b      	ldr	r3, [r3, #0]
1a0020da:	681b      	ldr	r3, [r3, #0]
1a0020dc:	689b      	ldr	r3, [r3, #8]
1a0020de:	2101      	movs	r1, #1
1a0020e0:	4a03      	ldr	r2, [pc, #12]	; (1a0020f0 <usbDeviceLpcInterruptInit+0x24>)
1a0020e2:	6810      	ldr	r0, [r2, #0]
1a0020e4:	4798      	blx	r3
}
1a0020e6:	bd08      	pop	{r3, pc}
1a0020e8:	e000e100 	.word	0xe000e100
1a0020ec:	1000017c 	.word	0x1000017c
1a0020f0:	1000016c 	.word	0x1000016c

1a0020f4 <usbDeviceLpcInit>:
                                    USBD_API_INIT_PARAM_T* usb_param){
1a0020f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0020f6:	4604      	mov	r4, r0
1a0020f8:	460d      	mov	r5, r1
   USB_init_pin_clk();
1a0020fa:	f7fe feef 	bl	1a000edc <Chip_USB0_Init>
   g_pUsbApi = (const USBD_API_T *) LPC_ROM_API->usbdApiBase;
1a0020fe:	4b18      	ldr	r3, [pc, #96]	; (1a002160 <usbDeviceLpcInit+0x6c>)
1a002100:	69db      	ldr	r3, [r3, #28]
1a002102:	4e18      	ldr	r6, [pc, #96]	; (1a002164 <usbDeviceLpcInit+0x70>)
1a002104:	6033      	str	r3, [r6, #0]
   uint8_t max_num_ep = usb_param->max_num_ep;
1a002106:	4628      	mov	r0, r5
1a002108:	f810 7f0c 	ldrb.w	r7, [r0, #12]!
   memset((void *) usb_param, 0, sizeof(USBD_API_INIT_PARAM_T));   
1a00210c:	2238      	movs	r2, #56	; 0x38
1a00210e:	2100      	movs	r1, #0
1a002110:	f000 fc67 	bl	1a0029e2 <memset>
   usb_param->usb_reg_base = LPC_USB_BASE;
1a002114:	4b14      	ldr	r3, [pc, #80]	; (1a002168 <usbDeviceLpcInit+0x74>)
1a002116:	602b      	str	r3, [r5, #0]
   usb_param->mem_base = USB_STACK_MEM_BASE;
1a002118:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
1a00211c:	606b      	str	r3, [r5, #4]
   usb_param->mem_size = USB_STACK_MEM_SIZE;   
1a00211e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a002122:	60ab      	str	r3, [r5, #8]
   usb_param->max_num_ep = max_num_ep;
1a002124:	732f      	strb	r7, [r5, #12]
   desc->device_desc = (uint8_t *) USB_DeviceDescriptor;
1a002126:	4b11      	ldr	r3, [pc, #68]	; (1a00216c <usbDeviceLpcInit+0x78>)
1a002128:	6023      	str	r3, [r4, #0]
   desc->string_desc = (uint8_t *) USB_StringDescriptor;
1a00212a:	4b11      	ldr	r3, [pc, #68]	; (1a002170 <usbDeviceLpcInit+0x7c>)
1a00212c:	6063      	str	r3, [r4, #4]
      desc->high_speed_desc = USB_HsConfigDescriptor;
1a00212e:	4b11      	ldr	r3, [pc, #68]	; (1a002174 <usbDeviceLpcInit+0x80>)
1a002130:	60e3      	str	r3, [r4, #12]
      desc->full_speed_desc = USB_FsConfigDescriptor;
1a002132:	4b11      	ldr	r3, [pc, #68]	; (1a002178 <usbDeviceLpcInit+0x84>)
1a002134:	60a3      	str	r3, [r4, #8]
      desc->device_qualifier = (uint8_t *) USB_DeviceQualifier;
1a002136:	4b11      	ldr	r3, [pc, #68]	; (1a00217c <usbDeviceLpcInit+0x88>)
1a002138:	6123      	str	r3, [r4, #16]
   ret = USBD_API->hw->Init(&g_hUsb, desc, usb_param);
1a00213a:	6833      	ldr	r3, [r6, #0]
1a00213c:	681b      	ldr	r3, [r3, #0]
1a00213e:	685b      	ldr	r3, [r3, #4]
1a002140:	462a      	mov	r2, r5
1a002142:	4621      	mov	r1, r4
1a002144:	480e      	ldr	r0, [pc, #56]	; (1a002180 <usbDeviceLpcInit+0x8c>)
1a002146:	4798      	blx	r3
   if (ret == LPC_OK) {      
1a002148:	4603      	mov	r3, r0
1a00214a:	b930      	cbnz	r0, 1a00215a <usbDeviceLpcInit+0x66>
      pCtrl = (USB_CORE_CTRL_T *) g_hUsb; /* convert the handle to control structure */
1a00214c:	4a0c      	ldr	r2, [pc, #48]	; (1a002180 <usbDeviceLpcInit+0x8c>)
1a00214e:	6812      	ldr	r2, [r2, #0]
      g_Ep0BaseHdlr = pCtrl->ep_event_hdlr[0];/* retrieve the default EP0_OUT handler */
1a002150:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a002152:	490c      	ldr	r1, [pc, #48]	; (1a002184 <usbDeviceLpcInit+0x90>)
1a002154:	6008      	str	r0, [r1, #0]
      pCtrl->ep_event_hdlr[0] = EP0_patch;/* set our patch routine as EP0_OUT handler */
1a002156:	490c      	ldr	r1, [pc, #48]	; (1a002188 <usbDeviceLpcInit+0x94>)
1a002158:	6591      	str	r1, [r2, #88]	; 0x58
}
1a00215a:	4618      	mov	r0, r3
1a00215c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00215e:	bf00      	nop
1a002160:	10400100 	.word	0x10400100
1a002164:	1000017c 	.word	0x1000017c
1a002168:	40006000 	.word	0x40006000
1a00216c:	1a002f4c 	.word	0x1a002f4c
1a002170:	1a002f6c 	.word	0x1a002f6c
1a002174:	1000002c 	.word	0x1000002c
1a002178:	10000008 	.word	0x10000008
1a00217c:	1a002f60 	.word	0x1a002f60
1a002180:	1000016c 	.word	0x1000016c
1a002184:	10000164 	.word	0x10000164
1a002188:	1a002085 	.word	0x1a002085

1a00218c <USB0_IRQHandler>:
void USB_IRQHandler(void){
1a00218c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00218e:	4b04      	ldr	r3, [pc, #16]	; (1a0021a0 <USB0_IRQHandler+0x14>)
1a002190:	681b      	ldr	r3, [r3, #0]
1a002192:	681b      	ldr	r3, [r3, #0]
1a002194:	68db      	ldr	r3, [r3, #12]
1a002196:	4a03      	ldr	r2, [pc, #12]	; (1a0021a4 <USB0_IRQHandler+0x18>)
1a002198:	6810      	ldr	r0, [r2, #0]
1a00219a:	4798      	blx	r3
}
1a00219c:	bd08      	pop	{r3, pc}
1a00219e:	bf00      	nop
1a0021a0:	1000017c 	.word	0x1000017c
1a0021a4:	1000016c 	.word	0x1000016c

1a0021a8 <find_IntfDesc>:
   while (pD->bLength) {
1a0021a8:	e000      	b.n	1a0021ac <find_IntfDesc+0x4>
      next_desc_adr = (uint32_t) pD + pD->bLength;
1a0021aa:	4418      	add	r0, r3
   while (pD->bLength) {
1a0021ac:	7803      	ldrb	r3, [r0, #0]
1a0021ae:	b133      	cbz	r3, 1a0021be <find_IntfDesc+0x16>
      if (pD->bDescriptorType == USB_INTERFACE_DESCRIPTOR_TYPE) {
1a0021b0:	7842      	ldrb	r2, [r0, #1]
1a0021b2:	2a04      	cmp	r2, #4
1a0021b4:	d1f9      	bne.n	1a0021aa <find_IntfDesc+0x2>
         if (pIntfDesc->bInterfaceClass == intfClass) {
1a0021b6:	7942      	ldrb	r2, [r0, #5]
1a0021b8:	428a      	cmp	r2, r1
1a0021ba:	d1f6      	bne.n	1a0021aa <find_IntfDesc+0x2>
1a0021bc:	e000      	b.n	1a0021c0 <find_IntfDesc+0x18>
1a0021be:	2000      	movs	r0, #0
}
1a0021c0:	4770      	bx	lr
1a0021c2:	Address 0x1a0021c2 is out of bounds.


1a0021c4 <usbDeviceInit>:
bool_t usbDeviceInit( UsbSubClass_t subclass ){
1a0021c4:	b500      	push	{lr}
1a0021c6:	b097      	sub	sp, #92	; 0x5c
   switch(subclass){
1a0021c8:	2805      	cmp	r0, #5
1a0021ca:	d85c      	bhi.n	1a002286 <usbDeviceInit+0xc2>
1a0021cc:	e8df f000 	tbb	[pc, r0]
1a0021d0:	37220a03 	.word	0x37220a03
1a0021d4:	563c      	.short	0x563c
         printf("USB_HID_MOUSE\r\n");
1a0021d6:	482e      	ldr	r0, [pc, #184]	; (1a002290 <usbDeviceInit+0xcc>)
1a0021d8:	f000 fd22 	bl	1a002c20 <puts>
   return FALSE;
1a0021dc:	2000      	movs	r0, #0
}
1a0021de:	b017      	add	sp, #92	; 0x5c
1a0021e0:	f85d fb04 	ldr.w	pc, [sp], #4
         printf("USB_HID_KEYBOARD\r\n");
1a0021e4:	482b      	ldr	r0, [pc, #172]	; (1a002294 <usbDeviceInit+0xd0>)
1a0021e6:	f000 fd1b 	bl	1a002c20 <puts>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a0021ea:	2302      	movs	r3, #2
1a0021ec:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a0021f0:	a905      	add	r1, sp, #20
1a0021f2:	4668      	mov	r0, sp
1a0021f4:	f7ff ff7e 	bl	1a0020f4 <usbDeviceLpcInit>
         ret = usbDeviceKeyboardInit(
1a0021f8:	ab07      	add	r3, sp, #28
1a0021fa:	aa06      	add	r2, sp, #24
1a0021fc:	4926      	ldr	r1, [pc, #152]	; (1a002298 <usbDeviceInit+0xd4>)
1a0021fe:	4827      	ldr	r0, [pc, #156]	; (1a00229c <usbDeviceInit+0xd8>)
1a002200:	6800      	ldr	r0, [r0, #0]
1a002202:	f7ff fef1 	bl	1a001fe8 <usbDeviceKeyboardInit>
         if (ret == LPC_OK) {
1a002206:	b108      	cbz	r0, 1a00220c <usbDeviceInit+0x48>
   return FALSE;
1a002208:	2000      	movs	r0, #0
1a00220a:	e7e8      	b.n	1a0021de <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a00220c:	f7ff ff5e 	bl	1a0020cc <usbDeviceLpcInterruptInit>
            return TRUE;
1a002210:	2001      	movs	r0, #1
1a002212:	e7e4      	b.n	1a0021de <usbDeviceInit+0x1a>
         usb_param.max_num_ep = GAMEPAD_MAX_ENDPOINTS;
1a002214:	2301      	movs	r3, #1
1a002216:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a00221a:	a905      	add	r1, sp, #20
1a00221c:	4668      	mov	r0, sp
1a00221e:	f7ff ff69 	bl	1a0020f4 <usbDeviceLpcInit>
         ret = usbDeviceGamepadInit(
1a002222:	ab07      	add	r3, sp, #28
1a002224:	aa06      	add	r2, sp, #24
1a002226:	491c      	ldr	r1, [pc, #112]	; (1a002298 <usbDeviceInit+0xd4>)
1a002228:	481c      	ldr	r0, [pc, #112]	; (1a00229c <usbDeviceInit+0xd8>)
1a00222a:	6800      	ldr	r0, [r0, #0]
1a00222c:	f7fe f98e 	bl	1a00054c <usbDeviceGamepadInit>
         if (ret == LPC_OK) {
1a002230:	b108      	cbz	r0, 1a002236 <usbDeviceInit+0x72>
   return FALSE;
1a002232:	2000      	movs	r0, #0
1a002234:	e7d3      	b.n	1a0021de <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a002236:	f7ff ff49 	bl	1a0020cc <usbDeviceLpcInterruptInit>
            return TRUE;
1a00223a:	2001      	movs	r0, #1
1a00223c:	e7cf      	b.n	1a0021de <usbDeviceInit+0x1a>
         printf("USB_HID_GENERIC\r\n");
1a00223e:	4818      	ldr	r0, [pc, #96]	; (1a0022a0 <usbDeviceInit+0xdc>)
1a002240:	f000 fcee 	bl	1a002c20 <puts>
   return FALSE;
1a002244:	2000      	movs	r0, #0
      break;
1a002246:	e7ca      	b.n	1a0021de <usbDeviceInit+0x1a>
         printf("USB_CDC_UART\r\n");
1a002248:	4816      	ldr	r0, [pc, #88]	; (1a0022a4 <usbDeviceInit+0xe0>)
1a00224a:	f000 fce9 	bl	1a002c20 <puts>
         usb_param.max_num_ep = 4; // CDC Uart has 4 endpoints
1a00224e:	2304      	movs	r3, #4
1a002250:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a002254:	a905      	add	r1, sp, #20
1a002256:	4668      	mov	r0, sp
1a002258:	f7ff ff4c 	bl	1a0020f4 <usbDeviceLpcInit>
         ret = cdcUartLpcInit(g_hUsb, &desc, &usb_param);
1a00225c:	aa05      	add	r2, sp, #20
1a00225e:	4669      	mov	r1, sp
1a002260:	4b0e      	ldr	r3, [pc, #56]	; (1a00229c <usbDeviceInit+0xd8>)
1a002262:	6818      	ldr	r0, [r3, #0]
1a002264:	f7ff fdf4 	bl	1a001e50 <cdcUartLpcInit>
         if (ret == LPC_OK) {
1a002268:	b108      	cbz	r0, 1a00226e <usbDeviceInit+0xaa>
   return FALSE;
1a00226a:	2000      	movs	r0, #0
1a00226c:	e7b7      	b.n	1a0021de <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptPrioritySet(5); // FreeRTOS Requiere prioridad>=5
1a00226e:	2005      	movs	r0, #5
1a002270:	f7ff ff24 	bl	1a0020bc <usbDeviceLpcInterruptPrioritySet>
            usbDeviceLpcInterruptInit();      
1a002274:	f7ff ff2a 	bl	1a0020cc <usbDeviceLpcInterruptInit>
            return TRUE;   
1a002278:	2001      	movs	r0, #1
1a00227a:	e7b0      	b.n	1a0021de <usbDeviceInit+0x1a>
         printf("USB_MSC_DRIVE\r\n");
1a00227c:	480a      	ldr	r0, [pc, #40]	; (1a0022a8 <usbDeviceInit+0xe4>)
1a00227e:	f000 fccf 	bl	1a002c20 <puts>
         return TRUE;
1a002282:	2001      	movs	r0, #1
1a002284:	e7ab      	b.n	1a0021de <usbDeviceInit+0x1a>
         printf("Error, you must use a valid USB device class\r\n");
1a002286:	4809      	ldr	r0, [pc, #36]	; (1a0022ac <usbDeviceInit+0xe8>)
1a002288:	f000 fcca 	bl	1a002c20 <puts>
         return TRUE;
1a00228c:	2001      	movs	r0, #1
1a00228e:	e7a6      	b.n	1a0021de <usbDeviceInit+0x1a>
1a002290:	1a0032f4 	.word	0x1a0032f4
1a002294:	1a003304 	.word	0x1a003304
1a002298:	10000011 	.word	0x10000011
1a00229c:	1000016c 	.word	0x1000016c
1a0022a0:	1a003318 	.word	0x1a003318
1a0022a4:	1a00332c 	.word	0x1a00332c
1a0022a8:	1a00333c 	.word	0x1a00333c
1a0022ac:	1a00334c 	.word	0x1a00334c

1a0022b0 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0022b0:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0022b2:	f7fe fe2d 	bl	1a000f10 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0022b6:	4b1a      	ldr	r3, [pc, #104]	; (1a002320 <boardInit+0x70>)
1a0022b8:	6818      	ldr	r0, [r3, #0]
1a0022ba:	f7ff fa51 	bl	1a001760 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a0022be:	2001      	movs	r0, #1
1a0022c0:	2100      	movs	r1, #0
1a0022c2:	f7ff fc49 	bl	1a001b58 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0022c6:	2105      	movs	r1, #5
1a0022c8:	2000      	movs	r0, #0
1a0022ca:	f7ff fa71 	bl	1a0017b0 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0022ce:	2100      	movs	r1, #0
1a0022d0:	2024      	movs	r0, #36	; 0x24
1a0022d2:	f7ff fa6d 	bl	1a0017b0 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0022d6:	2100      	movs	r1, #0
1a0022d8:	2025      	movs	r0, #37	; 0x25
1a0022da:	f7ff fa69 	bl	1a0017b0 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0022de:	2100      	movs	r1, #0
1a0022e0:	2026      	movs	r0, #38	; 0x26
1a0022e2:	f7ff fa65 	bl	1a0017b0 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0022e6:	2100      	movs	r1, #0
1a0022e8:	2027      	movs	r0, #39	; 0x27
1a0022ea:	f7ff fa61 	bl	1a0017b0 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0022ee:	2101      	movs	r1, #1
1a0022f0:	2028      	movs	r0, #40	; 0x28
1a0022f2:	f7ff fa5d 	bl	1a0017b0 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0022f6:	2101      	movs	r1, #1
1a0022f8:	2029      	movs	r0, #41	; 0x29
1a0022fa:	f7ff fa59 	bl	1a0017b0 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0022fe:	2101      	movs	r1, #1
1a002300:	202a      	movs	r0, #42	; 0x2a
1a002302:	f7ff fa55 	bl	1a0017b0 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a002306:	2101      	movs	r1, #1
1a002308:	202b      	movs	r0, #43	; 0x2b
1a00230a:	f7ff fa51 	bl	1a0017b0 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00230e:	2101      	movs	r1, #1
1a002310:	202c      	movs	r0, #44	; 0x2c
1a002312:	f7ff fa4d 	bl	1a0017b0 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a002316:	2101      	movs	r1, #1
1a002318:	202d      	movs	r0, #45	; 0x2d
1a00231a:	f7ff fa49 	bl	1a0017b0 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00231e:	bd08      	pop	{r3, pc}
1a002320:	10000178 	.word	0x10000178

1a002324 <__aeabi_uldivmod>:
1a002324:	b953      	cbnz	r3, 1a00233c <__aeabi_uldivmod+0x18>
1a002326:	b94a      	cbnz	r2, 1a00233c <__aeabi_uldivmod+0x18>
1a002328:	2900      	cmp	r1, #0
1a00232a:	bf08      	it	eq
1a00232c:	2800      	cmpeq	r0, #0
1a00232e:	bf1c      	itt	ne
1a002330:	f04f 31ff 	movne.w	r1, #4294967295
1a002334:	f04f 30ff 	movne.w	r0, #4294967295
1a002338:	f000 b974 	b.w	1a002624 <__aeabi_idiv0>
1a00233c:	f1ad 0c08 	sub.w	ip, sp, #8
1a002340:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a002344:	f000 f806 	bl	1a002354 <__udivmoddi4>
1a002348:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00234c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002350:	b004      	add	sp, #16
1a002352:	4770      	bx	lr

1a002354 <__udivmoddi4>:
1a002354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002358:	9e08      	ldr	r6, [sp, #32]
1a00235a:	4604      	mov	r4, r0
1a00235c:	4688      	mov	r8, r1
1a00235e:	2b00      	cmp	r3, #0
1a002360:	f040 8085 	bne.w	1a00246e <__udivmoddi4+0x11a>
1a002364:	428a      	cmp	r2, r1
1a002366:	4615      	mov	r5, r2
1a002368:	d948      	bls.n	1a0023fc <__udivmoddi4+0xa8>
1a00236a:	fab2 f282 	clz	r2, r2
1a00236e:	b14a      	cbz	r2, 1a002384 <__udivmoddi4+0x30>
1a002370:	f1c2 0720 	rsb	r7, r2, #32
1a002374:	fa01 f302 	lsl.w	r3, r1, r2
1a002378:	fa20 f707 	lsr.w	r7, r0, r7
1a00237c:	4095      	lsls	r5, r2
1a00237e:	ea47 0803 	orr.w	r8, r7, r3
1a002382:	4094      	lsls	r4, r2
1a002384:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002388:	0c23      	lsrs	r3, r4, #16
1a00238a:	fbb8 f7fe 	udiv	r7, r8, lr
1a00238e:	fa1f fc85 	uxth.w	ip, r5
1a002392:	fb0e 8817 	mls	r8, lr, r7, r8
1a002396:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00239a:	fb07 f10c 	mul.w	r1, r7, ip
1a00239e:	4299      	cmp	r1, r3
1a0023a0:	d909      	bls.n	1a0023b6 <__udivmoddi4+0x62>
1a0023a2:	18eb      	adds	r3, r5, r3
1a0023a4:	f107 30ff 	add.w	r0, r7, #4294967295
1a0023a8:	f080 80e3 	bcs.w	1a002572 <__udivmoddi4+0x21e>
1a0023ac:	4299      	cmp	r1, r3
1a0023ae:	f240 80e0 	bls.w	1a002572 <__udivmoddi4+0x21e>
1a0023b2:	3f02      	subs	r7, #2
1a0023b4:	442b      	add	r3, r5
1a0023b6:	1a5b      	subs	r3, r3, r1
1a0023b8:	b2a4      	uxth	r4, r4
1a0023ba:	fbb3 f0fe 	udiv	r0, r3, lr
1a0023be:	fb0e 3310 	mls	r3, lr, r0, r3
1a0023c2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0023c6:	fb00 fc0c 	mul.w	ip, r0, ip
1a0023ca:	45a4      	cmp	ip, r4
1a0023cc:	d909      	bls.n	1a0023e2 <__udivmoddi4+0x8e>
1a0023ce:	192c      	adds	r4, r5, r4
1a0023d0:	f100 33ff 	add.w	r3, r0, #4294967295
1a0023d4:	f080 80cb 	bcs.w	1a00256e <__udivmoddi4+0x21a>
1a0023d8:	45a4      	cmp	ip, r4
1a0023da:	f240 80c8 	bls.w	1a00256e <__udivmoddi4+0x21a>
1a0023de:	3802      	subs	r0, #2
1a0023e0:	442c      	add	r4, r5
1a0023e2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0023e6:	eba4 040c 	sub.w	r4, r4, ip
1a0023ea:	2700      	movs	r7, #0
1a0023ec:	b11e      	cbz	r6, 1a0023f6 <__udivmoddi4+0xa2>
1a0023ee:	40d4      	lsrs	r4, r2
1a0023f0:	2300      	movs	r3, #0
1a0023f2:	e9c6 4300 	strd	r4, r3, [r6]
1a0023f6:	4639      	mov	r1, r7
1a0023f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0023fc:	2a00      	cmp	r2, #0
1a0023fe:	d053      	beq.n	1a0024a8 <__udivmoddi4+0x154>
1a002400:	fab2 f282 	clz	r2, r2
1a002404:	2a00      	cmp	r2, #0
1a002406:	f040 80b6 	bne.w	1a002576 <__udivmoddi4+0x222>
1a00240a:	1b49      	subs	r1, r1, r5
1a00240c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002410:	fa1f f885 	uxth.w	r8, r5
1a002414:	2701      	movs	r7, #1
1a002416:	fbb1 fcfe 	udiv	ip, r1, lr
1a00241a:	0c23      	lsrs	r3, r4, #16
1a00241c:	fb0e 111c 	mls	r1, lr, ip, r1
1a002420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002424:	fb08 f10c 	mul.w	r1, r8, ip
1a002428:	4299      	cmp	r1, r3
1a00242a:	d907      	bls.n	1a00243c <__udivmoddi4+0xe8>
1a00242c:	18eb      	adds	r3, r5, r3
1a00242e:	f10c 30ff 	add.w	r0, ip, #4294967295
1a002432:	d202      	bcs.n	1a00243a <__udivmoddi4+0xe6>
1a002434:	4299      	cmp	r1, r3
1a002436:	f200 80ec 	bhi.w	1a002612 <__udivmoddi4+0x2be>
1a00243a:	4684      	mov	ip, r0
1a00243c:	1a59      	subs	r1, r3, r1
1a00243e:	b2a3      	uxth	r3, r4
1a002440:	fbb1 f0fe 	udiv	r0, r1, lr
1a002444:	fb0e 1410 	mls	r4, lr, r0, r1
1a002448:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a00244c:	fb08 f800 	mul.w	r8, r8, r0
1a002450:	45a0      	cmp	r8, r4
1a002452:	d907      	bls.n	1a002464 <__udivmoddi4+0x110>
1a002454:	192c      	adds	r4, r5, r4
1a002456:	f100 33ff 	add.w	r3, r0, #4294967295
1a00245a:	d202      	bcs.n	1a002462 <__udivmoddi4+0x10e>
1a00245c:	45a0      	cmp	r8, r4
1a00245e:	f200 80dc 	bhi.w	1a00261a <__udivmoddi4+0x2c6>
1a002462:	4618      	mov	r0, r3
1a002464:	eba4 0408 	sub.w	r4, r4, r8
1a002468:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a00246c:	e7be      	b.n	1a0023ec <__udivmoddi4+0x98>
1a00246e:	428b      	cmp	r3, r1
1a002470:	d908      	bls.n	1a002484 <__udivmoddi4+0x130>
1a002472:	2e00      	cmp	r6, #0
1a002474:	d078      	beq.n	1a002568 <__udivmoddi4+0x214>
1a002476:	2700      	movs	r7, #0
1a002478:	e9c6 0100 	strd	r0, r1, [r6]
1a00247c:	4638      	mov	r0, r7
1a00247e:	4639      	mov	r1, r7
1a002480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002484:	fab3 f783 	clz	r7, r3
1a002488:	b97f      	cbnz	r7, 1a0024aa <__udivmoddi4+0x156>
1a00248a:	428b      	cmp	r3, r1
1a00248c:	d302      	bcc.n	1a002494 <__udivmoddi4+0x140>
1a00248e:	4282      	cmp	r2, r0
1a002490:	f200 80bd 	bhi.w	1a00260e <__udivmoddi4+0x2ba>
1a002494:	1a84      	subs	r4, r0, r2
1a002496:	eb61 0303 	sbc.w	r3, r1, r3
1a00249a:	2001      	movs	r0, #1
1a00249c:	4698      	mov	r8, r3
1a00249e:	2e00      	cmp	r6, #0
1a0024a0:	d0a9      	beq.n	1a0023f6 <__udivmoddi4+0xa2>
1a0024a2:	e9c6 4800 	strd	r4, r8, [r6]
1a0024a6:	e7a6      	b.n	1a0023f6 <__udivmoddi4+0xa2>
1a0024a8:	deff      	udf	#255	; 0xff
1a0024aa:	f1c7 0520 	rsb	r5, r7, #32
1a0024ae:	40bb      	lsls	r3, r7
1a0024b0:	fa22 fc05 	lsr.w	ip, r2, r5
1a0024b4:	ea4c 0c03 	orr.w	ip, ip, r3
1a0024b8:	fa01 f407 	lsl.w	r4, r1, r7
1a0024bc:	fa20 f805 	lsr.w	r8, r0, r5
1a0024c0:	fa21 f305 	lsr.w	r3, r1, r5
1a0024c4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a0024c8:	ea48 0404 	orr.w	r4, r8, r4
1a0024cc:	fbb3 f9fe 	udiv	r9, r3, lr
1a0024d0:	0c21      	lsrs	r1, r4, #16
1a0024d2:	fb0e 3319 	mls	r3, lr, r9, r3
1a0024d6:	fa1f f88c 	uxth.w	r8, ip
1a0024da:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0024de:	fb09 fa08 	mul.w	sl, r9, r8
1a0024e2:	459a      	cmp	sl, r3
1a0024e4:	fa02 f207 	lsl.w	r2, r2, r7
1a0024e8:	fa00 f107 	lsl.w	r1, r0, r7
1a0024ec:	d90b      	bls.n	1a002506 <__udivmoddi4+0x1b2>
1a0024ee:	eb1c 0303 	adds.w	r3, ip, r3
1a0024f2:	f109 30ff 	add.w	r0, r9, #4294967295
1a0024f6:	f080 8088 	bcs.w	1a00260a <__udivmoddi4+0x2b6>
1a0024fa:	459a      	cmp	sl, r3
1a0024fc:	f240 8085 	bls.w	1a00260a <__udivmoddi4+0x2b6>
1a002500:	f1a9 0902 	sub.w	r9, r9, #2
1a002504:	4463      	add	r3, ip
1a002506:	eba3 030a 	sub.w	r3, r3, sl
1a00250a:	b2a4      	uxth	r4, r4
1a00250c:	fbb3 f0fe 	udiv	r0, r3, lr
1a002510:	fb0e 3310 	mls	r3, lr, r0, r3
1a002514:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a002518:	fb00 f808 	mul.w	r8, r0, r8
1a00251c:	45a0      	cmp	r8, r4
1a00251e:	d908      	bls.n	1a002532 <__udivmoddi4+0x1de>
1a002520:	eb1c 0404 	adds.w	r4, ip, r4
1a002524:	f100 33ff 	add.w	r3, r0, #4294967295
1a002528:	d26b      	bcs.n	1a002602 <__udivmoddi4+0x2ae>
1a00252a:	45a0      	cmp	r8, r4
1a00252c:	d969      	bls.n	1a002602 <__udivmoddi4+0x2ae>
1a00252e:	3802      	subs	r0, #2
1a002530:	4464      	add	r4, ip
1a002532:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a002536:	eba4 0408 	sub.w	r4, r4, r8
1a00253a:	fba0 8902 	umull	r8, r9, r0, r2
1a00253e:	454c      	cmp	r4, r9
1a002540:	46c6      	mov	lr, r8
1a002542:	464b      	mov	r3, r9
1a002544:	d354      	bcc.n	1a0025f0 <__udivmoddi4+0x29c>
1a002546:	d051      	beq.n	1a0025ec <__udivmoddi4+0x298>
1a002548:	2e00      	cmp	r6, #0
1a00254a:	d069      	beq.n	1a002620 <__udivmoddi4+0x2cc>
1a00254c:	ebb1 020e 	subs.w	r2, r1, lr
1a002550:	eb64 0403 	sbc.w	r4, r4, r3
1a002554:	fa04 f505 	lsl.w	r5, r4, r5
1a002558:	fa22 f307 	lsr.w	r3, r2, r7
1a00255c:	40fc      	lsrs	r4, r7
1a00255e:	431d      	orrs	r5, r3
1a002560:	e9c6 5400 	strd	r5, r4, [r6]
1a002564:	2700      	movs	r7, #0
1a002566:	e746      	b.n	1a0023f6 <__udivmoddi4+0xa2>
1a002568:	4637      	mov	r7, r6
1a00256a:	4630      	mov	r0, r6
1a00256c:	e743      	b.n	1a0023f6 <__udivmoddi4+0xa2>
1a00256e:	4618      	mov	r0, r3
1a002570:	e737      	b.n	1a0023e2 <__udivmoddi4+0x8e>
1a002572:	4607      	mov	r7, r0
1a002574:	e71f      	b.n	1a0023b6 <__udivmoddi4+0x62>
1a002576:	f1c2 0320 	rsb	r3, r2, #32
1a00257a:	fa20 f703 	lsr.w	r7, r0, r3
1a00257e:	4095      	lsls	r5, r2
1a002580:	fa01 f002 	lsl.w	r0, r1, r2
1a002584:	fa21 f303 	lsr.w	r3, r1, r3
1a002588:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00258c:	4338      	orrs	r0, r7
1a00258e:	0c01      	lsrs	r1, r0, #16
1a002590:	fbb3 f7fe 	udiv	r7, r3, lr
1a002594:	fa1f f885 	uxth.w	r8, r5
1a002598:	fb0e 3317 	mls	r3, lr, r7, r3
1a00259c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0025a0:	fb07 f308 	mul.w	r3, r7, r8
1a0025a4:	428b      	cmp	r3, r1
1a0025a6:	fa04 f402 	lsl.w	r4, r4, r2
1a0025aa:	d907      	bls.n	1a0025bc <__udivmoddi4+0x268>
1a0025ac:	1869      	adds	r1, r5, r1
1a0025ae:	f107 3cff 	add.w	ip, r7, #4294967295
1a0025b2:	d228      	bcs.n	1a002606 <__udivmoddi4+0x2b2>
1a0025b4:	428b      	cmp	r3, r1
1a0025b6:	d926      	bls.n	1a002606 <__udivmoddi4+0x2b2>
1a0025b8:	3f02      	subs	r7, #2
1a0025ba:	4429      	add	r1, r5
1a0025bc:	1acb      	subs	r3, r1, r3
1a0025be:	b281      	uxth	r1, r0
1a0025c0:	fbb3 f0fe 	udiv	r0, r3, lr
1a0025c4:	fb0e 3310 	mls	r3, lr, r0, r3
1a0025c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0025cc:	fb00 f308 	mul.w	r3, r0, r8
1a0025d0:	428b      	cmp	r3, r1
1a0025d2:	d907      	bls.n	1a0025e4 <__udivmoddi4+0x290>
1a0025d4:	1869      	adds	r1, r5, r1
1a0025d6:	f100 3cff 	add.w	ip, r0, #4294967295
1a0025da:	d210      	bcs.n	1a0025fe <__udivmoddi4+0x2aa>
1a0025dc:	428b      	cmp	r3, r1
1a0025de:	d90e      	bls.n	1a0025fe <__udivmoddi4+0x2aa>
1a0025e0:	3802      	subs	r0, #2
1a0025e2:	4429      	add	r1, r5
1a0025e4:	1ac9      	subs	r1, r1, r3
1a0025e6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0025ea:	e714      	b.n	1a002416 <__udivmoddi4+0xc2>
1a0025ec:	4541      	cmp	r1, r8
1a0025ee:	d2ab      	bcs.n	1a002548 <__udivmoddi4+0x1f4>
1a0025f0:	ebb8 0e02 	subs.w	lr, r8, r2
1a0025f4:	eb69 020c 	sbc.w	r2, r9, ip
1a0025f8:	3801      	subs	r0, #1
1a0025fa:	4613      	mov	r3, r2
1a0025fc:	e7a4      	b.n	1a002548 <__udivmoddi4+0x1f4>
1a0025fe:	4660      	mov	r0, ip
1a002600:	e7f0      	b.n	1a0025e4 <__udivmoddi4+0x290>
1a002602:	4618      	mov	r0, r3
1a002604:	e795      	b.n	1a002532 <__udivmoddi4+0x1de>
1a002606:	4667      	mov	r7, ip
1a002608:	e7d8      	b.n	1a0025bc <__udivmoddi4+0x268>
1a00260a:	4681      	mov	r9, r0
1a00260c:	e77b      	b.n	1a002506 <__udivmoddi4+0x1b2>
1a00260e:	4638      	mov	r0, r7
1a002610:	e745      	b.n	1a00249e <__udivmoddi4+0x14a>
1a002612:	f1ac 0c02 	sub.w	ip, ip, #2
1a002616:	442b      	add	r3, r5
1a002618:	e710      	b.n	1a00243c <__udivmoddi4+0xe8>
1a00261a:	3802      	subs	r0, #2
1a00261c:	442c      	add	r4, r5
1a00261e:	e721      	b.n	1a002464 <__udivmoddi4+0x110>
1a002620:	4637      	mov	r7, r6
1a002622:	e6e8      	b.n	1a0023f6 <__udivmoddi4+0xa2>

1a002624 <__aeabi_idiv0>:
1a002624:	4770      	bx	lr
1a002626:	bf00      	nop

1a002628 <__sflush_r>:
1a002628:	898a      	ldrh	r2, [r1, #12]
1a00262a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00262e:	4605      	mov	r5, r0
1a002630:	0710      	lsls	r0, r2, #28
1a002632:	460c      	mov	r4, r1
1a002634:	d458      	bmi.n	1a0026e8 <__sflush_r+0xc0>
1a002636:	684b      	ldr	r3, [r1, #4]
1a002638:	2b00      	cmp	r3, #0
1a00263a:	dc05      	bgt.n	1a002648 <__sflush_r+0x20>
1a00263c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00263e:	2b00      	cmp	r3, #0
1a002640:	dc02      	bgt.n	1a002648 <__sflush_r+0x20>
1a002642:	2000      	movs	r0, #0
1a002644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00264a:	2e00      	cmp	r6, #0
1a00264c:	d0f9      	beq.n	1a002642 <__sflush_r+0x1a>
1a00264e:	2300      	movs	r3, #0
1a002650:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a002654:	682f      	ldr	r7, [r5, #0]
1a002656:	602b      	str	r3, [r5, #0]
1a002658:	d032      	beq.n	1a0026c0 <__sflush_r+0x98>
1a00265a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00265c:	89a3      	ldrh	r3, [r4, #12]
1a00265e:	075a      	lsls	r2, r3, #29
1a002660:	d505      	bpl.n	1a00266e <__sflush_r+0x46>
1a002662:	6863      	ldr	r3, [r4, #4]
1a002664:	1ac0      	subs	r0, r0, r3
1a002666:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a002668:	b10b      	cbz	r3, 1a00266e <__sflush_r+0x46>
1a00266a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00266c:	1ac0      	subs	r0, r0, r3
1a00266e:	2300      	movs	r3, #0
1a002670:	4602      	mov	r2, r0
1a002672:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002674:	6a21      	ldr	r1, [r4, #32]
1a002676:	4628      	mov	r0, r5
1a002678:	47b0      	blx	r6
1a00267a:	1c43      	adds	r3, r0, #1
1a00267c:	89a3      	ldrh	r3, [r4, #12]
1a00267e:	d106      	bne.n	1a00268e <__sflush_r+0x66>
1a002680:	6829      	ldr	r1, [r5, #0]
1a002682:	291d      	cmp	r1, #29
1a002684:	d849      	bhi.n	1a00271a <__sflush_r+0xf2>
1a002686:	4a2a      	ldr	r2, [pc, #168]	; (1a002730 <__sflush_r+0x108>)
1a002688:	40ca      	lsrs	r2, r1
1a00268a:	07d6      	lsls	r6, r2, #31
1a00268c:	d545      	bpl.n	1a00271a <__sflush_r+0xf2>
1a00268e:	2200      	movs	r2, #0
1a002690:	6062      	str	r2, [r4, #4]
1a002692:	04d9      	lsls	r1, r3, #19
1a002694:	6922      	ldr	r2, [r4, #16]
1a002696:	6022      	str	r2, [r4, #0]
1a002698:	d504      	bpl.n	1a0026a4 <__sflush_r+0x7c>
1a00269a:	1c42      	adds	r2, r0, #1
1a00269c:	d101      	bne.n	1a0026a2 <__sflush_r+0x7a>
1a00269e:	682b      	ldr	r3, [r5, #0]
1a0026a0:	b903      	cbnz	r3, 1a0026a4 <__sflush_r+0x7c>
1a0026a2:	6560      	str	r0, [r4, #84]	; 0x54
1a0026a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0026a6:	602f      	str	r7, [r5, #0]
1a0026a8:	2900      	cmp	r1, #0
1a0026aa:	d0ca      	beq.n	1a002642 <__sflush_r+0x1a>
1a0026ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0026b0:	4299      	cmp	r1, r3
1a0026b2:	d002      	beq.n	1a0026ba <__sflush_r+0x92>
1a0026b4:	4628      	mov	r0, r5
1a0026b6:	f000 f99d 	bl	1a0029f4 <_free_r>
1a0026ba:	2000      	movs	r0, #0
1a0026bc:	6360      	str	r0, [r4, #52]	; 0x34
1a0026be:	e7c1      	b.n	1a002644 <__sflush_r+0x1c>
1a0026c0:	6a21      	ldr	r1, [r4, #32]
1a0026c2:	2301      	movs	r3, #1
1a0026c4:	4628      	mov	r0, r5
1a0026c6:	47b0      	blx	r6
1a0026c8:	1c41      	adds	r1, r0, #1
1a0026ca:	d1c7      	bne.n	1a00265c <__sflush_r+0x34>
1a0026cc:	682b      	ldr	r3, [r5, #0]
1a0026ce:	2b00      	cmp	r3, #0
1a0026d0:	d0c4      	beq.n	1a00265c <__sflush_r+0x34>
1a0026d2:	2b1d      	cmp	r3, #29
1a0026d4:	d001      	beq.n	1a0026da <__sflush_r+0xb2>
1a0026d6:	2b16      	cmp	r3, #22
1a0026d8:	d101      	bne.n	1a0026de <__sflush_r+0xb6>
1a0026da:	602f      	str	r7, [r5, #0]
1a0026dc:	e7b1      	b.n	1a002642 <__sflush_r+0x1a>
1a0026de:	89a3      	ldrh	r3, [r4, #12]
1a0026e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0026e4:	81a3      	strh	r3, [r4, #12]
1a0026e6:	e7ad      	b.n	1a002644 <__sflush_r+0x1c>
1a0026e8:	690f      	ldr	r7, [r1, #16]
1a0026ea:	2f00      	cmp	r7, #0
1a0026ec:	d0a9      	beq.n	1a002642 <__sflush_r+0x1a>
1a0026ee:	0793      	lsls	r3, r2, #30
1a0026f0:	680e      	ldr	r6, [r1, #0]
1a0026f2:	bf08      	it	eq
1a0026f4:	694b      	ldreq	r3, [r1, #20]
1a0026f6:	600f      	str	r7, [r1, #0]
1a0026f8:	bf18      	it	ne
1a0026fa:	2300      	movne	r3, #0
1a0026fc:	eba6 0807 	sub.w	r8, r6, r7
1a002700:	608b      	str	r3, [r1, #8]
1a002702:	f1b8 0f00 	cmp.w	r8, #0
1a002706:	dd9c      	ble.n	1a002642 <__sflush_r+0x1a>
1a002708:	4643      	mov	r3, r8
1a00270a:	463a      	mov	r2, r7
1a00270c:	6a21      	ldr	r1, [r4, #32]
1a00270e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a002710:	4628      	mov	r0, r5
1a002712:	47b0      	blx	r6
1a002714:	2800      	cmp	r0, #0
1a002716:	dc06      	bgt.n	1a002726 <__sflush_r+0xfe>
1a002718:	89a3      	ldrh	r3, [r4, #12]
1a00271a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00271e:	81a3      	strh	r3, [r4, #12]
1a002720:	f04f 30ff 	mov.w	r0, #4294967295
1a002724:	e78e      	b.n	1a002644 <__sflush_r+0x1c>
1a002726:	4407      	add	r7, r0
1a002728:	eba8 0800 	sub.w	r8, r8, r0
1a00272c:	e7e9      	b.n	1a002702 <__sflush_r+0xda>
1a00272e:	bf00      	nop
1a002730:	20400001 	.word	0x20400001

1a002734 <_fflush_r>:
1a002734:	b538      	push	{r3, r4, r5, lr}
1a002736:	690b      	ldr	r3, [r1, #16]
1a002738:	4605      	mov	r5, r0
1a00273a:	460c      	mov	r4, r1
1a00273c:	b913      	cbnz	r3, 1a002744 <_fflush_r+0x10>
1a00273e:	2500      	movs	r5, #0
1a002740:	4628      	mov	r0, r5
1a002742:	bd38      	pop	{r3, r4, r5, pc}
1a002744:	b118      	cbz	r0, 1a00274e <_fflush_r+0x1a>
1a002746:	6983      	ldr	r3, [r0, #24]
1a002748:	b90b      	cbnz	r3, 1a00274e <_fflush_r+0x1a>
1a00274a:	f000 f887 	bl	1a00285c <__sinit>
1a00274e:	4b14      	ldr	r3, [pc, #80]	; (1a0027a0 <_fflush_r+0x6c>)
1a002750:	429c      	cmp	r4, r3
1a002752:	d11b      	bne.n	1a00278c <_fflush_r+0x58>
1a002754:	686c      	ldr	r4, [r5, #4]
1a002756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00275a:	2b00      	cmp	r3, #0
1a00275c:	d0ef      	beq.n	1a00273e <_fflush_r+0xa>
1a00275e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a002760:	07d0      	lsls	r0, r2, #31
1a002762:	d404      	bmi.n	1a00276e <_fflush_r+0x3a>
1a002764:	0599      	lsls	r1, r3, #22
1a002766:	d402      	bmi.n	1a00276e <_fflush_r+0x3a>
1a002768:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00276a:	f000 f938 	bl	1a0029de <__retarget_lock_acquire_recursive>
1a00276e:	4628      	mov	r0, r5
1a002770:	4621      	mov	r1, r4
1a002772:	f7ff ff59 	bl	1a002628 <__sflush_r>
1a002776:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002778:	07da      	lsls	r2, r3, #31
1a00277a:	4605      	mov	r5, r0
1a00277c:	d4e0      	bmi.n	1a002740 <_fflush_r+0xc>
1a00277e:	89a3      	ldrh	r3, [r4, #12]
1a002780:	059b      	lsls	r3, r3, #22
1a002782:	d4dd      	bmi.n	1a002740 <_fflush_r+0xc>
1a002784:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002786:	f000 f92b 	bl	1a0029e0 <__retarget_lock_release_recursive>
1a00278a:	e7d9      	b.n	1a002740 <_fflush_r+0xc>
1a00278c:	4b05      	ldr	r3, [pc, #20]	; (1a0027a4 <_fflush_r+0x70>)
1a00278e:	429c      	cmp	r4, r3
1a002790:	d101      	bne.n	1a002796 <_fflush_r+0x62>
1a002792:	68ac      	ldr	r4, [r5, #8]
1a002794:	e7df      	b.n	1a002756 <_fflush_r+0x22>
1a002796:	4b04      	ldr	r3, [pc, #16]	; (1a0027a8 <_fflush_r+0x74>)
1a002798:	429c      	cmp	r4, r3
1a00279a:	bf08      	it	eq
1a00279c:	68ec      	ldreq	r4, [r5, #12]
1a00279e:	e7da      	b.n	1a002756 <_fflush_r+0x22>
1a0027a0:	1a00339c 	.word	0x1a00339c
1a0027a4:	1a0033bc 	.word	0x1a0033bc
1a0027a8:	1a00337c 	.word	0x1a00337c

1a0027ac <std>:
1a0027ac:	2300      	movs	r3, #0
1a0027ae:	b510      	push	{r4, lr}
1a0027b0:	4604      	mov	r4, r0
1a0027b2:	e9c0 3300 	strd	r3, r3, [r0]
1a0027b6:	6083      	str	r3, [r0, #8]
1a0027b8:	8181      	strh	r1, [r0, #12]
1a0027ba:	6643      	str	r3, [r0, #100]	; 0x64
1a0027bc:	81c2      	strh	r2, [r0, #14]
1a0027be:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a0027c2:	6183      	str	r3, [r0, #24]
1a0027c4:	4619      	mov	r1, r3
1a0027c6:	2208      	movs	r2, #8
1a0027c8:	305c      	adds	r0, #92	; 0x5c
1a0027ca:	f000 f90a 	bl	1a0029e2 <memset>
1a0027ce:	4b05      	ldr	r3, [pc, #20]	; (1a0027e4 <std+0x38>)
1a0027d0:	6263      	str	r3, [r4, #36]	; 0x24
1a0027d2:	4b05      	ldr	r3, [pc, #20]	; (1a0027e8 <std+0x3c>)
1a0027d4:	62a3      	str	r3, [r4, #40]	; 0x28
1a0027d6:	4b05      	ldr	r3, [pc, #20]	; (1a0027ec <std+0x40>)
1a0027d8:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0027da:	4b05      	ldr	r3, [pc, #20]	; (1a0027f0 <std+0x44>)
1a0027dc:	6224      	str	r4, [r4, #32]
1a0027de:	6323      	str	r3, [r4, #48]	; 0x30
1a0027e0:	bd10      	pop	{r4, pc}
1a0027e2:	bf00      	nop
1a0027e4:	1a002c31 	.word	0x1a002c31
1a0027e8:	1a002c53 	.word	0x1a002c53
1a0027ec:	1a002c8b 	.word	0x1a002c8b
1a0027f0:	1a002caf 	.word	0x1a002caf

1a0027f4 <_cleanup_r>:
1a0027f4:	4901      	ldr	r1, [pc, #4]	; (1a0027fc <_cleanup_r+0x8>)
1a0027f6:	f000 b8af 	b.w	1a002958 <_fwalk_reent>
1a0027fa:	bf00      	nop
1a0027fc:	1a002735 	.word	0x1a002735

1a002800 <__sfmoreglue>:
1a002800:	b570      	push	{r4, r5, r6, lr}
1a002802:	1e4a      	subs	r2, r1, #1
1a002804:	2568      	movs	r5, #104	; 0x68
1a002806:	4355      	muls	r5, r2
1a002808:	460e      	mov	r6, r1
1a00280a:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a00280e:	f000 f93f 	bl	1a002a90 <_malloc_r>
1a002812:	4604      	mov	r4, r0
1a002814:	b140      	cbz	r0, 1a002828 <__sfmoreglue+0x28>
1a002816:	2100      	movs	r1, #0
1a002818:	e9c0 1600 	strd	r1, r6, [r0]
1a00281c:	300c      	adds	r0, #12
1a00281e:	60a0      	str	r0, [r4, #8]
1a002820:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a002824:	f000 f8dd 	bl	1a0029e2 <memset>
1a002828:	4620      	mov	r0, r4
1a00282a:	bd70      	pop	{r4, r5, r6, pc}

1a00282c <__sfp_lock_acquire>:
1a00282c:	4801      	ldr	r0, [pc, #4]	; (1a002834 <__sfp_lock_acquire+0x8>)
1a00282e:	f000 b8d6 	b.w	1a0029de <__retarget_lock_acquire_recursive>
1a002832:	bf00      	nop
1a002834:	10000188 	.word	0x10000188

1a002838 <__sfp_lock_release>:
1a002838:	4801      	ldr	r0, [pc, #4]	; (1a002840 <__sfp_lock_release+0x8>)
1a00283a:	f000 b8d1 	b.w	1a0029e0 <__retarget_lock_release_recursive>
1a00283e:	bf00      	nop
1a002840:	10000188 	.word	0x10000188

1a002844 <__sinit_lock_acquire>:
1a002844:	4801      	ldr	r0, [pc, #4]	; (1a00284c <__sinit_lock_acquire+0x8>)
1a002846:	f000 b8ca 	b.w	1a0029de <__retarget_lock_acquire_recursive>
1a00284a:	bf00      	nop
1a00284c:	10000183 	.word	0x10000183

1a002850 <__sinit_lock_release>:
1a002850:	4801      	ldr	r0, [pc, #4]	; (1a002858 <__sinit_lock_release+0x8>)
1a002852:	f000 b8c5 	b.w	1a0029e0 <__retarget_lock_release_recursive>
1a002856:	bf00      	nop
1a002858:	10000183 	.word	0x10000183

1a00285c <__sinit>:
1a00285c:	b510      	push	{r4, lr}
1a00285e:	4604      	mov	r4, r0
1a002860:	f7ff fff0 	bl	1a002844 <__sinit_lock_acquire>
1a002864:	69a3      	ldr	r3, [r4, #24]
1a002866:	b11b      	cbz	r3, 1a002870 <__sinit+0x14>
1a002868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00286c:	f7ff bff0 	b.w	1a002850 <__sinit_lock_release>
1a002870:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a002874:	6523      	str	r3, [r4, #80]	; 0x50
1a002876:	4b13      	ldr	r3, [pc, #76]	; (1a0028c4 <__sinit+0x68>)
1a002878:	4a13      	ldr	r2, [pc, #76]	; (1a0028c8 <__sinit+0x6c>)
1a00287a:	681b      	ldr	r3, [r3, #0]
1a00287c:	62a2      	str	r2, [r4, #40]	; 0x28
1a00287e:	42a3      	cmp	r3, r4
1a002880:	bf04      	itt	eq
1a002882:	2301      	moveq	r3, #1
1a002884:	61a3      	streq	r3, [r4, #24]
1a002886:	4620      	mov	r0, r4
1a002888:	f000 f820 	bl	1a0028cc <__sfp>
1a00288c:	6060      	str	r0, [r4, #4]
1a00288e:	4620      	mov	r0, r4
1a002890:	f000 f81c 	bl	1a0028cc <__sfp>
1a002894:	60a0      	str	r0, [r4, #8]
1a002896:	4620      	mov	r0, r4
1a002898:	f000 f818 	bl	1a0028cc <__sfp>
1a00289c:	2200      	movs	r2, #0
1a00289e:	60e0      	str	r0, [r4, #12]
1a0028a0:	2104      	movs	r1, #4
1a0028a2:	6860      	ldr	r0, [r4, #4]
1a0028a4:	f7ff ff82 	bl	1a0027ac <std>
1a0028a8:	2201      	movs	r2, #1
1a0028aa:	2109      	movs	r1, #9
1a0028ac:	68a0      	ldr	r0, [r4, #8]
1a0028ae:	f7ff ff7d 	bl	1a0027ac <std>
1a0028b2:	2202      	movs	r2, #2
1a0028b4:	2112      	movs	r1, #18
1a0028b6:	68e0      	ldr	r0, [r4, #12]
1a0028b8:	f7ff ff78 	bl	1a0027ac <std>
1a0028bc:	2301      	movs	r3, #1
1a0028be:	61a3      	str	r3, [r4, #24]
1a0028c0:	e7d2      	b.n	1a002868 <__sinit+0xc>
1a0028c2:	bf00      	nop
1a0028c4:	1a0033dc 	.word	0x1a0033dc
1a0028c8:	1a0027f5 	.word	0x1a0027f5

1a0028cc <__sfp>:
1a0028cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0028ce:	4607      	mov	r7, r0
1a0028d0:	f7ff ffac 	bl	1a00282c <__sfp_lock_acquire>
1a0028d4:	4b1e      	ldr	r3, [pc, #120]	; (1a002950 <__sfp+0x84>)
1a0028d6:	681e      	ldr	r6, [r3, #0]
1a0028d8:	69b3      	ldr	r3, [r6, #24]
1a0028da:	b913      	cbnz	r3, 1a0028e2 <__sfp+0x16>
1a0028dc:	4630      	mov	r0, r6
1a0028de:	f7ff ffbd 	bl	1a00285c <__sinit>
1a0028e2:	3648      	adds	r6, #72	; 0x48
1a0028e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0028e8:	3b01      	subs	r3, #1
1a0028ea:	d503      	bpl.n	1a0028f4 <__sfp+0x28>
1a0028ec:	6833      	ldr	r3, [r6, #0]
1a0028ee:	b30b      	cbz	r3, 1a002934 <__sfp+0x68>
1a0028f0:	6836      	ldr	r6, [r6, #0]
1a0028f2:	e7f7      	b.n	1a0028e4 <__sfp+0x18>
1a0028f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0028f8:	b9d5      	cbnz	r5, 1a002930 <__sfp+0x64>
1a0028fa:	4b16      	ldr	r3, [pc, #88]	; (1a002954 <__sfp+0x88>)
1a0028fc:	60e3      	str	r3, [r4, #12]
1a0028fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a002902:	6665      	str	r5, [r4, #100]	; 0x64
1a002904:	f000 f86a 	bl	1a0029dc <__retarget_lock_init_recursive>
1a002908:	f7ff ff96 	bl	1a002838 <__sfp_lock_release>
1a00290c:	6025      	str	r5, [r4, #0]
1a00290e:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a002912:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a002916:	61a5      	str	r5, [r4, #24]
1a002918:	2208      	movs	r2, #8
1a00291a:	4629      	mov	r1, r5
1a00291c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a002920:	f000 f85f 	bl	1a0029e2 <memset>
1a002924:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a002928:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a00292c:	4620      	mov	r0, r4
1a00292e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002930:	3468      	adds	r4, #104	; 0x68
1a002932:	e7d9      	b.n	1a0028e8 <__sfp+0x1c>
1a002934:	2104      	movs	r1, #4
1a002936:	4638      	mov	r0, r7
1a002938:	f7ff ff62 	bl	1a002800 <__sfmoreglue>
1a00293c:	4604      	mov	r4, r0
1a00293e:	6030      	str	r0, [r6, #0]
1a002940:	2800      	cmp	r0, #0
1a002942:	d1d5      	bne.n	1a0028f0 <__sfp+0x24>
1a002944:	f7ff ff78 	bl	1a002838 <__sfp_lock_release>
1a002948:	230c      	movs	r3, #12
1a00294a:	603b      	str	r3, [r7, #0]
1a00294c:	e7ee      	b.n	1a00292c <__sfp+0x60>
1a00294e:	bf00      	nop
1a002950:	1a0033dc 	.word	0x1a0033dc
1a002954:	ffff0001 	.word	0xffff0001

1a002958 <_fwalk_reent>:
1a002958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00295c:	4680      	mov	r8, r0
1a00295e:	4689      	mov	r9, r1
1a002960:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a002964:	2600      	movs	r6, #0
1a002966:	b914      	cbnz	r4, 1a00296e <_fwalk_reent+0x16>
1a002968:	4630      	mov	r0, r6
1a00296a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00296e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a002972:	3f01      	subs	r7, #1
1a002974:	d501      	bpl.n	1a00297a <_fwalk_reent+0x22>
1a002976:	6824      	ldr	r4, [r4, #0]
1a002978:	e7f5      	b.n	1a002966 <_fwalk_reent+0xe>
1a00297a:	89ab      	ldrh	r3, [r5, #12]
1a00297c:	2b01      	cmp	r3, #1
1a00297e:	d907      	bls.n	1a002990 <_fwalk_reent+0x38>
1a002980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a002984:	3301      	adds	r3, #1
1a002986:	d003      	beq.n	1a002990 <_fwalk_reent+0x38>
1a002988:	4629      	mov	r1, r5
1a00298a:	4640      	mov	r0, r8
1a00298c:	47c8      	blx	r9
1a00298e:	4306      	orrs	r6, r0
1a002990:	3568      	adds	r5, #104	; 0x68
1a002992:	e7ee      	b.n	1a002972 <_fwalk_reent+0x1a>

1a002994 <__libc_init_array>:
1a002994:	b570      	push	{r4, r5, r6, lr}
1a002996:	4d0d      	ldr	r5, [pc, #52]	; (1a0029cc <__libc_init_array+0x38>)
1a002998:	4c0d      	ldr	r4, [pc, #52]	; (1a0029d0 <__libc_init_array+0x3c>)
1a00299a:	1b64      	subs	r4, r4, r5
1a00299c:	10a4      	asrs	r4, r4, #2
1a00299e:	2600      	movs	r6, #0
1a0029a0:	42a6      	cmp	r6, r4
1a0029a2:	d109      	bne.n	1a0029b8 <__libc_init_array+0x24>
1a0029a4:	4d0b      	ldr	r5, [pc, #44]	; (1a0029d4 <__libc_init_array+0x40>)
1a0029a6:	4c0c      	ldr	r4, [pc, #48]	; (1a0029d8 <__libc_init_array+0x44>)
1a0029a8:	f7fd fe8b 	bl	1a0006c2 <_init>
1a0029ac:	1b64      	subs	r4, r4, r5
1a0029ae:	10a4      	asrs	r4, r4, #2
1a0029b0:	2600      	movs	r6, #0
1a0029b2:	42a6      	cmp	r6, r4
1a0029b4:	d105      	bne.n	1a0029c2 <__libc_init_array+0x2e>
1a0029b6:	bd70      	pop	{r4, r5, r6, pc}
1a0029b8:	f855 3b04 	ldr.w	r3, [r5], #4
1a0029bc:	4798      	blx	r3
1a0029be:	3601      	adds	r6, #1
1a0029c0:	e7ee      	b.n	1a0029a0 <__libc_init_array+0xc>
1a0029c2:	f855 3b04 	ldr.w	r3, [r5], #4
1a0029c6:	4798      	blx	r3
1a0029c8:	3601      	adds	r6, #1
1a0029ca:	e7f2      	b.n	1a0029b2 <__libc_init_array+0x1e>
1a0029cc:	1a0033e0 	.word	0x1a0033e0
1a0029d0:	1a0033e0 	.word	0x1a0033e0
1a0029d4:	1a0033e0 	.word	0x1a0033e0
1a0029d8:	1a0033e4 	.word	0x1a0033e4

1a0029dc <__retarget_lock_init_recursive>:
1a0029dc:	4770      	bx	lr

1a0029de <__retarget_lock_acquire_recursive>:
1a0029de:	4770      	bx	lr

1a0029e0 <__retarget_lock_release_recursive>:
1a0029e0:	4770      	bx	lr

1a0029e2 <memset>:
1a0029e2:	4402      	add	r2, r0
1a0029e4:	4603      	mov	r3, r0
1a0029e6:	4293      	cmp	r3, r2
1a0029e8:	d100      	bne.n	1a0029ec <memset+0xa>
1a0029ea:	4770      	bx	lr
1a0029ec:	f803 1b01 	strb.w	r1, [r3], #1
1a0029f0:	e7f9      	b.n	1a0029e6 <memset+0x4>
1a0029f2:	Address 0x1a0029f2 is out of bounds.


1a0029f4 <_free_r>:
1a0029f4:	b538      	push	{r3, r4, r5, lr}
1a0029f6:	4605      	mov	r5, r0
1a0029f8:	2900      	cmp	r1, #0
1a0029fa:	d045      	beq.n	1a002a88 <_free_r+0x94>
1a0029fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a002a00:	1f0c      	subs	r4, r1, #4
1a002a02:	2b00      	cmp	r3, #0
1a002a04:	bfb8      	it	lt
1a002a06:	18e4      	addlt	r4, r4, r3
1a002a08:	f000 fa7a 	bl	1a002f00 <__malloc_lock>
1a002a0c:	4a1f      	ldr	r2, [pc, #124]	; (1a002a8c <_free_r+0x98>)
1a002a0e:	6813      	ldr	r3, [r2, #0]
1a002a10:	4610      	mov	r0, r2
1a002a12:	b933      	cbnz	r3, 1a002a22 <_free_r+0x2e>
1a002a14:	6063      	str	r3, [r4, #4]
1a002a16:	6014      	str	r4, [r2, #0]
1a002a18:	4628      	mov	r0, r5
1a002a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002a1e:	f000 ba75 	b.w	1a002f0c <__malloc_unlock>
1a002a22:	42a3      	cmp	r3, r4
1a002a24:	d90c      	bls.n	1a002a40 <_free_r+0x4c>
1a002a26:	6821      	ldr	r1, [r4, #0]
1a002a28:	1862      	adds	r2, r4, r1
1a002a2a:	4293      	cmp	r3, r2
1a002a2c:	bf04      	itt	eq
1a002a2e:	681a      	ldreq	r2, [r3, #0]
1a002a30:	685b      	ldreq	r3, [r3, #4]
1a002a32:	6063      	str	r3, [r4, #4]
1a002a34:	bf04      	itt	eq
1a002a36:	1852      	addeq	r2, r2, r1
1a002a38:	6022      	streq	r2, [r4, #0]
1a002a3a:	6004      	str	r4, [r0, #0]
1a002a3c:	e7ec      	b.n	1a002a18 <_free_r+0x24>
1a002a3e:	4613      	mov	r3, r2
1a002a40:	685a      	ldr	r2, [r3, #4]
1a002a42:	b10a      	cbz	r2, 1a002a48 <_free_r+0x54>
1a002a44:	42a2      	cmp	r2, r4
1a002a46:	d9fa      	bls.n	1a002a3e <_free_r+0x4a>
1a002a48:	6819      	ldr	r1, [r3, #0]
1a002a4a:	1858      	adds	r0, r3, r1
1a002a4c:	42a0      	cmp	r0, r4
1a002a4e:	d10b      	bne.n	1a002a68 <_free_r+0x74>
1a002a50:	6820      	ldr	r0, [r4, #0]
1a002a52:	4401      	add	r1, r0
1a002a54:	1858      	adds	r0, r3, r1
1a002a56:	4282      	cmp	r2, r0
1a002a58:	6019      	str	r1, [r3, #0]
1a002a5a:	d1dd      	bne.n	1a002a18 <_free_r+0x24>
1a002a5c:	6810      	ldr	r0, [r2, #0]
1a002a5e:	6852      	ldr	r2, [r2, #4]
1a002a60:	605a      	str	r2, [r3, #4]
1a002a62:	4401      	add	r1, r0
1a002a64:	6019      	str	r1, [r3, #0]
1a002a66:	e7d7      	b.n	1a002a18 <_free_r+0x24>
1a002a68:	d902      	bls.n	1a002a70 <_free_r+0x7c>
1a002a6a:	230c      	movs	r3, #12
1a002a6c:	602b      	str	r3, [r5, #0]
1a002a6e:	e7d3      	b.n	1a002a18 <_free_r+0x24>
1a002a70:	6820      	ldr	r0, [r4, #0]
1a002a72:	1821      	adds	r1, r4, r0
1a002a74:	428a      	cmp	r2, r1
1a002a76:	bf04      	itt	eq
1a002a78:	6811      	ldreq	r1, [r2, #0]
1a002a7a:	6852      	ldreq	r2, [r2, #4]
1a002a7c:	6062      	str	r2, [r4, #4]
1a002a7e:	bf04      	itt	eq
1a002a80:	1809      	addeq	r1, r1, r0
1a002a82:	6021      	streq	r1, [r4, #0]
1a002a84:	605c      	str	r4, [r3, #4]
1a002a86:	e7c7      	b.n	1a002a18 <_free_r+0x24>
1a002a88:	bd38      	pop	{r3, r4, r5, pc}
1a002a8a:	bf00      	nop
1a002a8c:	10000170 	.word	0x10000170

1a002a90 <_malloc_r>:
1a002a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002a92:	1ccd      	adds	r5, r1, #3
1a002a94:	f025 0503 	bic.w	r5, r5, #3
1a002a98:	3508      	adds	r5, #8
1a002a9a:	2d0c      	cmp	r5, #12
1a002a9c:	bf38      	it	cc
1a002a9e:	250c      	movcc	r5, #12
1a002aa0:	2d00      	cmp	r5, #0
1a002aa2:	4606      	mov	r6, r0
1a002aa4:	db01      	blt.n	1a002aaa <_malloc_r+0x1a>
1a002aa6:	42a9      	cmp	r1, r5
1a002aa8:	d903      	bls.n	1a002ab2 <_malloc_r+0x22>
1a002aaa:	230c      	movs	r3, #12
1a002aac:	6033      	str	r3, [r6, #0]
1a002aae:	2000      	movs	r0, #0
1a002ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002ab2:	f000 fa25 	bl	1a002f00 <__malloc_lock>
1a002ab6:	4921      	ldr	r1, [pc, #132]	; (1a002b3c <_malloc_r+0xac>)
1a002ab8:	680a      	ldr	r2, [r1, #0]
1a002aba:	4614      	mov	r4, r2
1a002abc:	b99c      	cbnz	r4, 1a002ae6 <_malloc_r+0x56>
1a002abe:	4f20      	ldr	r7, [pc, #128]	; (1a002b40 <_malloc_r+0xb0>)
1a002ac0:	683b      	ldr	r3, [r7, #0]
1a002ac2:	b923      	cbnz	r3, 1a002ace <_malloc_r+0x3e>
1a002ac4:	4621      	mov	r1, r4
1a002ac6:	4630      	mov	r0, r6
1a002ac8:	f7fd fe50 	bl	1a00076c <_sbrk_r>
1a002acc:	6038      	str	r0, [r7, #0]
1a002ace:	4629      	mov	r1, r5
1a002ad0:	4630      	mov	r0, r6
1a002ad2:	f7fd fe4b 	bl	1a00076c <_sbrk_r>
1a002ad6:	1c43      	adds	r3, r0, #1
1a002ad8:	d123      	bne.n	1a002b22 <_malloc_r+0x92>
1a002ada:	230c      	movs	r3, #12
1a002adc:	6033      	str	r3, [r6, #0]
1a002ade:	4630      	mov	r0, r6
1a002ae0:	f000 fa14 	bl	1a002f0c <__malloc_unlock>
1a002ae4:	e7e3      	b.n	1a002aae <_malloc_r+0x1e>
1a002ae6:	6823      	ldr	r3, [r4, #0]
1a002ae8:	1b5b      	subs	r3, r3, r5
1a002aea:	d417      	bmi.n	1a002b1c <_malloc_r+0x8c>
1a002aec:	2b0b      	cmp	r3, #11
1a002aee:	d903      	bls.n	1a002af8 <_malloc_r+0x68>
1a002af0:	6023      	str	r3, [r4, #0]
1a002af2:	441c      	add	r4, r3
1a002af4:	6025      	str	r5, [r4, #0]
1a002af6:	e004      	b.n	1a002b02 <_malloc_r+0x72>
1a002af8:	6863      	ldr	r3, [r4, #4]
1a002afa:	42a2      	cmp	r2, r4
1a002afc:	bf0c      	ite	eq
1a002afe:	600b      	streq	r3, [r1, #0]
1a002b00:	6053      	strne	r3, [r2, #4]
1a002b02:	4630      	mov	r0, r6
1a002b04:	f000 fa02 	bl	1a002f0c <__malloc_unlock>
1a002b08:	f104 000b 	add.w	r0, r4, #11
1a002b0c:	1d23      	adds	r3, r4, #4
1a002b0e:	f020 0007 	bic.w	r0, r0, #7
1a002b12:	1ac2      	subs	r2, r0, r3
1a002b14:	d0cc      	beq.n	1a002ab0 <_malloc_r+0x20>
1a002b16:	1a1b      	subs	r3, r3, r0
1a002b18:	50a3      	str	r3, [r4, r2]
1a002b1a:	e7c9      	b.n	1a002ab0 <_malloc_r+0x20>
1a002b1c:	4622      	mov	r2, r4
1a002b1e:	6864      	ldr	r4, [r4, #4]
1a002b20:	e7cc      	b.n	1a002abc <_malloc_r+0x2c>
1a002b22:	1cc4      	adds	r4, r0, #3
1a002b24:	f024 0403 	bic.w	r4, r4, #3
1a002b28:	42a0      	cmp	r0, r4
1a002b2a:	d0e3      	beq.n	1a002af4 <_malloc_r+0x64>
1a002b2c:	1a21      	subs	r1, r4, r0
1a002b2e:	4630      	mov	r0, r6
1a002b30:	f7fd fe1c 	bl	1a00076c <_sbrk_r>
1a002b34:	3001      	adds	r0, #1
1a002b36:	d1dd      	bne.n	1a002af4 <_malloc_r+0x64>
1a002b38:	e7cf      	b.n	1a002ada <_malloc_r+0x4a>
1a002b3a:	bf00      	nop
1a002b3c:	10000170 	.word	0x10000170
1a002b40:	10000174 	.word	0x10000174

1a002b44 <_puts_r>:
1a002b44:	b570      	push	{r4, r5, r6, lr}
1a002b46:	460e      	mov	r6, r1
1a002b48:	4605      	mov	r5, r0
1a002b4a:	b118      	cbz	r0, 1a002b54 <_puts_r+0x10>
1a002b4c:	6983      	ldr	r3, [r0, #24]
1a002b4e:	b90b      	cbnz	r3, 1a002b54 <_puts_r+0x10>
1a002b50:	f7ff fe84 	bl	1a00285c <__sinit>
1a002b54:	69ab      	ldr	r3, [r5, #24]
1a002b56:	68ac      	ldr	r4, [r5, #8]
1a002b58:	b913      	cbnz	r3, 1a002b60 <_puts_r+0x1c>
1a002b5a:	4628      	mov	r0, r5
1a002b5c:	f7ff fe7e 	bl	1a00285c <__sinit>
1a002b60:	4b2c      	ldr	r3, [pc, #176]	; (1a002c14 <_puts_r+0xd0>)
1a002b62:	429c      	cmp	r4, r3
1a002b64:	d120      	bne.n	1a002ba8 <_puts_r+0x64>
1a002b66:	686c      	ldr	r4, [r5, #4]
1a002b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002b6a:	07db      	lsls	r3, r3, #31
1a002b6c:	d405      	bmi.n	1a002b7a <_puts_r+0x36>
1a002b6e:	89a3      	ldrh	r3, [r4, #12]
1a002b70:	0598      	lsls	r0, r3, #22
1a002b72:	d402      	bmi.n	1a002b7a <_puts_r+0x36>
1a002b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002b76:	f7ff ff32 	bl	1a0029de <__retarget_lock_acquire_recursive>
1a002b7a:	89a3      	ldrh	r3, [r4, #12]
1a002b7c:	0719      	lsls	r1, r3, #28
1a002b7e:	d51d      	bpl.n	1a002bbc <_puts_r+0x78>
1a002b80:	6923      	ldr	r3, [r4, #16]
1a002b82:	b1db      	cbz	r3, 1a002bbc <_puts_r+0x78>
1a002b84:	3e01      	subs	r6, #1
1a002b86:	68a3      	ldr	r3, [r4, #8]
1a002b88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a002b8c:	3b01      	subs	r3, #1
1a002b8e:	60a3      	str	r3, [r4, #8]
1a002b90:	bb39      	cbnz	r1, 1a002be2 <_puts_r+0x9e>
1a002b92:	2b00      	cmp	r3, #0
1a002b94:	da38      	bge.n	1a002c08 <_puts_r+0xc4>
1a002b96:	4622      	mov	r2, r4
1a002b98:	210a      	movs	r1, #10
1a002b9a:	4628      	mov	r0, r5
1a002b9c:	f000 f88c 	bl	1a002cb8 <__swbuf_r>
1a002ba0:	3001      	adds	r0, #1
1a002ba2:	d011      	beq.n	1a002bc8 <_puts_r+0x84>
1a002ba4:	250a      	movs	r5, #10
1a002ba6:	e011      	b.n	1a002bcc <_puts_r+0x88>
1a002ba8:	4b1b      	ldr	r3, [pc, #108]	; (1a002c18 <_puts_r+0xd4>)
1a002baa:	429c      	cmp	r4, r3
1a002bac:	d101      	bne.n	1a002bb2 <_puts_r+0x6e>
1a002bae:	68ac      	ldr	r4, [r5, #8]
1a002bb0:	e7da      	b.n	1a002b68 <_puts_r+0x24>
1a002bb2:	4b1a      	ldr	r3, [pc, #104]	; (1a002c1c <_puts_r+0xd8>)
1a002bb4:	429c      	cmp	r4, r3
1a002bb6:	bf08      	it	eq
1a002bb8:	68ec      	ldreq	r4, [r5, #12]
1a002bba:	e7d5      	b.n	1a002b68 <_puts_r+0x24>
1a002bbc:	4621      	mov	r1, r4
1a002bbe:	4628      	mov	r0, r5
1a002bc0:	f000 f8cc 	bl	1a002d5c <__swsetup_r>
1a002bc4:	2800      	cmp	r0, #0
1a002bc6:	d0dd      	beq.n	1a002b84 <_puts_r+0x40>
1a002bc8:	f04f 35ff 	mov.w	r5, #4294967295
1a002bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002bce:	07da      	lsls	r2, r3, #31
1a002bd0:	d405      	bmi.n	1a002bde <_puts_r+0x9a>
1a002bd2:	89a3      	ldrh	r3, [r4, #12]
1a002bd4:	059b      	lsls	r3, r3, #22
1a002bd6:	d402      	bmi.n	1a002bde <_puts_r+0x9a>
1a002bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002bda:	f7ff ff01 	bl	1a0029e0 <__retarget_lock_release_recursive>
1a002bde:	4628      	mov	r0, r5
1a002be0:	bd70      	pop	{r4, r5, r6, pc}
1a002be2:	2b00      	cmp	r3, #0
1a002be4:	da04      	bge.n	1a002bf0 <_puts_r+0xac>
1a002be6:	69a2      	ldr	r2, [r4, #24]
1a002be8:	429a      	cmp	r2, r3
1a002bea:	dc06      	bgt.n	1a002bfa <_puts_r+0xb6>
1a002bec:	290a      	cmp	r1, #10
1a002bee:	d004      	beq.n	1a002bfa <_puts_r+0xb6>
1a002bf0:	6823      	ldr	r3, [r4, #0]
1a002bf2:	1c5a      	adds	r2, r3, #1
1a002bf4:	6022      	str	r2, [r4, #0]
1a002bf6:	7019      	strb	r1, [r3, #0]
1a002bf8:	e7c5      	b.n	1a002b86 <_puts_r+0x42>
1a002bfa:	4622      	mov	r2, r4
1a002bfc:	4628      	mov	r0, r5
1a002bfe:	f000 f85b 	bl	1a002cb8 <__swbuf_r>
1a002c02:	3001      	adds	r0, #1
1a002c04:	d1bf      	bne.n	1a002b86 <_puts_r+0x42>
1a002c06:	e7df      	b.n	1a002bc8 <_puts_r+0x84>
1a002c08:	6823      	ldr	r3, [r4, #0]
1a002c0a:	250a      	movs	r5, #10
1a002c0c:	1c5a      	adds	r2, r3, #1
1a002c0e:	6022      	str	r2, [r4, #0]
1a002c10:	701d      	strb	r5, [r3, #0]
1a002c12:	e7db      	b.n	1a002bcc <_puts_r+0x88>
1a002c14:	1a00339c 	.word	0x1a00339c
1a002c18:	1a0033bc 	.word	0x1a0033bc
1a002c1c:	1a00337c 	.word	0x1a00337c

1a002c20 <puts>:
1a002c20:	4b02      	ldr	r3, [pc, #8]	; (1a002c2c <puts+0xc>)
1a002c22:	4601      	mov	r1, r0
1a002c24:	6818      	ldr	r0, [r3, #0]
1a002c26:	f7ff bf8d 	b.w	1a002b44 <_puts_r>
1a002c2a:	bf00      	nop
1a002c2c:	10000098 	.word	0x10000098

1a002c30 <__sread>:
1a002c30:	b510      	push	{r4, lr}
1a002c32:	460c      	mov	r4, r1
1a002c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c38:	f7fd fd5c 	bl	1a0006f4 <_read_r>
1a002c3c:	2800      	cmp	r0, #0
1a002c3e:	bfab      	itete	ge
1a002c40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002c42:	89a3      	ldrhlt	r3, [r4, #12]
1a002c44:	181b      	addge	r3, r3, r0
1a002c46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002c4a:	bfac      	ite	ge
1a002c4c:	6563      	strge	r3, [r4, #84]	; 0x54
1a002c4e:	81a3      	strhlt	r3, [r4, #12]
1a002c50:	bd10      	pop	{r4, pc}

1a002c52 <__swrite>:
1a002c52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002c56:	461f      	mov	r7, r3
1a002c58:	898b      	ldrh	r3, [r1, #12]
1a002c5a:	05db      	lsls	r3, r3, #23
1a002c5c:	4605      	mov	r5, r0
1a002c5e:	460c      	mov	r4, r1
1a002c60:	4616      	mov	r6, r2
1a002c62:	d505      	bpl.n	1a002c70 <__swrite+0x1e>
1a002c64:	2302      	movs	r3, #2
1a002c66:	2200      	movs	r2, #0
1a002c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c6c:	f7fd fd3d 	bl	1a0006ea <_lseek_r>
1a002c70:	89a3      	ldrh	r3, [r4, #12]
1a002c72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002c76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002c7a:	81a3      	strh	r3, [r4, #12]
1a002c7c:	4632      	mov	r2, r6
1a002c7e:	463b      	mov	r3, r7
1a002c80:	4628      	mov	r0, r5
1a002c82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002c86:	f7fd bd5c 	b.w	1a000742 <_write_r>

1a002c8a <__sseek>:
1a002c8a:	b510      	push	{r4, lr}
1a002c8c:	460c      	mov	r4, r1
1a002c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002c92:	f7fd fd2a 	bl	1a0006ea <_lseek_r>
1a002c96:	1c43      	adds	r3, r0, #1
1a002c98:	89a3      	ldrh	r3, [r4, #12]
1a002c9a:	bf15      	itete	ne
1a002c9c:	6560      	strne	r0, [r4, #84]	; 0x54
1a002c9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002ca2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002ca6:	81a3      	strheq	r3, [r4, #12]
1a002ca8:	bf18      	it	ne
1a002caa:	81a3      	strhne	r3, [r4, #12]
1a002cac:	bd10      	pop	{r4, pc}

1a002cae <__sclose>:
1a002cae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002cb2:	f7fd bd07 	b.w	1a0006c4 <_close_r>
1a002cb6:	Address 0x1a002cb6 is out of bounds.


1a002cb8 <__swbuf_r>:
1a002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002cba:	460e      	mov	r6, r1
1a002cbc:	4614      	mov	r4, r2
1a002cbe:	4605      	mov	r5, r0
1a002cc0:	b118      	cbz	r0, 1a002cca <__swbuf_r+0x12>
1a002cc2:	6983      	ldr	r3, [r0, #24]
1a002cc4:	b90b      	cbnz	r3, 1a002cca <__swbuf_r+0x12>
1a002cc6:	f7ff fdc9 	bl	1a00285c <__sinit>
1a002cca:	4b21      	ldr	r3, [pc, #132]	; (1a002d50 <__swbuf_r+0x98>)
1a002ccc:	429c      	cmp	r4, r3
1a002cce:	d12b      	bne.n	1a002d28 <__swbuf_r+0x70>
1a002cd0:	686c      	ldr	r4, [r5, #4]
1a002cd2:	69a3      	ldr	r3, [r4, #24]
1a002cd4:	60a3      	str	r3, [r4, #8]
1a002cd6:	89a3      	ldrh	r3, [r4, #12]
1a002cd8:	071a      	lsls	r2, r3, #28
1a002cda:	d52f      	bpl.n	1a002d3c <__swbuf_r+0x84>
1a002cdc:	6923      	ldr	r3, [r4, #16]
1a002cde:	b36b      	cbz	r3, 1a002d3c <__swbuf_r+0x84>
1a002ce0:	6923      	ldr	r3, [r4, #16]
1a002ce2:	6820      	ldr	r0, [r4, #0]
1a002ce4:	1ac0      	subs	r0, r0, r3
1a002ce6:	6963      	ldr	r3, [r4, #20]
1a002ce8:	b2f6      	uxtb	r6, r6
1a002cea:	4283      	cmp	r3, r0
1a002cec:	4637      	mov	r7, r6
1a002cee:	dc04      	bgt.n	1a002cfa <__swbuf_r+0x42>
1a002cf0:	4621      	mov	r1, r4
1a002cf2:	4628      	mov	r0, r5
1a002cf4:	f7ff fd1e 	bl	1a002734 <_fflush_r>
1a002cf8:	bb30      	cbnz	r0, 1a002d48 <__swbuf_r+0x90>
1a002cfa:	68a3      	ldr	r3, [r4, #8]
1a002cfc:	3b01      	subs	r3, #1
1a002cfe:	60a3      	str	r3, [r4, #8]
1a002d00:	6823      	ldr	r3, [r4, #0]
1a002d02:	1c5a      	adds	r2, r3, #1
1a002d04:	6022      	str	r2, [r4, #0]
1a002d06:	701e      	strb	r6, [r3, #0]
1a002d08:	6963      	ldr	r3, [r4, #20]
1a002d0a:	3001      	adds	r0, #1
1a002d0c:	4283      	cmp	r3, r0
1a002d0e:	d004      	beq.n	1a002d1a <__swbuf_r+0x62>
1a002d10:	89a3      	ldrh	r3, [r4, #12]
1a002d12:	07db      	lsls	r3, r3, #31
1a002d14:	d506      	bpl.n	1a002d24 <__swbuf_r+0x6c>
1a002d16:	2e0a      	cmp	r6, #10
1a002d18:	d104      	bne.n	1a002d24 <__swbuf_r+0x6c>
1a002d1a:	4621      	mov	r1, r4
1a002d1c:	4628      	mov	r0, r5
1a002d1e:	f7ff fd09 	bl	1a002734 <_fflush_r>
1a002d22:	b988      	cbnz	r0, 1a002d48 <__swbuf_r+0x90>
1a002d24:	4638      	mov	r0, r7
1a002d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002d28:	4b0a      	ldr	r3, [pc, #40]	; (1a002d54 <__swbuf_r+0x9c>)
1a002d2a:	429c      	cmp	r4, r3
1a002d2c:	d101      	bne.n	1a002d32 <__swbuf_r+0x7a>
1a002d2e:	68ac      	ldr	r4, [r5, #8]
1a002d30:	e7cf      	b.n	1a002cd2 <__swbuf_r+0x1a>
1a002d32:	4b09      	ldr	r3, [pc, #36]	; (1a002d58 <__swbuf_r+0xa0>)
1a002d34:	429c      	cmp	r4, r3
1a002d36:	bf08      	it	eq
1a002d38:	68ec      	ldreq	r4, [r5, #12]
1a002d3a:	e7ca      	b.n	1a002cd2 <__swbuf_r+0x1a>
1a002d3c:	4621      	mov	r1, r4
1a002d3e:	4628      	mov	r0, r5
1a002d40:	f000 f80c 	bl	1a002d5c <__swsetup_r>
1a002d44:	2800      	cmp	r0, #0
1a002d46:	d0cb      	beq.n	1a002ce0 <__swbuf_r+0x28>
1a002d48:	f04f 37ff 	mov.w	r7, #4294967295
1a002d4c:	e7ea      	b.n	1a002d24 <__swbuf_r+0x6c>
1a002d4e:	bf00      	nop
1a002d50:	1a00339c 	.word	0x1a00339c
1a002d54:	1a0033bc 	.word	0x1a0033bc
1a002d58:	1a00337c 	.word	0x1a00337c

1a002d5c <__swsetup_r>:
1a002d5c:	4b32      	ldr	r3, [pc, #200]	; (1a002e28 <__swsetup_r+0xcc>)
1a002d5e:	b570      	push	{r4, r5, r6, lr}
1a002d60:	681d      	ldr	r5, [r3, #0]
1a002d62:	4606      	mov	r6, r0
1a002d64:	460c      	mov	r4, r1
1a002d66:	b125      	cbz	r5, 1a002d72 <__swsetup_r+0x16>
1a002d68:	69ab      	ldr	r3, [r5, #24]
1a002d6a:	b913      	cbnz	r3, 1a002d72 <__swsetup_r+0x16>
1a002d6c:	4628      	mov	r0, r5
1a002d6e:	f7ff fd75 	bl	1a00285c <__sinit>
1a002d72:	4b2e      	ldr	r3, [pc, #184]	; (1a002e2c <__swsetup_r+0xd0>)
1a002d74:	429c      	cmp	r4, r3
1a002d76:	d10f      	bne.n	1a002d98 <__swsetup_r+0x3c>
1a002d78:	686c      	ldr	r4, [r5, #4]
1a002d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002d7e:	b29a      	uxth	r2, r3
1a002d80:	0715      	lsls	r5, r2, #28
1a002d82:	d42c      	bmi.n	1a002dde <__swsetup_r+0x82>
1a002d84:	06d0      	lsls	r0, r2, #27
1a002d86:	d411      	bmi.n	1a002dac <__swsetup_r+0x50>
1a002d88:	2209      	movs	r2, #9
1a002d8a:	6032      	str	r2, [r6, #0]
1a002d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002d90:	81a3      	strh	r3, [r4, #12]
1a002d92:	f04f 30ff 	mov.w	r0, #4294967295
1a002d96:	e03e      	b.n	1a002e16 <__swsetup_r+0xba>
1a002d98:	4b25      	ldr	r3, [pc, #148]	; (1a002e30 <__swsetup_r+0xd4>)
1a002d9a:	429c      	cmp	r4, r3
1a002d9c:	d101      	bne.n	1a002da2 <__swsetup_r+0x46>
1a002d9e:	68ac      	ldr	r4, [r5, #8]
1a002da0:	e7eb      	b.n	1a002d7a <__swsetup_r+0x1e>
1a002da2:	4b24      	ldr	r3, [pc, #144]	; (1a002e34 <__swsetup_r+0xd8>)
1a002da4:	429c      	cmp	r4, r3
1a002da6:	bf08      	it	eq
1a002da8:	68ec      	ldreq	r4, [r5, #12]
1a002daa:	e7e6      	b.n	1a002d7a <__swsetup_r+0x1e>
1a002dac:	0751      	lsls	r1, r2, #29
1a002dae:	d512      	bpl.n	1a002dd6 <__swsetup_r+0x7a>
1a002db0:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002db2:	b141      	cbz	r1, 1a002dc6 <__swsetup_r+0x6a>
1a002db4:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002db8:	4299      	cmp	r1, r3
1a002dba:	d002      	beq.n	1a002dc2 <__swsetup_r+0x66>
1a002dbc:	4630      	mov	r0, r6
1a002dbe:	f7ff fe19 	bl	1a0029f4 <_free_r>
1a002dc2:	2300      	movs	r3, #0
1a002dc4:	6363      	str	r3, [r4, #52]	; 0x34
1a002dc6:	89a3      	ldrh	r3, [r4, #12]
1a002dc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002dcc:	81a3      	strh	r3, [r4, #12]
1a002dce:	2300      	movs	r3, #0
1a002dd0:	6063      	str	r3, [r4, #4]
1a002dd2:	6923      	ldr	r3, [r4, #16]
1a002dd4:	6023      	str	r3, [r4, #0]
1a002dd6:	89a3      	ldrh	r3, [r4, #12]
1a002dd8:	f043 0308 	orr.w	r3, r3, #8
1a002ddc:	81a3      	strh	r3, [r4, #12]
1a002dde:	6923      	ldr	r3, [r4, #16]
1a002de0:	b94b      	cbnz	r3, 1a002df6 <__swsetup_r+0x9a>
1a002de2:	89a3      	ldrh	r3, [r4, #12]
1a002de4:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002dec:	d003      	beq.n	1a002df6 <__swsetup_r+0x9a>
1a002dee:	4621      	mov	r1, r4
1a002df0:	4630      	mov	r0, r6
1a002df2:	f000 f845 	bl	1a002e80 <__smakebuf_r>
1a002df6:	89a2      	ldrh	r2, [r4, #12]
1a002df8:	f012 0301 	ands.w	r3, r2, #1
1a002dfc:	d00c      	beq.n	1a002e18 <__swsetup_r+0xbc>
1a002dfe:	2300      	movs	r3, #0
1a002e00:	60a3      	str	r3, [r4, #8]
1a002e02:	6963      	ldr	r3, [r4, #20]
1a002e04:	425b      	negs	r3, r3
1a002e06:	61a3      	str	r3, [r4, #24]
1a002e08:	6923      	ldr	r3, [r4, #16]
1a002e0a:	b953      	cbnz	r3, 1a002e22 <__swsetup_r+0xc6>
1a002e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002e10:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a002e14:	d1ba      	bne.n	1a002d8c <__swsetup_r+0x30>
1a002e16:	bd70      	pop	{r4, r5, r6, pc}
1a002e18:	0792      	lsls	r2, r2, #30
1a002e1a:	bf58      	it	pl
1a002e1c:	6963      	ldrpl	r3, [r4, #20]
1a002e1e:	60a3      	str	r3, [r4, #8]
1a002e20:	e7f2      	b.n	1a002e08 <__swsetup_r+0xac>
1a002e22:	2000      	movs	r0, #0
1a002e24:	e7f7      	b.n	1a002e16 <__swsetup_r+0xba>
1a002e26:	bf00      	nop
1a002e28:	10000098 	.word	0x10000098
1a002e2c:	1a00339c 	.word	0x1a00339c
1a002e30:	1a0033bc 	.word	0x1a0033bc
1a002e34:	1a00337c 	.word	0x1a00337c

1a002e38 <__swhatbuf_r>:
1a002e38:	b570      	push	{r4, r5, r6, lr}
1a002e3a:	460e      	mov	r6, r1
1a002e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002e40:	2900      	cmp	r1, #0
1a002e42:	b096      	sub	sp, #88	; 0x58
1a002e44:	4614      	mov	r4, r2
1a002e46:	461d      	mov	r5, r3
1a002e48:	da07      	bge.n	1a002e5a <__swhatbuf_r+0x22>
1a002e4a:	2300      	movs	r3, #0
1a002e4c:	602b      	str	r3, [r5, #0]
1a002e4e:	89b3      	ldrh	r3, [r6, #12]
1a002e50:	061a      	lsls	r2, r3, #24
1a002e52:	d410      	bmi.n	1a002e76 <__swhatbuf_r+0x3e>
1a002e54:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002e58:	e00e      	b.n	1a002e78 <__swhatbuf_r+0x40>
1a002e5a:	466a      	mov	r2, sp
1a002e5c:	f7fd fc37 	bl	1a0006ce <_fstat_r>
1a002e60:	2800      	cmp	r0, #0
1a002e62:	dbf2      	blt.n	1a002e4a <__swhatbuf_r+0x12>
1a002e64:	9a01      	ldr	r2, [sp, #4]
1a002e66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002e6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002e6e:	425a      	negs	r2, r3
1a002e70:	415a      	adcs	r2, r3
1a002e72:	602a      	str	r2, [r5, #0]
1a002e74:	e7ee      	b.n	1a002e54 <__swhatbuf_r+0x1c>
1a002e76:	2340      	movs	r3, #64	; 0x40
1a002e78:	2000      	movs	r0, #0
1a002e7a:	6023      	str	r3, [r4, #0]
1a002e7c:	b016      	add	sp, #88	; 0x58
1a002e7e:	bd70      	pop	{r4, r5, r6, pc}

1a002e80 <__smakebuf_r>:
1a002e80:	898b      	ldrh	r3, [r1, #12]
1a002e82:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a002e84:	079d      	lsls	r5, r3, #30
1a002e86:	4606      	mov	r6, r0
1a002e88:	460c      	mov	r4, r1
1a002e8a:	d507      	bpl.n	1a002e9c <__smakebuf_r+0x1c>
1a002e8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a002e90:	6023      	str	r3, [r4, #0]
1a002e92:	6123      	str	r3, [r4, #16]
1a002e94:	2301      	movs	r3, #1
1a002e96:	6163      	str	r3, [r4, #20]
1a002e98:	b002      	add	sp, #8
1a002e9a:	bd70      	pop	{r4, r5, r6, pc}
1a002e9c:	ab01      	add	r3, sp, #4
1a002e9e:	466a      	mov	r2, sp
1a002ea0:	f7ff ffca 	bl	1a002e38 <__swhatbuf_r>
1a002ea4:	9900      	ldr	r1, [sp, #0]
1a002ea6:	4605      	mov	r5, r0
1a002ea8:	4630      	mov	r0, r6
1a002eaa:	f7ff fdf1 	bl	1a002a90 <_malloc_r>
1a002eae:	b948      	cbnz	r0, 1a002ec4 <__smakebuf_r+0x44>
1a002eb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002eb4:	059a      	lsls	r2, r3, #22
1a002eb6:	d4ef      	bmi.n	1a002e98 <__smakebuf_r+0x18>
1a002eb8:	f023 0303 	bic.w	r3, r3, #3
1a002ebc:	f043 0302 	orr.w	r3, r3, #2
1a002ec0:	81a3      	strh	r3, [r4, #12]
1a002ec2:	e7e3      	b.n	1a002e8c <__smakebuf_r+0xc>
1a002ec4:	4b0d      	ldr	r3, [pc, #52]	; (1a002efc <__smakebuf_r+0x7c>)
1a002ec6:	62b3      	str	r3, [r6, #40]	; 0x28
1a002ec8:	89a3      	ldrh	r3, [r4, #12]
1a002eca:	6020      	str	r0, [r4, #0]
1a002ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002ed0:	81a3      	strh	r3, [r4, #12]
1a002ed2:	9b00      	ldr	r3, [sp, #0]
1a002ed4:	6163      	str	r3, [r4, #20]
1a002ed6:	9b01      	ldr	r3, [sp, #4]
1a002ed8:	6120      	str	r0, [r4, #16]
1a002eda:	b15b      	cbz	r3, 1a002ef4 <__smakebuf_r+0x74>
1a002edc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002ee0:	4630      	mov	r0, r6
1a002ee2:	f7fd fbf9 	bl	1a0006d8 <_isatty_r>
1a002ee6:	b128      	cbz	r0, 1a002ef4 <__smakebuf_r+0x74>
1a002ee8:	89a3      	ldrh	r3, [r4, #12]
1a002eea:	f023 0303 	bic.w	r3, r3, #3
1a002eee:	f043 0301 	orr.w	r3, r3, #1
1a002ef2:	81a3      	strh	r3, [r4, #12]
1a002ef4:	89a3      	ldrh	r3, [r4, #12]
1a002ef6:	431d      	orrs	r5, r3
1a002ef8:	81a5      	strh	r5, [r4, #12]
1a002efa:	e7cd      	b.n	1a002e98 <__smakebuf_r+0x18>
1a002efc:	1a0027f5 	.word	0x1a0027f5

1a002f00 <__malloc_lock>:
1a002f00:	4801      	ldr	r0, [pc, #4]	; (1a002f08 <__malloc_lock+0x8>)
1a002f02:	f7ff bd6c 	b.w	1a0029de <__retarget_lock_acquire_recursive>
1a002f06:	bf00      	nop
1a002f08:	10000184 	.word	0x10000184

1a002f0c <__malloc_unlock>:
1a002f0c:	4801      	ldr	r0, [pc, #4]	; (1a002f14 <__malloc_unlock+0x8>)
1a002f0e:	f7ff bd67 	b.w	1a0029e0 <__retarget_lock_release_recursive>
1a002f12:	bf00      	nop
1a002f14:	10000184 	.word	0x10000184

1a002f18 <Gamepad_ReportDescSize>:
1a002f18:	ffff002d                                -...

1a002f1c <Gamepad_ReportDescriptor>:
1a002f1c:	05090105 010501a1 31093009 ff250015     .........0.1..%.
1a002f2c:	08750295 09050281 06290119 01250015     ..u.......)...%.
1a002f3c:	01750695 01950281 01810275 ffffffc0     ..u.....u.......

1a002f4c <USB_DeviceDescriptor>:
1a002f4c:	02000112 40000000 00861fc9 02010100     .......@........
1a002f5c:	ffff0103                                ....

1a002f60 <USB_DeviceQualifier>:
1a002f60:	0200060a 40000000 ffff0001              .......@....

1a002f6c <USB_StringDescriptor>:
1a002f6c:	04090304 004e0326 00500058 00530020     ....&.N.X.P. .S.
1a002f7c:	006d0065 00630069 006e006f 00750064     e.m.i.c.o.n.d.u.
1a002f8c:	00740063 0072006f 03220073 0050004c     c.t.o.r.s.".L.P.
1a002f9c:	00310043 00780038 00200078 00410047     C.1.8.x.x. .G.A.
1a002fac:	0045004d 00410050 00200044 0041031c     M.E.P.A.D. ...A.
1a002fbc:	00430042 00310044 00330032 00350034     B.C.D.1.2.3.4.5.
1a002fcc:	00370036 00390038 0048031a 00440049     6.7.8.9...H.I.D.
1a002fdc:	00470020 004d0041 00500045 00440041      .G.A.M.E.P.A.D.
1a002fec:	                                          .

1a002fee <Keyboard_ReportDescSize>:
1a002fee:	                                         ?.

1a002ff0 <Keyboard_ReportDescriptor>:
1a002ff0:	06090105 070501a1 e729e019 01250015     ..........)...%.
1a003000:	08950175 01950281 01810875 01750595     u.......u.....u.
1a003010:	01190805 02910529 03750195 06950191     ....).....u.....
1a003020:	00150875 07056525 65290019 ffc00081     u...%e....)e....

1a003030 <InitClkStates>:
1a003030:	01010f01                                ....

1a003034 <pinmuxing>:
1a003034:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a003044:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a003054:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a003064:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a003074:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a003084:	00d50301 00d50401 00160107 00560207     ..............V.
1a003094:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0030a4:	00570206                                ..W.

1a0030a8 <ExtRateIn>:
1a0030a8:	00000000                                ....

1a0030ac <GpioButtons>:
1a0030ac:	08000400 09010900                       ........

1a0030b4 <GpioLeds>:
1a0030b4:	01050005 0e000205 0c010b01              ............

1a0030c0 <GpioPorts>:
1a0030c0:	03030003 0f050403 05031005 07030603     ................
1a0030d0:	ffff0802                                ....

1a0030d4 <OscRateIn>:
1a0030d4:	00b71b00                                ....

1a0030d8 <InitClkStates>:
1a0030d8:	00010100 00010909 0001090a 01010701     ................
1a0030e8:	00010902 00010906 0101090c 0001090d     ................
1a0030f8:	0001090e 0001090f 00010910 00010911     ................
1a003108:	00010912 00010913 00011114 00011119     ................
1a003118:	0001111a 0001111b                       ........

1a003120 <usbPLLSetup>:
1a003120:	0000601d 06167ffa 00000000 00000000     .`..............
1a003130:	1c9c3800 08040201 0f0f0f03 ffff00ff     .8..............

1a003140 <periph_to_base>:
1a003140:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a003150:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003160:	000100e0 01000100 01200003 00060120     .......... . ...
1a003170:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a003180:	01820013 00120182 01a201a2 01c20011     ................
1a003190:	001001c2 01e201e2 0202000f 000e0202     ................
1a0031a0:	02220222 0223000d 001c0223              "."...#.#...

1a0031ac <UART_BClock>:
1a0031ac:	01a201c2 01620182                       ......b.

1a0031b4 <UART_PClock>:
1a0031b4:	00820081 00a200a1                       ........

1a0031bc <gpioPinsInit>:
1a0031bc:	02000104 00050701 05010d03 04080100     ................
1a0031cc:	02020002 02000304 00000403 04070002     ................
1a0031dc:	030c0300 09050402 05040103 04030208     ................
1a0031ec:	04020305 06040504 0802000c 03000b06     ................
1a0031fc:	00090607 07060503 060f0504 03030004     ................
1a00320c:	02000404 00050404 06040502 04060200     ................
1a00321c:	0c050408 05040a04 0003010e 14010a00     ................
1a00322c:	010f0000 0d000012 00001101 0010010c     ................
1a00323c:	07070300 000f0300 01000001 00000000     ................
1a00324c:	000a0600 08060603 06100504 04030005     ................
1a00325c:	03000106 04090400 04010d05 010b0000     ................
1a00326c:	0200000f 00000001 00010104 02010800     ................
1a00327c:	01090000 09010006 05040002 04010200     ................
1a00328c:	02020105 02020504 0e00000a 01000b02     ................
1a00329c:	000c020b ffff0c01 00061a80 0000000a     ................

1a0032ac <lpcUarts>:
1a0032ac:	40081000 06020406 00180205 40081000     ...@...........@
1a0032bc:	09070509 00180706 40082000 00000000     ......... .@....
1a0032cc:	00190000 400c1000 07060107 001a0602     .......@........
1a0032dc:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0032ec:	02020302 001b0204 5f425355 5f444948     ........USB_HID_
1a0032fc:	53554f4d 00000d45 5f425355 5f444948     MOUSE...USB_HID_
1a00330c:	4259454b 4452414f 0000000d 5f425355     KEYBOARD....USB_
1a00331c:	5f444948 454e4547 0d434952 00000000     HID_GENERIC.....
1a00332c:	5f425355 5f434443 54524155 0000000d     USB_CDC_UART....
1a00333c:	5f425355 5f43534d 56495244 00000d45     USB_MSC_DRIVE...
1a00334c:	6f727245 79202c72 6d20756f 20747375     Error, you must 
1a00335c:	20657375 61762061 2064696c 20425355     use a valid USB 
1a00336c:	69766564 63206563 7373616c 0000000d     device class....

1a00337c <__sf_fake_stderr>:
	...

1a00339c <__sf_fake_stdin>:
	...

1a0033bc <__sf_fake_stdout>:
	...

1a0033dc <_global_impure_ptr>:
1a0033dc:	1000009c                                ....
