module Part6(SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7);

input [17:0] SW;
	
	output reg [0:6] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;

	logic [2:0] S, H, E, L, O, M, M2, M3, M4, M5, M6, M7, M8;
	
	assign S = SW[17:15];
	
	assign H = SW[14:12];
	assign E = SW[11:9];
	assign L = SW[8:6];
	assign O = SW[5:3];
	assign B = SW[2:0];
	
	Mux_3w_8_to_1 G1(S, B, B, B, H, E, L, L, O, M);
	HexHELO H0(HEX0, M);
	Mux_3w_8_to_1 G2(S, B, B, H, E, L, L, O, B, M2);
	HexHELO H0(HEX1, M2);
	Mux_3w_8_to_1 G3(S, B, H, E, L, L, O, B, B, M3);
	HexHELO H0(HEX2, M3);
	Mux_3w_8_to_1 G4(S, H, E, L, L, O, B, B, B, M4);
	HexHELO H0(HEX3, M4);
	Mux_3w_8_to_1 G5(S, E, L, L, O, B, B, B, H, M5);
	HexHELO H0(HEX4, M5);
	Mux_3w_8_to_1 G6(S, L, L, O, B, B, B, H, E, M6);
	HexHELO H0(HEX5, M6);
	Mux_3w_8_to_1 G7(S, L, O, B, B, B, H, E, L, M7);
	HexHELO H0(HEX6, M7);
	Mux_3w_8_to_1 G8(S, O, B, B, B, H, E, L, L, M8);
	HexHELO H0(HEX7, M8);
/*
module Part5(SW, HEX0, HEX1, HEX2, HEX3, HEX4);
	input [17:0] SW;
	
	output reg [0:6] HEX0, HEX1, HEX2, HEX3, HEX4;

	logic [2:0] S, H, E, L, O, M, M2, M3, M4, M5;
	
	assign S = SW[17:15];
	
	assign H = SW[14:12];
	assign E = SW[11:9];
	assign L = SW[8:6];
	assign O = SW[5:3];
	module Mux_3w_8_to_1(S, A, B, C, D, E, F, G, H, M);
	Mux_3w_5_to_1 G1(S, H, E, L, L, O, M);
	HexHELO H0(HEX4, M);
	
	Mux_3w_5_to_1 G2(S, E, L, L, O, H, M2);
	HexHELO H1(HEX3, M2);
	
	Mux_3w_5_to_1 G3(S, L, L, O, H, E, M3);
	HexHELO H2(HEX2, M3);
	
	Mux_3w_5_to_1 G4(S, L, O, H, E, L, M4);
	HexHELO H3(HEX1, M4);
	
	Mux_3w_5_to_1 G5(S, O, H, E, L, L, M5);
	HexHELO H4(HEX0, M5);
	
endmodule 
*/