*.opensdf
tests/
out/
data/
src/chipverilog/obj_*/
src/chipverilog/verilated.d
src/.build
Release/
Debug/
*.sdf
*.o
*.a
src/atanua.xml
src/atanua
