#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x219ebe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x219ed70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21aa890 .functor NOT 1, L_0x21d5880, C4<0>, C4<0>, C4<0>;
L_0x21d55e0 .functor XOR 1, L_0x21d5480, L_0x21d5540, C4<0>, C4<0>;
L_0x21d5770 .functor XOR 1, L_0x21d55e0, L_0x21d56a0, C4<0>, C4<0>;
v0x21d14a0_0 .net *"_ivl_10", 0 0, L_0x21d56a0;  1 drivers
v0x21d15a0_0 .net *"_ivl_12", 0 0, L_0x21d5770;  1 drivers
v0x21d1680_0 .net *"_ivl_2", 0 0, L_0x21d3330;  1 drivers
v0x21d1740_0 .net *"_ivl_4", 0 0, L_0x21d5480;  1 drivers
v0x21d1820_0 .net *"_ivl_6", 0 0, L_0x21d5540;  1 drivers
v0x21d1950_0 .net *"_ivl_8", 0 0, L_0x21d55e0;  1 drivers
v0x21d1a30_0 .net "a", 0 0, v0x21ce0c0_0;  1 drivers
v0x21d1ad0_0 .net "b", 0 0, v0x21ce160_0;  1 drivers
v0x21d1b70_0 .net "c", 0 0, v0x21ce200_0;  1 drivers
v0x21d1c10_0 .var "clk", 0 0;
v0x21d1cb0_0 .net "d", 0 0, v0x21ce340_0;  1 drivers
v0x21d1d50_0 .net "q_dut", 0 0, L_0x21d51d0;  1 drivers
v0x21d1df0_0 .net "q_ref", 0 0, L_0x21aa900;  1 drivers
v0x21d1e90_0 .var/2u "stats1", 159 0;
v0x21d1f30_0 .var/2u "strobe", 0 0;
v0x21d1fd0_0 .net "tb_match", 0 0, L_0x21d5880;  1 drivers
v0x21d2090_0 .net "tb_mismatch", 0 0, L_0x21aa890;  1 drivers
v0x21d2150_0 .net "wavedrom_enable", 0 0, v0x21ce430_0;  1 drivers
v0x21d21f0_0 .net "wavedrom_title", 511 0, v0x21ce4d0_0;  1 drivers
L_0x21d3330 .concat [ 1 0 0 0], L_0x21aa900;
L_0x21d5480 .concat [ 1 0 0 0], L_0x21aa900;
L_0x21d5540 .concat [ 1 0 0 0], L_0x21d51d0;
L_0x21d56a0 .concat [ 1 0 0 0], L_0x21aa900;
L_0x21d5880 .cmp/eeq 1, L_0x21d3330, L_0x21d5770;
S_0x219ef00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x219ed70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x218aea0 .functor OR 1, v0x21ce0c0_0, v0x21ce160_0, C4<0>, C4<0>;
L_0x219f660 .functor OR 1, v0x21ce200_0, v0x21ce340_0, C4<0>, C4<0>;
L_0x21aa900 .functor AND 1, L_0x218aea0, L_0x219f660, C4<1>, C4<1>;
v0x21aab00_0 .net *"_ivl_0", 0 0, L_0x218aea0;  1 drivers
v0x21aaba0_0 .net *"_ivl_2", 0 0, L_0x219f660;  1 drivers
v0x218aff0_0 .net "a", 0 0, v0x21ce0c0_0;  alias, 1 drivers
v0x218b090_0 .net "b", 0 0, v0x21ce160_0;  alias, 1 drivers
v0x21cd540_0 .net "c", 0 0, v0x21ce200_0;  alias, 1 drivers
v0x21cd650_0 .net "d", 0 0, v0x21ce340_0;  alias, 1 drivers
v0x21cd710_0 .net "q", 0 0, L_0x21aa900;  alias, 1 drivers
S_0x21cd870 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x219ed70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21ce0c0_0 .var "a", 0 0;
v0x21ce160_0 .var "b", 0 0;
v0x21ce200_0 .var "c", 0 0;
v0x21ce2a0_0 .net "clk", 0 0, v0x21d1c10_0;  1 drivers
v0x21ce340_0 .var "d", 0 0;
v0x21ce430_0 .var "wavedrom_enable", 0 0;
v0x21ce4d0_0 .var "wavedrom_title", 511 0;
E_0x2199b80/0 .event negedge, v0x21ce2a0_0;
E_0x2199b80/1 .event posedge, v0x21ce2a0_0;
E_0x2199b80 .event/or E_0x2199b80/0, E_0x2199b80/1;
E_0x2199dd0 .event posedge, v0x21ce2a0_0;
E_0x21839f0 .event negedge, v0x21ce2a0_0;
S_0x21cdbc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21cd870;
 .timescale -12 -12;
v0x21cddc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21cdec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21cd870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21ce630 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x219ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21d2520 .functor NOT 1, v0x21ce0c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d25b0 .functor NOT 1, v0x21ce160_0, C4<0>, C4<0>, C4<0>;
L_0x21d2640 .functor AND 1, L_0x21d2520, L_0x21d25b0, C4<1>, C4<1>;
L_0x21d26b0 .functor NOT 1, v0x21ce200_0, C4<0>, C4<0>, C4<0>;
L_0x21d2750 .functor AND 1, L_0x21d2640, L_0x21d26b0, C4<1>, C4<1>;
L_0x21d2860 .functor AND 1, L_0x21d2750, v0x21ce340_0, C4<1>, C4<1>;
L_0x21d2960 .functor NOT 1, v0x21ce0c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d29d0 .functor NOT 1, v0x21ce160_0, C4<0>, C4<0>, C4<0>;
L_0x21d2a90 .functor AND 1, L_0x21d2960, L_0x21d29d0, C4<1>, C4<1>;
L_0x21d2ba0 .functor AND 1, L_0x21d2a90, v0x21ce200_0, C4<1>, C4<1>;
L_0x21d2cc0 .functor NOT 1, v0x21ce340_0, C4<0>, C4<0>, C4<0>;
L_0x21d2d30 .functor AND 1, L_0x21d2ba0, L_0x21d2cc0, C4<1>, C4<1>;
L_0x21d2e60 .functor OR 1, L_0x21d2860, L_0x21d2d30, C4<0>, C4<0>;
L_0x21d2f70 .functor NOT 1, v0x21ce0c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d2df0 .functor AND 1, L_0x21d2f70, v0x21ce160_0, C4<1>, C4<1>;
L_0x21d30b0 .functor NOT 1, v0x21ce200_0, C4<0>, C4<0>, C4<0>;
L_0x21d31b0 .functor AND 1, L_0x21d2df0, L_0x21d30b0, C4<1>, C4<1>;
L_0x21d32c0 .functor NOT 1, v0x21ce340_0, C4<0>, C4<0>, C4<0>;
L_0x21d33d0 .functor AND 1, L_0x21d31b0, L_0x21d32c0, C4<1>, C4<1>;
L_0x21d34e0 .functor OR 1, L_0x21d2e60, L_0x21d33d0, C4<0>, C4<0>;
L_0x21d36a0 .functor NOT 1, v0x21ce200_0, C4<0>, C4<0>, C4<0>;
L_0x21d3820 .functor AND 1, v0x21ce160_0, L_0x21d36a0, C4<1>, C4<1>;
L_0x21d3ab0 .functor AND 1, L_0x21d3820, v0x21ce340_0, C4<1>, C4<1>;
L_0x21d3c80 .functor OR 1, L_0x21d34e0, L_0x21d3ab0, C4<0>, C4<0>;
L_0x21d3e60 .functor AND 1, v0x21ce160_0, v0x21ce200_0, C4<1>, C4<1>;
L_0x21d3ed0 .functor NOT 1, v0x21ce340_0, C4<0>, C4<0>, C4<0>;
L_0x21d4020 .functor AND 1, L_0x21d3e60, L_0x21d3ed0, C4<1>, C4<1>;
L_0x21d4130 .functor OR 1, L_0x21d3c80, L_0x21d4020, C4<0>, C4<0>;
L_0x21d4330 .functor NOT 1, v0x21ce160_0, C4<0>, C4<0>, C4<0>;
L_0x21d43a0 .functor AND 1, v0x21ce0c0_0, L_0x21d4330, C4<1>, C4<1>;
L_0x21d4670 .functor AND 1, L_0x21d43a0, v0x21ce200_0, C4<1>, C4<1>;
L_0x21d4730 .functor AND 1, L_0x21d4670, v0x21ce340_0, C4<1>, C4<1>;
L_0x21d4900 .functor OR 1, L_0x21d4130, L_0x21d4730, C4<0>, C4<0>;
L_0x21d4a10 .functor NOT 1, v0x21ce160_0, C4<0>, C4<0>, C4<0>;
L_0x21d4ba0 .functor AND 1, v0x21ce0c0_0, L_0x21d4a10, C4<1>, C4<1>;
L_0x21d4c60 .functor NOT 1, v0x21ce200_0, C4<0>, C4<0>, C4<0>;
L_0x21d4e00 .functor AND 1, L_0x21d4ba0, L_0x21d4c60, C4<1>, C4<1>;
L_0x21d4f10 .functor NOT 1, v0x21ce340_0, C4<0>, C4<0>, C4<0>;
L_0x21d50c0 .functor AND 1, L_0x21d4e00, L_0x21d4f10, C4<1>, C4<1>;
L_0x21d51d0 .functor OR 1, L_0x21d4900, L_0x21d50c0, C4<0>, C4<0>;
v0x21ce920_0 .net *"_ivl_0", 0 0, L_0x21d2520;  1 drivers
v0x21cea00_0 .net *"_ivl_10", 0 0, L_0x21d2860;  1 drivers
v0x21ceae0_0 .net *"_ivl_12", 0 0, L_0x21d2960;  1 drivers
v0x21cebd0_0 .net *"_ivl_14", 0 0, L_0x21d29d0;  1 drivers
v0x21cecb0_0 .net *"_ivl_16", 0 0, L_0x21d2a90;  1 drivers
v0x21cede0_0 .net *"_ivl_18", 0 0, L_0x21d2ba0;  1 drivers
v0x21ceec0_0 .net *"_ivl_2", 0 0, L_0x21d25b0;  1 drivers
v0x21cefa0_0 .net *"_ivl_20", 0 0, L_0x21d2cc0;  1 drivers
v0x21cf080_0 .net *"_ivl_22", 0 0, L_0x21d2d30;  1 drivers
v0x21cf160_0 .net *"_ivl_24", 0 0, L_0x21d2e60;  1 drivers
v0x21cf240_0 .net *"_ivl_26", 0 0, L_0x21d2f70;  1 drivers
v0x21cf320_0 .net *"_ivl_28", 0 0, L_0x21d2df0;  1 drivers
v0x21cf400_0 .net *"_ivl_30", 0 0, L_0x21d30b0;  1 drivers
v0x21cf4e0_0 .net *"_ivl_32", 0 0, L_0x21d31b0;  1 drivers
v0x21cf5c0_0 .net *"_ivl_34", 0 0, L_0x21d32c0;  1 drivers
v0x21cf6a0_0 .net *"_ivl_36", 0 0, L_0x21d33d0;  1 drivers
v0x21cf780_0 .net *"_ivl_38", 0 0, L_0x21d34e0;  1 drivers
v0x21cf860_0 .net *"_ivl_4", 0 0, L_0x21d2640;  1 drivers
v0x21cf940_0 .net *"_ivl_40", 0 0, L_0x21d36a0;  1 drivers
v0x21cfa20_0 .net *"_ivl_42", 0 0, L_0x21d3820;  1 drivers
v0x21cfb00_0 .net *"_ivl_44", 0 0, L_0x21d3ab0;  1 drivers
v0x21cfbe0_0 .net *"_ivl_46", 0 0, L_0x21d3c80;  1 drivers
v0x21cfcc0_0 .net *"_ivl_48", 0 0, L_0x21d3e60;  1 drivers
v0x21cfda0_0 .net *"_ivl_50", 0 0, L_0x21d3ed0;  1 drivers
v0x21cfe80_0 .net *"_ivl_52", 0 0, L_0x21d4020;  1 drivers
v0x21cff60_0 .net *"_ivl_54", 0 0, L_0x21d4130;  1 drivers
v0x21d0040_0 .net *"_ivl_56", 0 0, L_0x21d4330;  1 drivers
v0x21d0120_0 .net *"_ivl_58", 0 0, L_0x21d43a0;  1 drivers
v0x21d0200_0 .net *"_ivl_6", 0 0, L_0x21d26b0;  1 drivers
v0x21d02e0_0 .net *"_ivl_60", 0 0, L_0x21d4670;  1 drivers
v0x21d03c0_0 .net *"_ivl_62", 0 0, L_0x21d4730;  1 drivers
v0x21d04a0_0 .net *"_ivl_64", 0 0, L_0x21d4900;  1 drivers
v0x21d0580_0 .net *"_ivl_66", 0 0, L_0x21d4a10;  1 drivers
v0x21d0870_0 .net *"_ivl_68", 0 0, L_0x21d4ba0;  1 drivers
v0x21d0950_0 .net *"_ivl_70", 0 0, L_0x21d4c60;  1 drivers
v0x21d0a30_0 .net *"_ivl_72", 0 0, L_0x21d4e00;  1 drivers
v0x21d0b10_0 .net *"_ivl_74", 0 0, L_0x21d4f10;  1 drivers
v0x21d0bf0_0 .net *"_ivl_76", 0 0, L_0x21d50c0;  1 drivers
v0x21d0cd0_0 .net *"_ivl_8", 0 0, L_0x21d2750;  1 drivers
v0x21d0db0_0 .net "a", 0 0, v0x21ce0c0_0;  alias, 1 drivers
v0x21d0e50_0 .net "b", 0 0, v0x21ce160_0;  alias, 1 drivers
v0x21d0f40_0 .net "c", 0 0, v0x21ce200_0;  alias, 1 drivers
v0x21d1030_0 .net "d", 0 0, v0x21ce340_0;  alias, 1 drivers
v0x21d1120_0 .net "q", 0 0, L_0x21d51d0;  alias, 1 drivers
S_0x21d1280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x219ed70;
 .timescale -12 -12;
E_0x2199920 .event anyedge, v0x21d1f30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21d1f30_0;
    %nor/r;
    %assign/vec4 v0x21d1f30_0, 0;
    %wait E_0x2199920;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21cd870;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ce340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce160_0, 0;
    %assign/vec4 v0x21ce0c0_0, 0;
    %wait E_0x21839f0;
    %wait E_0x2199dd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ce340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce160_0, 0;
    %assign/vec4 v0x21ce0c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2199b80;
    %load/vec4 v0x21ce0c0_0;
    %load/vec4 v0x21ce160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21ce200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21ce340_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ce340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce160_0, 0;
    %assign/vec4 v0x21ce0c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21cdec0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2199b80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21ce340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ce160_0, 0;
    %assign/vec4 v0x21ce0c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x219ed70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1f30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x219ed70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21d1c10_0;
    %inv;
    %store/vec4 v0x21d1c10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x219ed70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21ce2a0_0, v0x21d2090_0, v0x21d1a30_0, v0x21d1ad0_0, v0x21d1b70_0, v0x21d1cb0_0, v0x21d1df0_0, v0x21d1d50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x219ed70;
T_7 ;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x219ed70;
T_8 ;
    %wait E_0x2199b80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d1e90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1e90_0, 4, 32;
    %load/vec4 v0x21d1fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1e90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d1e90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1e90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21d1df0_0;
    %load/vec4 v0x21d1df0_0;
    %load/vec4 v0x21d1d50_0;
    %xor;
    %load/vec4 v0x21d1df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1e90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21d1e90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1e90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter5/response4/top_module.sv";
