#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 31 12:51:07 2020
# Process ID: 7516
# Current directory: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master
# Command line: vivado -source design_1.tcl
# Log file: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/vivado.log
# Journal file: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/vivado.jou
#-----------------------------------------------------------
start_gui
source design_1.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xczu9eg-ffvb1156-2-e
#    set_property BOARD_PART xilinx.com:zcu102:part0:3.3 [current_project]
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6519.820 ; gain = 167.102 ; free physical = 24689 ; free virtual = 59076
# variable design_name
# set design_name design_1
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD_TCL-4] Making design <design_1> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:BfW_Coeff_Gen:1.0\
# xilinx.com:hls:L1_Data_Gen:1.0\
# xilinx.com:hls:L1toORAN:1.0\
# xilinx.com:ip:axis_data_fifo:2.0\
# xilinx.com:hls:err_count:1.0\
# xilinx.com:ip:system_ila:1.1\
# xilinx.com:ip:clk_wiz:6.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:axis_register_slice:1.1\
# xilinx.com:hls:cplane_packetizer:1.0\
# xilinx.com:ip:xlconstant:1.1\
# xilinx.com:hls:cplane_depacketizer:1.0\
# xilinx.com:hls:Ethernet_demux:1.0\
# xilinx.com:hls:ecpri_demux:1.0\
# xilinx.com:hls:ecpri_mux:1.0\
# xilinx.com:hls:ethernet_mux:1.0\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:BfW_Coeff_Gen:1.0 xilinx.com:hls:L1_Data_Gen:1.0 xilinx.com:hls:L1toORAN:1.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:hls:err_count:1.0 xilinx.com:ip:system_ila:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:axis_register_slice:1.1 xilinx.com:hls:cplane_packetizer:1.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:hls:cplane_depacketizer:1.0 xilinx.com:hls:Ethernet_demux:1.0 xilinx.com:hls:ecpri_demux:1.0 xilinx.com:hls:ecpri_mux:1.0 xilinx.com:hls:ethernet_mux:1.0  .
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD_TCL-115] The following IPs are not found in the IP Catalog:
  xilinx.com:hls:BfW_Coeff_Gen:1.0 xilinx.com:hls:L1_Data_Gen:1.0 xilinx.com:hls:L1toORAN:1.0 xilinx.com:hls:err_count:1.0 xilinx.com:hls:cplane_packetizer:1.0 xilinx.com:hls:cplane_depacketizer:1.0 xilinx.com:hls:Ethernet_demux:1.0 xilinx.com:hls:ecpri_demux:1.0 xilinx.com:hls:ecpri_mux:1.0 xilinx.com:hls:ethernet_mux:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD_TCL-1003] Will not continue with creation of design due to the error(s) above.
update_compile_order -fileset sources_1
################################################################
# This is a generated script based on design: design_1
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################
namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]
.
################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2019.1
2019.1
set current_vivado_version [version -short]
2019.1
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}
################################################################
# START
################################################################
# To test this script, run the following commands from Vivado Tcl console:
# source design_1_script.tcl
# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.
set list_projs [get_projects -quiet]
project_1
if { $list_projs eq "" } {
   create_project project_1 myproj -part xczu9eg-ffvb1156-2-e
   set_property BOARD_PART xilinx.com:zcu102:part0:3.3 [current_project]
}
# CHANGE DESIGN NAME HERE
variable design_name
set design_name design_1
design_1
# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name
# Creating design if needed
set errMsg ""
set nRet 0
0
set cur_design [current_bd_design -quiet]
design_1
set list_cells [get_bd_cells -quiet]
if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}
INFO: [BD_TCL-2] Constructing design in IPI design <design_1>...
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "design_1".
if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}
set bCheckIPsPassed 1
1
##################################################################
# CHECK IPs
##################################################################
set bCheckIPs 1
1
if { $bCheckIPs == 1 } {
   set list_check_ips "\ 
xilinx.com:hls:BfW_Coeff_Gen:1.0\
xilinx.com:hls:L1_Data_Gen:1.0\
xilinx.com:hls:L1toORAN:1.0\
xilinx.com:ip:axis_data_fifo:2.0\
xilinx.com:hls:err_count:1.0\
xilinx.com:ip:system_ila:1.1\
xilinx.com:ip:clk_wiz:6.0\
xilinx.com:ip:proc_sys_reset:5.0\
xilinx.com:ip:axis_register_slice:1.1\
xilinx.com:hls:cplane_packetizer:1.0\
xilinx.com:ip:xlconstant:1.1\
xilinx.com:hls:cplane_depacketizer:1.0\
xilinx.com:hls:Ethernet_demux:1.0\
xilinx.com:hls:ecpri_demux:1.0\
xilinx.com:hls:ecpri_mux:1.0\
xilinx.com:hls:ethernet_mux:1.0\
"

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

}
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:BfW_Coeff_Gen:1.0 xilinx.com:hls:L1_Data_Gen:1.0 xilinx.com:hls:L1toORAN:1.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:hls:err_count:1.0 xilinx.com:ip:system_ila:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:axis_register_slice:1.1 xilinx.com:hls:cplane_packetizer:1.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:hls:cplane_depacketizer:1.0 xilinx.com:hls:Ethernet_demux:1.0 xilinx.com:hls:ecpri_demux:1.0 xilinx.com:hls:ecpri_mux:1.0 xilinx.com:hls:ethernet_mux:1.0  .
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD_TCL-115] The following IPs are not found in the IP Catalog:
  xilinx.com:hls:BfW_Coeff_Gen:1.0 xilinx.com:hls:L1_Data_Gen:1.0 xilinx.com:hls:L1toORAN:1.0 xilinx.com:hls:err_count:1.0 xilinx.com:hls:cplane_packetizer:1.0 xilinx.com:hls:cplane_depacketizer:1.0 xilinx.com:hls:Ethernet_demux:1.0 xilinx.com:hls:ecpri_demux:1.0 xilinx.com:hls:ecpri_mux:1.0 xilinx.com:hls:ethernet_mux:1.0

Resolution: Please add the repository containing the IP(s) to the project.
0
if { $bCheckIPsPassed != 1 } {
  common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
  return 3
}
WARNING: [BD_TCL-1003] Will not continue with creation of design due to the error(s) above.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
################################################################
# This is a generated script based on design: design_1
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################
namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]
.
################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2019.1
2019.1
set current_vivado_version [version -short]
2019.1
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}
################################################################
# START
################################################################
# To test this script, run the following commands from Vivado Tcl console:
# source design_1_script.tcl
# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.
set list_projs [get_projects -quiet]
project_1
if { $list_projs eq "" } {
   create_project project_1 myproj -part xczu9eg-ffvb1156-2-e
   set_property BOARD_PART xilinx.com:zcu102:part0:3.3 [current_project]
}
# CHANGE DESIGN NAME HERE
variable design_name
set design_name design_1
design_1
# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name
# Creating design if needed
set errMsg ""
set nRet 0
0
set cur_design [current_bd_design -quiet]
design_1
set list_cells [get_bd_cells -quiet]
if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}
INFO: [BD_TCL-2] Constructing design in IPI design <design_1>...
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "design_1".
if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}
set bCheckIPsPassed 1
1
##################################################################
# CHECK IPs
##################################################################
set bCheckIPs 1
1
if { $bCheckIPs == 1 } {
   set list_check_ips "\ 
xilinx.com:hls:BfW_Coeff_Gen:1.0\
xilinx.com:hls:L1_Data_Gen:1.0\
xilinx.com:hls:L1toORAN:1.0\
xilinx.com:ip:axis_data_fifo:2.0\
xilinx.com:hls:err_count:1.0\
xilinx.com:ip:system_ila:1.1\
xilinx.com:ip:clk_wiz:6.0\
xilinx.com:ip:proc_sys_reset:5.0\
xilinx.com:ip:axis_register_slice:1.1\
xilinx.com:hls:cplane_packetizer:1.0\
xilinx.com:ip:xlconstant:1.1\
xilinx.com:hls:cplane_depacketizer:1.0\
xilinx.com:hls:Ethernet_demux:1.0\
xilinx.com:hls:ecpri_demux:1.0\
xilinx.com:hls:ecpri_mux:1.0\
xilinx.com:hls:ethernet_mux:1.0\
"

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

}
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:BfW_Coeff_Gen:1.0 xilinx.com:hls:L1_Data_Gen:1.0 xilinx.com:hls:L1toORAN:1.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:hls:err_count:1.0 xilinx.com:ip:system_ila:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:axis_register_slice:1.1 xilinx.com:hls:cplane_packetizer:1.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:hls:cplane_depacketizer:1.0 xilinx.com:hls:Ethernet_demux:1.0 xilinx.com:hls:ecpri_demux:1.0 xilinx.com:hls:ecpri_mux:1.0 xilinx.com:hls:ethernet_mux:1.0  .
if { $bCheckIPsPassed != 1 } {
  common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
  return 3
}
##################################################################
# DESIGN PROCs
##################################################################
# Hierarchical cell: Ethernet_ecpri_mux
proc create_hier_cell_Ethernet_ecpri_mux { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Ethernet_ecpri_mux() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 eth_data_out


  # Create pins
  create_bd_pin -dir I -type clk ap_clk
  create_bd_pin -dir I -type rst ap_rst_n

  # Create instance: axis_register_slice_6, and set properties
  set axis_register_slice_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_6 ]

  # Create instance: axis_register_slice_7, and set properties
  set axis_register_slice_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_7 ]

  # Create instance: axis_register_slice_8, and set properties
  set axis_register_slice_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_8 ]

  # Create instance: ecpri_mux_0, and set properties
  set ecpri_mux_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:ecpri_mux:1.0 ecpri_mux_0 ]

  # Create instance: ethernet_mux_0, and set properties
  set ethernet_mux_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:ethernet_mux:1.0 ethernet_mux_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net L1toORAN_0_mux_config_V_V [get_bd_intf_pins S_AXIS1] [get_bd_intf_pins axis_register_slice_7/S_AXIS]
  connect_bd_intf_net -intf_net axis_register_slice_6_M_AXIS [get_bd_intf_pins axis_register_slice_6/M_AXIS] [get_bd_intf_pins ecpri_mux_0/ctrl_data_in]
  connect_bd_intf_net -intf_net axis_register_slice_7_M_AXIS [get_bd_intf_pins axis_register_slice_7/M_AXIS] [get_bd_intf_pins ecpri_mux_0/mux_config_in_V_V]
  connect_bd_intf_net -intf_net axis_register_slice_8_M_AXIS [get_bd_intf_pins axis_register_slice_8/M_AXIS] [get_bd_intf_pins ethernet_mux_0/ctrl_user_data_in]
  connect_bd_intf_net -intf_net cplane_packetizer_0_eth_data [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_register_slice_6/S_AXIS]
  connect_bd_intf_net -intf_net ecpri_mux_0_ctrl_user_data_out [get_bd_intf_pins axis_register_slice_8/S_AXIS] [get_bd_intf_pins ecpri_mux_0/ctrl_user_data_out]
  connect_bd_intf_net -intf_net ethernet_mux_0_eth_data_out [get_bd_intf_pins eth_data_out] [get_bd_intf_pins ethernet_mux_0/eth_data_out]

  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins ap_rst_n] [get_bd_pins axis_register_slice_6/aresetn] [get_bd_pins axis_register_slice_7/aresetn] [get_bd_pins axis_register_slice_8/aresetn] [get_bd_pins ecpri_mux_0/ap_rst_n] [get_bd_pins ethernet_mux_0/ap_rst_n]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins ap_clk] [get_bd_pins axis_register_slice_6/aclk] [get_bd_pins axis_register_slice_7/aclk] [get_bd_pins axis_register_slice_8/aclk] [get_bd_pins ecpri_mux_0/ap_clk] [get_bd_pins ethernet_mux_0/ap_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
# Hierarchical cell: Ethernet_ecpri_demux
proc create_hier_cell_Ethernet_ecpri_demux { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Ethernet_ecpri_demux() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 ctrl_data_out


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -type rst aresetn

  # Create instance: Ethernet_demux_0, and set properties
  set Ethernet_demux_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:Ethernet_demux:1.0 Ethernet_demux_0 ]

  # Create instance: axis_register_slice_9, and set properties
  set axis_register_slice_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_9 ]

  # Create instance: axis_register_slice_10, and set properties
  set axis_register_slice_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_10 ]

  # Create instance: ecpri_demux_0, and set properties
  set ecpri_demux_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:ecpri_demux:1.0 ecpri_demux_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ctrl_data_out] [get_bd_intf_pins ecpri_demux_0/ctrl_data_out]
  connect_bd_intf_net -intf_net Ethernet_demux_0_cu_data_out [get_bd_intf_pins Ethernet_demux_0/cu_data_out] [get_bd_intf_pins axis_register_slice_10/S_AXIS]
  connect_bd_intf_net -intf_net axis_register_slice_10_M_AXIS [get_bd_intf_pins axis_register_slice_10/M_AXIS] [get_bd_intf_pins ecpri_demux_0/ctrl_user_data_in]
  connect_bd_intf_net -intf_net axis_register_slice_9_M_AXIS [get_bd_intf_pins Ethernet_demux_0/eth_data_rx] [get_bd_intf_pins axis_register_slice_9/M_AXIS]
  connect_bd_intf_net -intf_net ethernet_mux_0_eth_data_out [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_register_slice_9/S_AXIS]

  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins aresetn] [get_bd_pins Ethernet_demux_0/ap_rst_n] [get_bd_pins axis_register_slice_10/aresetn] [get_bd_pins axis_register_slice_9/aresetn] [get_bd_pins ecpri_demux_0/ap_rst_n]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins aclk] [get_bd_pins Ethernet_demux_0/ap_clk] [get_bd_pins axis_register_slice_10/aclk] [get_bd_pins axis_register_slice_9/aclk] [get_bd_pins ecpri_demux_0/ap_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
# Hierarchical cell: Cplane_depacketizer
proc create_hier_cell_Cplane_depacketizer { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Cplane_depacketizer() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 beam_data


  # Create pins
  create_bd_pin -dir I -type clk ap_clk
  create_bd_pin -dir I -type rst ap_rst_n

  # Create instance: axis_register_slice_11, and set properties
  set axis_register_slice_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_11 ]

  # Create instance: cplane_depacketizer_0, and set properties
  set cplane_depacketizer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:cplane_depacketizer:1.0 cplane_depacketizer_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins beam_data] [get_bd_intf_pins cplane_depacketizer_0/beam_data]
  connect_bd_intf_net -intf_net axis_register_slice_11_M_AXIS [get_bd_intf_pins axis_register_slice_11/M_AXIS] [get_bd_intf_pins cplane_depacketizer_0/eth_data]
  connect_bd_intf_net -intf_net ecpri_demux_0_ctrl_data_out [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_register_slice_11/S_AXIS]

  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins ap_rst_n] [get_bd_pins axis_register_slice_11/aresetn] [get_bd_pins cplane_depacketizer_0/ap_rst_n]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins ap_clk] [get_bd_pins axis_register_slice_11/aclk] [get_bd_pins cplane_depacketizer_0/ap_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
# Hierarchical cell: Cplane_Packetizer
proc create_hier_cell_Cplane_Packetizer { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Cplane_Packetizer() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS4

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 eth_data


  # Create pins
  create_bd_pin -dir I -type clk aclk
  create_bd_pin -dir I -type rst aresetn

  # Create instance: axis_register_slice_1, and set properties
  set axis_register_slice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_1 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.TDATA_NUM_BYTES {8} \
 ] $axis_register_slice_1

  # Create instance: axis_register_slice_2, and set properties
  set axis_register_slice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_2 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.TDATA_NUM_BYTES {8} \
 ] $axis_register_slice_2

  # Create instance: axis_register_slice_3, and set properties
  set axis_register_slice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_3 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.TDATA_NUM_BYTES {1} \
 ] $axis_register_slice_3

  # Create instance: axis_register_slice_4, and set properties
  set axis_register_slice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_4 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.TDATA_NUM_BYTES {16} \
 ] $axis_register_slice_4

  # Create instance: axis_register_slice_5, and set properties
  set axis_register_slice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_5 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.TDATA_NUM_BYTES {9} \
 ] $axis_register_slice_5

  # Create instance: cplane_packetizer_0, and set properties
  set cplane_packetizer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:cplane_packetizer:1.0 cplane_packetizer_0 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {16} \
   CONFIG.CONST_WIDTH {5} \
 ] $xlconstant_2

  # Create instance: xlconstant_3, and set properties
  set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0xAEFEEEEEEEEEEEEEFFFFFFFFFFFF} \
   CONFIG.CONST_WIDTH {128} \
 ] $xlconstant_3

  # Create instance: xlconstant_4, and set properties
  set xlconstant_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_4 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0x00000000000200} \
   CONFIG.CONST_WIDTH {64} \
 ] $xlconstant_4

  # Create interface connections
  connect_bd_intf_net -intf_net BfW_Coeff_Gen_0_bfw_coeff_V_V [get_bd_intf_pins S_AXIS3] [get_bd_intf_pins axis_register_slice_4/S_AXIS]
  connect_bd_intf_net -intf_net L1toORAN_0_application_header_V [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_register_slice_1/S_AXIS]
  connect_bd_intf_net -intf_net L1toORAN_0_extension_header_V [get_bd_intf_pins S_AXIS4] [get_bd_intf_pins axis_register_slice_5/S_AXIS]
  connect_bd_intf_net -intf_net L1toORAN_0_numBeams_V_V [get_bd_intf_pins S_AXIS2] [get_bd_intf_pins axis_register_slice_3/S_AXIS]
  connect_bd_intf_net -intf_net L1toORAN_0_section_header_V [get_bd_intf_pins S_AXIS1] [get_bd_intf_pins axis_register_slice_2/S_AXIS]
  connect_bd_intf_net -intf_net axis_register_slice_1_M_AXIS [get_bd_intf_pins axis_register_slice_1/M_AXIS] [get_bd_intf_pins cplane_packetizer_0/application_header_V]
  connect_bd_intf_net -intf_net axis_register_slice_2_M_AXIS [get_bd_intf_pins axis_register_slice_2/M_AXIS] [get_bd_intf_pins cplane_packetizer_0/section_header_V]
  connect_bd_intf_net -intf_net axis_register_slice_3_M_AXIS [get_bd_intf_pins axis_register_slice_3/M_AXIS] [get_bd_intf_pins cplane_packetizer_0/numMatrix_V_V]
  connect_bd_intf_net -intf_net axis_register_slice_4_M_AXIS [get_bd_intf_pins axis_register_slice_4/M_AXIS] [get_bd_intf_pins cplane_packetizer_0/beam_data]
  connect_bd_intf_net -intf_net axis_register_slice_5_M_AXIS [get_bd_intf_pins axis_register_slice_5/M_AXIS] [get_bd_intf_pins cplane_packetizer_0/extension_header_V]
  connect_bd_intf_net -intf_net cplane_packetizer_0_eth_data [get_bd_intf_pins eth_data] [get_bd_intf_pins cplane_packetizer_0/eth_data]

  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins aresetn] [get_bd_pins axis_register_slice_1/aresetn] [get_bd_pins axis_register_slice_2/aresetn] [get_bd_pins axis_register_slice_3/aresetn] [get_bd_pins axis_register_slice_4/aresetn] [get_bd_pins axis_register_slice_5/aresetn] [get_bd_pins cplane_packetizer_0/ap_rst_n]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins aclk] [get_bd_pins axis_register_slice_1/aclk] [get_bd_pins axis_register_slice_2/aclk] [get_bd_pins axis_register_slice_3/aclk] [get_bd_pins axis_register_slice_4/aclk] [get_bd_pins axis_register_slice_5/aclk] [get_bd_pins cplane_packetizer_0/ap_clk]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins cplane_packetizer_0/ap_start] [get_bd_pins cplane_packetizer_0/eCPRI_header_V_TVALID] [get_bd_pins cplane_packetizer_0/ethernet_header_V_TVALID] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins cplane_packetizer_0/numCoeff_V] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_3_dout [get_bd_pins cplane_packetizer_0/ethernet_header_V_TDATA] [get_bd_pins xlconstant_3/dout]
  connect_bd_net -net xlconstant_4_dout [get_bd_pins cplane_packetizer_0/eCPRI_header_V_TDATA] [get_bd_pins xlconstant_4/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
# Hierarchical cell: Clock_reset
proc create_hier_cell_Clock_reset { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Clock_reset() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 user_si570_sysclk


  # Create pins
  create_bd_pin -dir O -type clk clk_out1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir I -type rst reset
  create_bd_pin -dir O -type clk slowest_sync_clk

  # Create instance: clk_wiz, and set properties
  set clk_wiz [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz ]
  set_property -dict [ list \
   CONFIG.AUTO_PRIMITIVE {MMCM} \
   CONFIG.CLKIN1_JITTER_PS {33.330000000000005} \
   CONFIG.CLKOUT1_DRIVES {Buffer} \
   CONFIG.CLKOUT1_JITTER {110.912} \
   CONFIG.CLKOUT1_PHASE_ERROR {84.520} \
   CONFIG.CLKOUT2_DRIVES {Buffer} \
   CONFIG.CLKOUT2_JITTER {89.755} \
   CONFIG.CLKOUT2_PHASE_ERROR {84.520} \
   CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {312.500} \
   CONFIG.CLKOUT2_USED {true} \
   CONFIG.CLKOUT3_DRIVES {Buffer} \
   CONFIG.CLKOUT4_DRIVES {Buffer} \
   CONFIG.CLKOUT5_DRIVES {Buffer} \
   CONFIG.CLKOUT6_DRIVES {Buffer} \
   CONFIG.CLKOUT7_DRIVES {Buffer} \
   CONFIG.CLK_IN1_BOARD_INTERFACE {user_si570_sysclk} \
   CONFIG.ENABLE_CLOCK_MONITOR {false} \
   CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
   CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
   CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} \
   CONFIG.MMCM_CLKIN1_PERIOD {3.333} \
   CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
   CONFIG.MMCM_CLKOUT1_DIVIDE {4} \
   CONFIG.MMCM_COMPENSATION {AUTO} \
   CONFIG.MMCM_DIVCLK_DIVIDE {3} \
   CONFIG.NUM_OUT_CLKS {2} \
   CONFIG.OVERRIDE_MMCM {true} \
   CONFIG.PRIMITIVE {MMCM} \
   CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
   CONFIG.RESET_BOARD_INTERFACE {reset} \
   CONFIG.USE_BOARD_FLOW {true} \
   CONFIG.USE_LOCKED {true} \
   CONFIG.USE_RESET {true} \
 ] $clk_wiz

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
  set_property -dict [ list \
   CONFIG.RESET_BOARD_INTERFACE {reset} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $proc_sys_reset_0

  # Create instance: proc_sys_reset_1, and set properties
  set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
  set_property -dict [ list \
   CONFIG.RESET_BOARD_INTERFACE {reset} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $proc_sys_reset_1

  # Create interface connections
  connect_bd_intf_net -intf_net user_si570_sysclk_1 [get_bd_intf_pins user_si570_sysclk] [get_bd_intf_pins clk_wiz/CLK_IN1_D]

  # Create port connections
  connect_bd_net -net clk_wiz_clk_out1 [get_bd_pins clk_out1] [get_bd_pins clk_wiz/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins peripheral_aresetn1] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
  connect_bd_net -net reset_1 [get_bd_pins reset] [get_bd_pins clk_wiz/reset] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_1/ext_reset_in]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins slowest_sync_clk] [get_bd_pins clk_wiz/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder
  variable design_name

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set user_si570_sysclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 user_si570_sysclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {300000000} \
   ] $user_si570_sysclk


  # Create ports
  set reset [ create_bd_port -dir I -type rst reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $reset

  # Create instance: BfW_Coeff_Gen_0, and set properties
  set BfW_Coeff_Gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:BfW_Coeff_Gen:1.0 BfW_Coeff_Gen_0 ]

  # Create instance: Clock_reset
  create_hier_cell_Clock_reset [current_bd_instance .] Clock_reset

  # Create instance: Cplane_Packetizer
  create_hier_cell_Cplane_Packetizer [current_bd_instance .] Cplane_Packetizer

  # Create instance: Cplane_depacketizer
  create_hier_cell_Cplane_depacketizer [current_bd_instance .] Cplane_depacketizer

  # Create instance: Ethernet_ecpri_demux
  create_hier_cell_Ethernet_ecpri_demux [current_bd_instance .] Ethernet_ecpri_demux

  # Create instance: Ethernet_ecpri_mux
  create_hier_cell_Ethernet_ecpri_mux [current_bd_instance .] Ethernet_ecpri_mux

  # Create instance: L1_Data_Gen_0, and set properties
  set L1_Data_Gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:L1_Data_Gen:1.0 L1_Data_Gen_0 ]

  # Create instance: L1toORAN_0, and set properties
  set L1toORAN_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:L1toORAN:1.0 L1toORAN_0 ]

  # Create instance: axis_data_fifo_0, and set properties
  set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.IS_ACLK_ASYNC {1} \
   CONFIG.TDATA_NUM_BYTES {16} \
 ] $axis_data_fifo_0

  # Create instance: axis_data_fifo_1, and set properties
  set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_1 ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {16} \
   CONFIG.IS_ACLK_ASYNC {1} \
   CONFIG.TDATA_NUM_BYTES {8} \
 ] $axis_data_fifo_1

  # Create instance: err_count_0, and set properties
  set err_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:err_count:1.0 err_count_0 ]

  # Create instance: system_ila_0, and set properties
  set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
  set_property -dict [ list \
   CONFIG.C_BRAM_CNT {4.5} \
   CONFIG.C_MON_TYPE {INTERFACE} \
   CONFIG.C_NUM_OF_PROBES {2} \
   CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
 ] $system_ila_0

  # Create instance: system_ila_1, and set properties
  set system_ila_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_1 ]
  set_property -dict [ list \
   CONFIG.C_BRAM_CNT {0.5} \
   CONFIG.C_MON_TYPE {NATIVE} \
   CONFIG.C_NUM_OF_PROBES {2} \
 ] $system_ila_1

  # Create interface connections
  connect_bd_intf_net -intf_net BfW_Coeff_Gen_0_bfw_coeff_V_V [get_bd_intf_pins BfW_Coeff_Gen_0/bfw_coeff_V_V] [get_bd_intf_pins Cplane_Packetizer/S_AXIS3]
  connect_bd_intf_net -intf_net Cplane_depacketizer_beam_data [get_bd_intf_pins Cplane_depacketizer/beam_data] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net -intf_net [get_bd_intf_nets Cplane_depacketizer_beam_data] [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
  connect_bd_intf_net -intf_net L1_Data_Gen_0_L1_data_out_V [get_bd_intf_pins L1_Data_Gen_0/L1_data_out_V] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
  connect_bd_intf_net -intf_net L1toORAN_0_application_header_V [get_bd_intf_pins Cplane_Packetizer/S_AXIS] [get_bd_intf_pins L1toORAN_0/application_header_V]
  connect_bd_intf_net -intf_net L1toORAN_0_extension_header_V [get_bd_intf_pins Cplane_Packetizer/S_AXIS4] [get_bd_intf_pins L1toORAN_0/extension_header_V]
  connect_bd_intf_net -intf_net L1toORAN_0_mux_config_V_V [get_bd_intf_pins Ethernet_ecpri_mux/S_AXIS1] [get_bd_intf_pins L1toORAN_0/mux_config_V_V]
  connect_bd_intf_net -intf_net L1toORAN_0_numBeams_V_V [get_bd_intf_pins Cplane_Packetizer/S_AXIS2] [get_bd_intf_pins L1toORAN_0/numBeams_V_V]
  connect_bd_intf_net -intf_net L1toORAN_0_section_header_V [get_bd_intf_pins Cplane_Packetizer/S_AXIS1] [get_bd_intf_pins L1toORAN_0/section_header_V]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins Cplane_depacketizer/S_AXIS] [get_bd_intf_pins Ethernet_ecpri_demux/ctrl_data_out]
  connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins err_count_0/observed_output]
  connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS_1 [get_bd_intf_pins L1toORAN_0/L1_axis_V] [get_bd_intf_pins axis_data_fifo_1/M_AXIS]
  connect_bd_intf_net -intf_net cplane_packetizer_0_eth_data [get_bd_intf_pins Cplane_Packetizer/eth_data] [get_bd_intf_pins Ethernet_ecpri_mux/S_AXIS]
  connect_bd_intf_net -intf_net ethernet_mux_0_eth_data_out [get_bd_intf_pins Ethernet_ecpri_demux/S_AXIS] [get_bd_intf_pins Ethernet_ecpri_mux/eth_data_out]
  connect_bd_intf_net -intf_net user_si570_sysclk_1 [get_bd_intf_ports user_si570_sysclk] [get_bd_intf_pins Clock_reset/user_si570_sysclk]

  # Create port connections
  connect_bd_net -net clk_wiz_clk_out1 [get_bd_pins Clock_reset/clk_out1] [get_bd_pins L1_Data_Gen_0/ap_clk] [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins err_count_0/ap_clk] [get_bd_pins system_ila_1/clk]
  connect_bd_net -net err_count_0_error_count [get_bd_pins err_count_0/error_count] [get_bd_pins system_ila_1/probe0]
  connect_bd_net -net err_count_0_iteration_count [get_bd_pins err_count_0/iteration_count] [get_bd_pins system_ila_1/probe1]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins Clock_reset/peripheral_aresetn] [get_bd_pins L1_Data_Gen_0/ap_rst_n] [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins err_count_0/ap_rst_n]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn1 [get_bd_pins BfW_Coeff_Gen_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1] [get_bd_pins Cplane_Packetizer/aresetn] [get_bd_pins Cplane_depacketizer/ap_rst_n] [get_bd_pins Ethernet_ecpri_demux/aresetn] [get_bd_pins Ethernet_ecpri_mux/ap_rst_n] [get_bd_pins L1toORAN_0/ap_rst_n] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins system_ila_0/resetn]
  connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins Clock_reset/reset]
  connect_bd_net -net sim_clk_gen_1_clk [get_bd_pins BfW_Coeff_Gen_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk] [get_bd_pins Cplane_Packetizer/aclk] [get_bd_pins Cplane_depacketizer/ap_clk] [get_bd_pins Ethernet_ecpri_demux/aclk] [get_bd_pins Ethernet_ecpri_mux/ap_clk] [get_bd_pins L1toORAN_0/ap_clk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins system_ila_0/clk]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
}
# End of create_root_design()
##################################################################
# MAIN FLOW
##################################################################
create_root_design ""
create_bd_cell: Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 7550.207 ; gain = 877.566 ; free physical = 23292 ; free virtual = 57831
WARNING: [BD 41-1306] The connection to interface pin /Cplane_Packetizer/cplane_packetizer_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '6' to '4.5' has been ignored for IP 'system_ila_0'
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ecpri_mux_0/user_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src/L1_Data_Gen/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:L1_Data_Gen:1.0 [get_ips  design_1_L1_Data_Gen_0_0] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_L1_Data_Gen_0_0 (L1_data_gen 1.0) from revision 2006182146 to revision 2007311301
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_L1_Data_Gen_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/ecpri_MUX/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:ecpri_mux:1.0 [get_ips  design_1_ecpri_mux_0_0] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2006221818 to revision 2007311307
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'layer_count_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'num_section_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'section_count_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_ecpri_mux_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'layer_count_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'num_section_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'section_count_out_V'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ecpri_mux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_ecpri_mux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_ecpri_mux_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_ecpri_mux/ecpri_mux_0/ecpri_mux_state_out_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_ecpri_mux/ecpri_mux_0/num_section_out_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_ecpri_mux/ecpri_mux_0/section_count_out_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_ecpri_mux/ecpri_mux_0/layer_count_out_V]
endgroup
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/Ethernet_ecpri_mux/ecpri_mux_0/user_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7975.191 ; gain = 0.000 ; free physical = 18464 ; free virtual = 53207
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/Ethernet_ecpri_mux/ecpri_mux_0/user_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/hw_handoff/design_1_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/hw_handoff/design_1_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/synth/design_1_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_0/sim/design_1_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_1_0/sim/design_1_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_2_0/sim/design_1_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_3_0/sim/design_1_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_4_0/sim/design_1_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_5_0/sim/design_1_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_cplane_packetizer_0_0/sim/design_1_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_11_0/sim/design_1_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_cplane_depacketizer_0_0/sim/design_1_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_Ethernet_demux_0_0/sim/design_1_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_9_0/sim/design_1_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_10_0/sim/design_1_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ecpri_demux_0_0/sim/design_1_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_6_0/sim/design_1_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_7_0/sim/design_1_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_8_0/sim/design_1_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/137d/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ecpri_mux_0_0/sim/design_1_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_err_count_0_0/sim/design_1_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/sim/bd_365d_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_365d_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/bd_0/sim/bd_365d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_365d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/sim/design_1_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_1H558UL
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_1GPB7D8
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_VEDU8T
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_3EDXF2
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_106EPKS
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_1_0/sim/design_1_proc_sys_reset_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_1_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture design_1_proc_sys_reset_1_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_1_0 [design_1_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_1H558UL
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_1_0
Compiling module xil_defaultlib.design_1_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.design_1_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_1GPB7D8
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.design_1_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_VEDU8T
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.design_1_Ethernet_demux_0_0
Compiling module xil_defaultlib.design_1_axis_register_slice_10_...
Compiling module xil_defaultlib.design_1_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.design_1_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_3EDXF2
Compiling module xil_defaultlib.design_1_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_7_0
Compiling module xil_defaultlib.design_1_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.design_1_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_106EPKS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.design_1_err_count_0_0
Compiling module xil_defaultlib.bd_f60c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f60c_g_inst_0
Compiling module xil_defaultlib.bd_f60c_ila_lib_0
Compiling module xil_defaultlib.bd_f60c
Compiling module xil_defaultlib.design_1_system_ila_0_0
Compiling module xil_defaultlib.bd_365d_ila_lib_0
Compiling module xil_defaultlib.bd_365d
Compiling module xil_defaultlib.design_1_system_ila_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 31 13:10:22 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:06 . Memory (MB): peak = 391.168 ; gain = 0.000 ; free physical = 17770 ; free virtual = 52537
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 13:10:22 2020...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 8441.711 ; gain = 0.000 ; free physical = 18301 ; free virtual = 53069
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//err_count_0/observed_output
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_726  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_848  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:01:00 . Memory (MB): peak = 8441.711 ; gain = 16.531 ; free physical = 18259 ; free virtual = 53029
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/reset} -radix hex {0 0ns}
add_force {/design_1_wrapper/user_si570_sysclk_clk_p} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/design_1_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
add_force {/design_1_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
save_wave_config {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
set_property xsim.view /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg [get_filesets sim_1]
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_726  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_848  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 8518.430 ; gain = 0.000 ; free physical = 18254 ; free virtual = 53040
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/ecpri_MUX/solution1/impl/ip/component.xml. It will be created.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 8518.430 ; gain = 0.000 ; free physical = 18095 ; free virtual = 52873
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:ecpri_mux:1.0 [get_ips  design_1_ecpri_mux_0_0] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2007311307 to revision 2007311316
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_ecpri_mux_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/Ethernet_ecpri_mux/ecpri_mux_0/user_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/hw_handoff/design_1_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/hw_handoff/design_1_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/synth/design_1_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8600.203 ; gain = 0.000 ; free physical = 17974 ; free virtual = 52748
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_0/sim/design_1_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_1_0/sim/design_1_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_2_0/sim/design_1_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_3_0/sim/design_1_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_4_0/sim/design_1_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_5_0/sim/design_1_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_cplane_packetizer_0_0/sim/design_1_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_11_0/sim/design_1_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_cplane_depacketizer_0_0/sim/design_1_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_Ethernet_demux_0_0/sim/design_1_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_9_0/sim/design_1_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_10_0/sim/design_1_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ecpri_demux_0_0/sim/design_1_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_6_0/sim/design_1_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_7_0/sim/design_1_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_register_slice_8_0/sim/design_1_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/08b1/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ecpri_mux_0_0/sim/design_1_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_err_count_0_0/sim/design_1_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/bd_0/sim/bd_365d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_365d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/sim/bd_365d_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_365d_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_1_0/sim/design_1_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_1H558UL
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_1GPB7D8
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_VEDU8T
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_3EDXF2
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_106EPKS
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture design_1_proc_sys_reset_1_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_1_0 [design_1_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_1H558UL
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_1_0
Compiling module xil_defaultlib.design_1_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.design_1_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_1GPB7D8
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.design_1_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_VEDU8T
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.design_1_Ethernet_demux_0_0
Compiling module xil_defaultlib.design_1_axis_register_slice_10_...
Compiling module xil_defaultlib.design_1_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.design_1_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_3EDXF2
Compiling module xil_defaultlib.design_1_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.design_1_axis_register_slice_7_0
Compiling module xil_defaultlib.design_1_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.design_1_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_106EPKS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.design_1_err_count_0_0
Compiling module xil_defaultlib.bd_f60c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f60c_g_inst_0
Compiling module xil_defaultlib.bd_f60c_ila_lib_0
Compiling module xil_defaultlib.bd_f60c
Compiling module xil_defaultlib.design_1_system_ila_0_0
Compiling module xil_defaultlib.bd_365d_ila_lib_0
Compiling module xil_defaultlib.bd_365d
Compiling module xil_defaultlib.design_1_system_ila_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 8758.188 ; gain = 0.000 ; free physical = 17979 ; free virtual = 52756
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//err_count_0/observed_output
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_725  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. design_1_wrapper.design_1_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /design_1_wrapper/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_847  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 8758.188 ; gain = 8.004 ; free physical = 17972 ; free virtual = 52744
add_force {/design_1_wrapper/reset} -radix hex {0 0ns}
add_force {/design_1_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
add_force {/design_1_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/proc_sys_reset_v5_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8758.188 ; gain = 0.000 ; free physical = 17959 ; free virtual = 52749
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 8758.188 ; gain = 0.000 ; free physical = 17924 ; free virtual = 52732
create_bd_design "U_C_plane_integration"
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/U_C_plane_integration.bd> 
update_compile_order -fileset sources_1
open_bd_design {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs U_C_plane_integration]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {Clock_reset Cplane_Packetizer Ethernet_ecpri_mux Cplane_depacketizer Ethernet_ecpri_demux axis_data_fifo_0 axis_data_fifo_1 err_count_0 L1_Data_Gen_0 BfW_Coeff_Gen_0 system_ila_0 system_ila_1 L1toORAN_0}] [get_bd_intf_ports {user_si570_sysclk}] [get_bd_ports {reset ecpri_mux_state_out_V_0 section_count_out_V_0 num_section_out_V_0 layer_count_out_V_0}] [get_bd_intf_nets {cplane_packetizer_0_eth_data axis_data_fifo_0_M_AXIS_1 L1toORAN_0_application_header_V BfW_Coeff_Gen_0_bfw_coeff_V_V L1_Data_Gen_0_L1_data_out_V L1toORAN_0_mux_config_V_V Cplane_depacketizer_beam_data ethernet_mux_0_eth_data_out S_AXIS_1 user_si570_sysclk_1 L1toORAN_0_numBeams_V_V axis_data_fifo_0_M_AXIS L1toORAN_0_extension_header_V L1toORAN_0_section_header_V}] [get_bd_nets {err_count_0_iteration_count proc_sys_reset_0_peripheral_aresetn Ethernet_ecpri_mux_layer_count_out_V_0 Ethernet_ecpri_mux_section_count_out_V_0 reset_1 Ethernet_ecpri_mux_ecpri_mux_state_out_V_0 proc_sys_reset_0_peripheral_aresetn1 err_count_0_error_count clk_wiz_clk_out1 Ethernet_ecpri_mux_num_section_out_V_0 sim_clk_gen_1_clk}]]
current_bd_design U_C_plane_integration
copy_bd_objs -from_design design_1 / $tmpCopyObjs
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '0' to '6' has been ignored for IP 'system_ila_0'
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/U_C_plane_integration.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/ui/bd_741ecf2b.ui> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Uplane_packetiser:1.0 Uplane_packetiser_0
endgroup
copy_bd_objs /  [get_bd_cells {Ethernet_ecpri_mux/axis_register_slice_6}]
create_bd_cell -type module -reference tkeep_uplane_packetizer tkeep_uplane_packeti_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'master' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'slave' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'master'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls'.
set_property location {6 1876 624} [get_bd_cells tkeep_uplane_packeti_0]
connect_bd_intf_net [get_bd_intf_pins Uplane_packetiser_0/eth_data] [get_bd_intf_pins tkeep_uplane_packeti_0/slave]
connect_bd_intf_net [get_bd_intf_pins tkeep_uplane_packeti_0/master] [get_bd_intf_pins axis_register_slice_6/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_register_slice_6/M_AXIS] [get_bd_intf_pins Ethernet_ecpri_mux/ecpri_mux_0/user_data_in]
set_property location {6 2345 364} [get_bd_cells axis_register_slice_6]
move_bd_cells [get_bd_cells Ethernet_ecpri_mux] [get_bd_cells axis_register_slice_6]
set_property location {3.5 1245 489} [get_bd_cells L1toORAN_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/U_C_plane_integration.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/ui/bd_741ecf2b.ui> 
close_bd_design [get_bd_designs U_C_plane_integration]
current_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/U_C_plane_integration.bd] -no_script -reset -force -quiet
remove_files  /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration/U_C_plane_integration.bd
file delete -force /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_C_plane_integration
create_bd_design "U_Plane"
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane/U_Plane.bd> 
update_compile_order -fileset sources_1
create_bd_design "CU_Plane"
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs CU_Plane]
source /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Packetiser/Uplane.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xczu19eg-ffvd1760-3-e
# }
# variable design_name
# set design_name Uplane
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-1] Changing value of <design_name> from <Uplane> to <U_Plane> since current design is empty.
INFO: [BD_TCL-2] Constructing design in IPI design <U_Plane>...
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "U_Plane".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:Uplane_packetiser:1.0\
# xilinx.com:hls:epacket_gen:1.0\
# xilinx.com:ip:sim_clk_gen:1.0\
# xilinx.com:ip:xlconstant:1.1\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:Uplane_packetiser:1.0 xilinx.com:hls:epacket_gen:1.0 xilinx.com:ip:sim_clk_gen:1.0 xilinx.com:ip:xlconstant:1.1  .
# set bCheckModules 1
# if { $bCheckModules == 1 } {
#    set list_check_mods "\ 
# tkeep_uplane_packetizer\
# "
# 
#    set list_mods_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
tkeep_uplane_packetizer  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
#   set check_0 [ create_bd_port -dir O -from 7 -to 0 -type data check_0 ]
#   set master_TDATA_0 [ create_bd_port -dir O -from 127 -to 0 master_TDATA_0 ]
#   set master_TKEEP_0 [ create_bd_port -dir O -from 15 -to 0 master_TKEEP_0 ]
#   set master_TLAST_0 [ create_bd_port -dir O master_TLAST_0 ]
#   set master_TVALID_0 [ create_bd_port -dir O master_TVALID_0 ]
#   set state_out_0 [ create_bd_port -dir O -from 7 -to 0 -type data state_out_0 ]
# 
#   # Create instance: Uplane_packetiser_0, and set properties
#   set Uplane_packetiser_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:Uplane_packetiser:1.0 Uplane_packetiser_0 ]
# 
#   # Create instance: epacket_gen_0, and set properties
#   set epacket_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:epacket_gen:1.0 epacket_gen_0 ]
# 
#   # Create instance: sim_clk_gen_0, and set properties
#   set sim_clk_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0 ]
#   set_property -dict [ list \
#    CONFIG.FREQ_HZ {312500000} \
#    CONFIG.INITIAL_RESET_CLOCK_CYCLES {0} \
#  ] $sim_clk_gen_0
# 
#   # Create instance: tkeep_uplane_packeti_0, and set properties
#   set block_name tkeep_uplane_packetizer
#   set block_cell_name tkeep_uplane_packeti_0
#   if { [catch {set tkeep_uplane_packeti_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $tkeep_uplane_packeti_0 eq "" } {
#      catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: xlconstant_0, and set properties
#   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
# 
#   # Create instance: xlconstant_1, and set properties
#   set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
# 
#   # Create instance: xlconstant_2, and set properties
#   set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {0xaefe413a35000002ffffffffffff} \
#    CONFIG.CONST_WIDTH {112} \
#  ] $xlconstant_2
# 
#   # Create instance: xlconstant_3, and set properties
#   set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {0x23150710} \
#    CONFIG.CONST_WIDTH {32} \
#  ] $xlconstant_3
# 
#   # Create instance: xlconstant_4, and set properties
#   set xlconstant_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_4 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {0x4D250001323D0001} \
#    CONFIG.CONST_WIDTH {64} \
#  ] $xlconstant_4
# 
#   # Create instance: xlconstant_5, and set properties
#   set xlconstant_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_5 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {0x0000280127EF} \
#    CONFIG.CONST_WIDTH {48} \
#  ] $xlconstant_5
# 
#   # Create instance: xlconstant_6, and set properties
#   set xlconstant_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_6 ]
# 
#   # Create instance: xlconstant_7, and set properties
#   set xlconstant_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_7 ]
#   set_property -dict [ list \
#    CONFIG.CONST_VAL {200} \
#    CONFIG.CONST_WIDTH {16} \
#  ] $xlconstant_7
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net Uplane_packetiser_0_eth_data [get_bd_intf_pins Uplane_packetiser_0/eth_data] [get_bd_intf_pins tkeep_uplane_packeti_0/slave]
#   connect_bd_intf_net -intf_net epacket_gen_0_dout [get_bd_intf_pins Uplane_packetiser_0/IQ_data_V] [get_bd_intf_pins epacket_gen_0/dout]
# 
#   # Create port connections
#   connect_bd_net -net Uplane_packetiser_0_check [get_bd_ports check_0] [get_bd_pins Uplane_packetiser_0/check]
#   connect_bd_net -net Uplane_packetiser_0_state_out [get_bd_ports state_out_0] [get_bd_pins Uplane_packetiser_0/state_out]
#   connect_bd_net -net sim_clk_gen_0_clk [get_bd_pins Uplane_packetiser_0/ap_clk] [get_bd_pins epacket_gen_0/ap_clk] [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins tkeep_uplane_packeti_0/clk]
#   connect_bd_net -net sim_clk_gen_0_sync_rst [get_bd_pins Uplane_packetiser_0/ap_rst_n] [get_bd_pins epacket_gen_0/ap_rst_n] [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins tkeep_uplane_packeti_0/reset_n]
#   connect_bd_net -net tkeep_uplane_packeti_0_master_TDATA [get_bd_ports master_TDATA_0] [get_bd_pins tkeep_uplane_packeti_0/master_TDATA]
#   connect_bd_net -net tkeep_uplane_packeti_0_master_TKEEP [get_bd_ports master_TKEEP_0] [get_bd_pins tkeep_uplane_packeti_0/master_TKEEP]
#   connect_bd_net -net tkeep_uplane_packeti_0_master_TLAST [get_bd_ports master_TLAST_0] [get_bd_pins tkeep_uplane_packeti_0/master_TLAST]
#   connect_bd_net -net tkeep_uplane_packeti_0_master_TVALID [get_bd_ports master_TVALID_0] [get_bd_pins tkeep_uplane_packeti_0/master_TVALID]
#   connect_bd_net -net xlconstant_0_dout [get_bd_pins Uplane_packetiser_0/ap_start] [get_bd_pins epacket_gen_0/ap_start] [get_bd_pins xlconstant_0/dout]
#   connect_bd_net -net xlconstant_1_dout [get_bd_pins Uplane_packetiser_0/Ethernet_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/application_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/eCPRI_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/section_header_V_TVALID] [get_bd_pins xlconstant_1/dout]
#   connect_bd_net -net xlconstant_2_dout [get_bd_pins Uplane_packetiser_0/Ethernet_header_V_TDATA] [get_bd_pins xlconstant_2/dout]
#   connect_bd_net -net xlconstant_3_dout [get_bd_pins Uplane_packetiser_0/application_header_V_TDATA] [get_bd_pins xlconstant_3/dout]
#   connect_bd_net -net xlconstant_4_dout [get_bd_pins Uplane_packetiser_0/eCPRI_header_V_TDATA] [get_bd_pins xlconstant_4/dout]
#   connect_bd_net -net xlconstant_5_dout [get_bd_pins Uplane_packetiser_0/section_header_V_TDATA] [get_bd_pins xlconstant_5/dout]
#   connect_bd_net -net xlconstant_6_dout [get_bd_pins tkeep_uplane_packeti_0/master_TREADY] [get_bd_pins xlconstant_6/dout]
#   connect_bd_net -net xlconstant_7_dout [get_bd_pins epacket_gen_0/count_V] [get_bd_pins xlconstant_7/dout]
# 
#   # Create address segments
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TKEEP is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /epacket_gen_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-926] Following properties on interface pin /tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=U_Plane_sim_clk_gen_0_0_clk 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane/U_Plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane/ui/bd_cfa97632.ui> 
open_bd_design {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd}
Successfully read diagram <CU_Plane> from BD file </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd>
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs CU_Plane]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {Clock_reset Cplane_Packetizer Ethernet_ecpri_mux Cplane_depacketizer Ethernet_ecpri_demux axis_data_fifo_0 axis_data_fifo_1 err_count_0 L1_Data_Gen_0 BfW_Coeff_Gen_0 system_ila_0 system_ila_1 L1toORAN_0}] [get_bd_intf_ports {user_si570_sysclk}] [get_bd_ports {reset ecpri_mux_state_out_V_0 section_count_out_V_0 num_section_out_V_0 layer_count_out_V_0}] [get_bd_intf_nets {cplane_packetizer_0_eth_data axis_data_fifo_0_M_AXIS_1 L1toORAN_0_application_header_V BfW_Coeff_Gen_0_bfw_coeff_V_V L1_Data_Gen_0_L1_data_out_V L1toORAN_0_mux_config_V_V Cplane_depacketizer_beam_data ethernet_mux_0_eth_data_out S_AXIS_1 user_si570_sysclk_1 L1toORAN_0_numBeams_V_V axis_data_fifo_0_M_AXIS L1toORAN_0_extension_header_V L1toORAN_0_section_header_V}] [get_bd_nets {err_count_0_iteration_count proc_sys_reset_0_peripheral_aresetn Ethernet_ecpri_mux_layer_count_out_V_0 Ethernet_ecpri_mux_section_count_out_V_0 reset_1 Ethernet_ecpri_mux_ecpri_mux_state_out_V_0 proc_sys_reset_0_peripheral_aresetn1 err_count_0_error_count clk_wiz_clk_out1 Ethernet_ecpri_mux_num_section_out_V_0 sim_clk_gen_1_clk}]]
current_bd_design CU_Plane
copy_bd_objs -from_design design_1 / $tmpCopyObjs
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '0' to '6' has been ignored for IP 'system_ila_0'
current_bd_design [get_bd_designs U_Plane]
current_bd_design [get_bd_designs CU_Plane]
current_bd_design U_Plane
set tmpCopyObjs [concat  [get_bd_cells {xlconstant_0 epacket_gen_0 xlconstant_1 Uplane_packetiser_0 xlconstant_2 tkeep_uplane_packeti_0 xlconstant_3 xlconstant_4 xlconstant_5 sim_clk_gen_0 xlconstant_6 xlconstant_7}] [get_bd_ports {master_TLAST_0 master_TVALID_0 master_TDATA_0 master_TKEEP_0 check_0 state_out_0}] [get_bd_intf_nets {epacket_gen_0_dout Uplane_packetiser_0_eth_data}] [get_bd_nets {xlconstant_7_dout xlconstant_0_dout xlconstant_6_dout tkeep_uplane_packeti_0_master_TKEEP xlconstant_4_dout tkeep_uplane_packeti_0_master_TLAST tkeep_uplane_packeti_0_master_TDATA sim_clk_gen_0_clk xlconstant_3_dout Uplane_packetiser_0_state_out Uplane_packetiser_0_check xlconstant_5_dout xlconstant_1_dout xlconstant_2_dout tkeep_uplane_packeti_0_master_TVALID sim_clk_gen_0_sync_rst}]]
current_bd_design CU_Plane
copy_bd_objs -from_design U_Plane / $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TKEEP is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection master
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /epacket_gen_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /tkeep_uplane_packeti_0/master_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection master
regenerate_bd_layout
delete_bd_objs [get_bd_nets tkeep_uplane_packeti_0_master_TLAST] [get_bd_nets tkeep_uplane_packeti_0_master_TKEEP] [get_bd_nets tkeep_uplane_packeti_0_master_TVALID] [get_bd_nets tkeep_uplane_packeti_0_master_TDATA] [get_bd_ports master_TLAST_0] [get_bd_ports master_TKEEP_0] [get_bd_ports master_TVALID_0] [get_bd_ports master_TDATA_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets xlconstant_6_dout]
delete_bd_objs [get_bd_cells xlconstant_6]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_2
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_2/S_AXIS] [get_bd_intf_pins tkeep_uplane_packeti_0/master]
set_property location {5.5 1690 859} [get_bd_cells axis_data_fifo_2]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_2/M_AXIS] [get_bd_intf_pins Ethernet_ecpri_mux/ecpri_mux_0/user_data_in]
connect_bd_net [get_bd_pins axis_data_fifo_2/s_axis_aresetn] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_net [get_bd_pins axis_data_fifo_2/s_axis_aclk] [get_bd_pins Clock_reset/slowest_sync_clk]
regenerate_bd_layout
startgroup
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins sim_clk_gen_0/clk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins sim_clk_gen_0/sync_rst]
endgroup
delete_bd_objs [get_bd_cells sim_clk_gen_0]
startgroup
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins tkeep_uplane_packeti_0/clk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins tkeep_uplane_packeti_0/reset_n]
endgroup
startgroup
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk]
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst]
endgroup
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {8192}] [get_bd_cells axis_data_fifo_2]
endgroup
connect_bd_net [get_bd_pins tkeep_uplane_packeti_0/clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins tkeep_uplane_packeti_0/reset_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_net [get_bd_pins Uplane_packetiser_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins Uplane_packetiser_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_data_fifo_2]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {16} CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1}] [get_bd_cells axis_data_fifo_2]
endgroup
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
connect_bd_net [get_bd_pins epacket_gen_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins epacket_gen_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
group_bd_cells Uplane_packetiser [get_bd_cells axis_data_fifo_2] [get_bd_cells xlconstant_0] [get_bd_cells epacket_gen_0] [get_bd_cells xlconstant_1] [get_bd_cells Uplane_packetiser_0] [get_bd_cells xlconstant_2] [get_bd_cells xlconstant_3] [get_bd_cells xlconstant_4] [get_bd_cells xlconstant_5] [get_bd_cells xlconstant_7] [get_bd_cells tkeep_uplane_packeti_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
make_wrapper -files [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -top
WARNING: [BD 41-926] Following properties on interface pin /Uplane_packetiser/tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /Uplane_packetiser/tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CU_Plane_clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/sim/CU_Plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9249.633 ; gain = 0.000 ; free physical = 17711 ; free virtual = 52778
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
update_compile_order -fileset sources_1
set_property top CU_Plane_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd]
INFO: [BD 41-1662] The design 'CU_Plane.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/sim/CU_Plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/synth/CU_Plane_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/synth/CU_Plane_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.hwdef
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CU_Plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_BfW_Coeff_Gen_0_0/sim/CU_Plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_1_0/sim/CU_Plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_2_0/sim/CU_Plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_3_0/sim/CU_Plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_4_0/sim/CU_Plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_5_0/sim/CU_Plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_packetizer_0_0/sim/CU_Plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_0/sim/CU_Plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_0/sim/CU_Plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_0/sim/CU_Plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_0/sim/CU_Plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_11_0/sim/CU_Plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_depacketizer_0_0/sim/CU_Plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Ethernet_demux_0_0/sim/CU_Plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_9_0/sim/CU_Plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_10_0/sim/CU_Plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_demux_0_0/sim/CU_Plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_6_0/sim/CU_Plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_7_0/sim/CU_Plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_8_0/sim/CU_Plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ethernet_mux_0_0/sim/CU_Plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/08b1/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_mux_0_0/sim/CU_Plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1_Data_Gen_0_0/sim/CU_Plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1toORAN_0_0/sim/CU_Plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_0_0/sim/CU_Plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_1_0/sim/CU_Plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_err_count_0_0/sim/CU_Plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_7e5f_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/bd_7e5f_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/sim/bd_7e5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/sim/CU_Plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_be0e_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/sim/bd_be0e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/sim/CU_Plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0614/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Uplane_packetiser_0_0/sim/CU_Plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_epacket_gen_0_0/sim/CU_Plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_tkeep_uplane_packeti_0_0/sim/CU_Plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_1/sim/CU_Plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_1_0/sim/CU_Plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_1/sim/CU_Plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_1/sim/CU_Plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_1/sim/CU_Plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_5_0/sim/CU_Plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_7_0/sim/CU_Plane_xlconstant_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_2_0/sim/CU_Plane_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/sim/CU_Plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_LNOGY1
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_L7YMDK
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_ZOX121
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_1YEZTT6
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_W5V4FS
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_OWCD6D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_wrapper
xvhdl --incr --relax -prj CU_Plane_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_proc_sys_reset_0_0/sim/CU_Plane_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Plane_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_proc_sys_reset_1_0/sim/CU_Plane_proc_sys_reset_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Plane_proc_sys_reset_1_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_0_0 [cu_plane_proc_sys_reset_0_0_defa...]
Compiling architecture cu_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_1_0 [cu_plane_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_LNOGY1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_1_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_L7YMDK
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Plane_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_ZOX121
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_10_...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_1YEZTT6
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_7_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_W5V4FS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.CU_Plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.CU_Plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_2_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.CU_Plane_tkeep_uplane_packeti_0_...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_1
Compiling module xil_defaultlib.CU_Plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_7_0
Compiling module xil_defaultlib.Uplane_packetiser_imp_OWCD6D
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Plane_err_count_0_0
Compiling module xil_defaultlib.bd_7e5f_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_7e5f_g_inst_0
Compiling module xil_defaultlib.bd_7e5f_ila_lib_0
Compiling module xil_defaultlib.bd_7e5f
Compiling module xil_defaultlib.CU_Plane_system_ila_0_0
Compiling module xil_defaultlib.bd_be0e_ila_lib_0
Compiling module xil_defaultlib.bd_be0e
Compiling module xil_defaultlib.CU_Plane_system_ila_1_0
Compiling module xil_defaultlib.CU_Plane
Compiling module xil_defaultlib.CU_Plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Plane_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/CU_Plane_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/CU_Plane_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 31 13:45:03 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 13:45:03 2020...
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 9564.230 ; gain = 0.000 ; free physical = 17444 ; free virtual = 52534
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Plane_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Plane_wrapper} -tclbatch {CU_Plane_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/bd_7e5f.protoinst" -protoinst "protoinst_files/bd_be0e.protoinst" -protoinst "protoinst_files/CU_Plane.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7e5f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_be0e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//err_count_0/observed_output
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
WARNING: Simulation object /design_1_wrapper/reset was not found in the design.
WARNING: Simulation object /design_1_wrapper/user_si570_sysclk_clk_p was not found in the design.
WARNING: Simulation object /design_1_wrapper/user_si570_sysclk_clk_n was not found in the design.
WARNING: Simulation object /design_1_wrapper/ecpri_mux_state_out_V_0 was not found in the design.
WARNING: Simulation object /design_1_wrapper/layer_count_out_V_0 was not found in the design.
WARNING: Simulation object /design_1_wrapper/num_section_out_V_0 was not found in the design.
WARNING: Simulation object /design_1_wrapper/section_count_out_V_0 was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TVALID was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TREADY was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TDATA was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TLAST was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Cplane_Packetizer/eth_data_tdata was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Cplane_Packetizer/eth_data_tlast was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Cplane_Packetizer/eth_data_tready was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Cplane_Packetizer/eth_data_tvalid was not found in the design.
source CU_Plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 9564.230 ; gain = 30.105 ; free physical = 17487 ; free virtual = 52578
add_force {/CU_Plane_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 9564.230 ; gain = 0.000 ; free physical = 17417 ; free virtual = 52527
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/ecpri_MUX/solution1/impl/ip/component.xml. It will be created.
save_wave_config {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 9564.230 ; gain = 0.000 ; free physical = 17065 ; free virtual = 52325
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/IQdata_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/IQdata_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {CU_Plane_ecpri_mux_0_0 design_1_ecpri_mux_0_0}] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd'
INFO: [IP_Flow 19-3422] Upgraded CU_Plane_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2007311316 to revision 2007311528
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ui/bd_395e4caf.ui> 
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2007311316 to revision 2007311528
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {CU_Plane_ecpri_mux_0_0 design_1_ecpri_mux_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd]
WARNING: [BD 41-926] Following properties on interface pin /Uplane_packetiser/tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /Uplane_packetiser/tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CU_Plane_clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/sim/CU_Plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/synth/CU_Plane_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/synth/CU_Plane_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9564.230 ; gain = 0.000 ; free physical = 16959 ; free virtual = 52212
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CU_Plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_BfW_Coeff_Gen_0_0/sim/CU_Plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_1_0/sim/CU_Plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_2_0/sim/CU_Plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_3_0/sim/CU_Plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_4_0/sim/CU_Plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_5_0/sim/CU_Plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_packetizer_0_0/sim/CU_Plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_0/sim/CU_Plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_0/sim/CU_Plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_0/sim/CU_Plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_0/sim/CU_Plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_11_0/sim/CU_Plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_depacketizer_0_0/sim/CU_Plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Ethernet_demux_0_0/sim/CU_Plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_9_0/sim/CU_Plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_10_0/sim/CU_Plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_demux_0_0/sim/CU_Plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_6_0/sim/CU_Plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_7_0/sim/CU_Plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_8_0/sim/CU_Plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ethernet_mux_0_0/sim/CU_Plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8054/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_mux_0_0/sim/CU_Plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1_Data_Gen_0_0/sim/CU_Plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1toORAN_0_0/sim/CU_Plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_0_0/sim/CU_Plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_1_0/sim/CU_Plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_err_count_0_0/sim/CU_Plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/sim/bd_7e5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_7e5f_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/bd_7e5f_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/sim/CU_Plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/sim/bd_be0e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_be0e_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/sim/CU_Plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0614/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Uplane_packetiser_0_0/sim/CU_Plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_epacket_gen_0_0/sim/CU_Plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_tkeep_uplane_packeti_0_0/sim/CU_Plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_1/sim/CU_Plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_1_0/sim/CU_Plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_1/sim/CU_Plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_1/sim/CU_Plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_1/sim/CU_Plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_5_0/sim/CU_Plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_7_0/sim/CU_Plane_xlconstant_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_2_0/sim/CU_Plane_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/sim/CU_Plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_LNOGY1
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_L7YMDK
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_ZOX121
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_1YEZTT6
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_W5V4FS
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_OWCD6D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_wrapper
xvhdl --incr --relax -prj CU_Plane_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_0_0 [cu_plane_proc_sys_reset_0_0_defa...]
Compiling architecture cu_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_1_0 [cu_plane_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_LNOGY1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_1_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_L7YMDK
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Plane_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_ZOX121
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_10_...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_1YEZTT6
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_7_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_W5V4FS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.CU_Plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.CU_Plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_2_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.CU_Plane_tkeep_uplane_packeti_0_...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_1
Compiling module xil_defaultlib.CU_Plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_7_0
Compiling module xil_defaultlib.Uplane_packetiser_imp_OWCD6D
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Plane_err_count_0_0
Compiling module xil_defaultlib.bd_7e5f_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_7e5f_g_inst_0
Compiling module xil_defaultlib.bd_7e5f_ila_lib_0
Compiling module xil_defaultlib.bd_7e5f
Compiling module xil_defaultlib.CU_Plane_system_ila_0_0
Compiling module xil_defaultlib.bd_be0e_ila_lib_0
Compiling module xil_defaultlib.bd_be0e
Compiling module xil_defaultlib.CU_Plane_system_ila_1_0
Compiling module xil_defaultlib.CU_Plane
Compiling module xil_defaultlib.CU_Plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Plane_wrapper_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 9755.594 ; gain = 0.000 ; free physical = 16946 ; free virtual = 52202
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Plane_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Plane_wrapper} -tclbatch {CU_Plane_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/bd_7e5f.protoinst" -protoinst "protoinst_files/bd_be0e.protoinst" -protoinst "protoinst_files/CU_Plane.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7e5f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_be0e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//err_count_0/observed_output
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
source CU_Plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 9755.594 ; gain = 16.008 ; free physical = 16934 ; free virtual = 52183
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CU_Plane_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 9755.594 ; gain = 0.000 ; free physical = 16894 ; free virtual = 52161
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 9755.594 ; gain = 0.000 ; free physical = 16929 ; free virtual = 52185
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/ecpri_MUX/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/IQdata_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/IQdata_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
current_bd_design [get_bd_designs CU_Plane]
report_ip_status -name ip_status
upgrade_ip [get_ips  {CU_Plane_ecpri_mux_0_0 design_1_ecpri_mux_0_0}] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd'
INFO: [IP_Flow 19-3422] Upgraded CU_Plane_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2007311528 to revision 2007311534
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_mux_0_0 (Ecpri_mux 1.0) from revision 2007311528 to revision 2007311534
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {CU_Plane_ecpri_mux_0_0 design_1_ecpri_mux_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd]
WARNING: [BD 41-926] Following properties on interface pin /Uplane_packetiser/tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /Uplane_packetiser/tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CU_Plane_clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/sim/CU_Plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/hw_handoff/CU_Plane_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/synth/CU_Plane_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/hw_handoff/CU_Plane_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/synth/CU_Plane_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hw_handoff/CU_Plane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/synth/CU_Plane.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9755.594 ; gain = 0.000 ; free physical = 16730 ; free virtual = 51983
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CU_Plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_BfW_Coeff_Gen_0_0/sim/CU_Plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_1_0/sim/CU_Plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_2_0/sim/CU_Plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_3_0/sim/CU_Plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_4_0/sim/CU_Plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_5_0/sim/CU_Plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_packetizer_0_0/sim/CU_Plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_0/sim/CU_Plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_0/sim/CU_Plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_0/sim/CU_Plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_0/sim/CU_Plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_11_0/sim/CU_Plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_depacketizer_0_0/sim/CU_Plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Ethernet_demux_0_0/sim/CU_Plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_9_0/sim/CU_Plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_10_0/sim/CU_Plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_demux_0_0/sim/CU_Plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_6_0/sim/CU_Plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_7_0/sim/CU_Plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_8_0/sim/CU_Plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ethernet_mux_0_0/sim/CU_Plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/7213/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_mux_0_0/sim/CU_Plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1_Data_Gen_0_0/sim/CU_Plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1toORAN_0_0/sim/CU_Plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_0_0/sim/CU_Plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_1_0/sim/CU_Plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_err_count_0_0/sim/CU_Plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/sim/bd_7e5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_7e5f_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/bd_7e5f_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/sim/CU_Plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/sim/bd_be0e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_be0e_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/sim/CU_Plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0614/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Uplane_packetiser_0_0/sim/CU_Plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_epacket_gen_0_0/sim/CU_Plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_tkeep_uplane_packeti_0_0/sim/CU_Plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_1/sim/CU_Plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_1_0/sim/CU_Plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_1/sim/CU_Plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_1/sim/CU_Plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_1/sim/CU_Plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_5_0/sim/CU_Plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_7_0/sim/CU_Plane_xlconstant_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_2_0/sim/CU_Plane_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/sim/CU_Plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_LNOGY1
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_L7YMDK
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_ZOX121
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_1YEZTT6
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_W5V4FS
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_OWCD6D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_wrapper
xvhdl --incr --relax -prj CU_Plane_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_0_0 [cu_plane_proc_sys_reset_0_0_defa...]
Compiling architecture cu_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_1_0 [cu_plane_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_LNOGY1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_1_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_L7YMDK
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Plane_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_ZOX121
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_10_...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_1YEZTT6
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_7_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_W5V4FS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.CU_Plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.CU_Plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_2_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.CU_Plane_tkeep_uplane_packeti_0_...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_1
Compiling module xil_defaultlib.CU_Plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_7_0
Compiling module xil_defaultlib.Uplane_packetiser_imp_OWCD6D
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Plane_err_count_0_0
Compiling module xil_defaultlib.bd_7e5f_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_7e5f_g_inst_0
Compiling module xil_defaultlib.bd_7e5f_ila_lib_0
Compiling module xil_defaultlib.bd_7e5f
Compiling module xil_defaultlib.CU_Plane_system_ila_0_0
Compiling module xil_defaultlib.bd_be0e_ila_lib_0
Compiling module xil_defaultlib.bd_be0e
Compiling module xil_defaultlib.CU_Plane_system_ila_1_0
Compiling module xil_defaultlib.CU_Plane
Compiling module xil_defaultlib.CU_Plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Plane_wrapper_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16783 ; free virtual = 52039
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Plane_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Plane_wrapper} -tclbatch {CU_Plane_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/bd_7e5f.protoinst" -protoinst "protoinst_files/bd_be0e.protoinst" -protoinst "protoinst_files/CU_Plane.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7e5f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_be0e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Uplane_packetiser/tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//err_count_0/observed_output
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
source CU_Plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 9881.383 ; gain = 0.004 ; free physical = 16778 ; free virtual = 52029
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CU_Plane_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16731 ; free virtual = 52014
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16637 ; free virtual = 52177
current_bd_design [get_bd_designs CU_Plane]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CU_Plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_BfW_Coeff_Gen_0_0/sim/CU_Plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_1_0/sim/CU_Plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_2_0/sim/CU_Plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_3_0/sim/CU_Plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_4_0/sim/CU_Plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_5_0/sim/CU_Plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_packetizer_0_0/sim/CU_Plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_0/sim/CU_Plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_0/sim/CU_Plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_0/sim/CU_Plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_0/sim/CU_Plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_11_0/sim/CU_Plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_depacketizer_0_0/sim/CU_Plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Ethernet_demux_0_0/sim/CU_Plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_9_0/sim/CU_Plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_10_0/sim/CU_Plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_demux_0_0/sim/CU_Plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_6_0/sim/CU_Plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_7_0/sim/CU_Plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_8_0/sim/CU_Plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ethernet_mux_0_0/sim/CU_Plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/7213/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_mux_0_0/sim/CU_Plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1_Data_Gen_0_0/sim/CU_Plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1toORAN_0_0/sim/CU_Plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_0_0/sim/CU_Plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_1_0/sim/CU_Plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_err_count_0_0/sim/CU_Plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/sim/bd_7e5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_7e5f_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/bd_7e5f_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/sim/CU_Plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/sim/bd_be0e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_be0e_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/sim/CU_Plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0614/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Uplane_packetiser_0_0/sim/CU_Plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_epacket_gen_0_0/sim/CU_Plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_tkeep_uplane_packeti_0_0/sim/CU_Plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_1/sim/CU_Plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_1_0/sim/CU_Plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_1/sim/CU_Plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_1/sim/CU_Plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_1/sim/CU_Plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_5_0/sim/CU_Plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_7_0/sim/CU_Plane_xlconstant_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_2_0/sim/CU_Plane_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/sim/CU_Plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_LNOGY1
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_L7YMDK
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_ZOX121
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_1YEZTT6
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_W5V4FS
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_OWCD6D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_wrapper
xvhdl --incr --relax -prj CU_Plane_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_0_0 [cu_plane_proc_sys_reset_0_0_defa...]
Compiling architecture cu_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_1_0 [cu_plane_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_LNOGY1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_1_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_L7YMDK
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Plane_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_ZOX121
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_10_...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_1YEZTT6
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_7_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_W5V4FS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.CU_Plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.CU_Plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_2_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.CU_Plane_tkeep_uplane_packeti_0_...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_1
Compiling module xil_defaultlib.CU_Plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_7_0
Compiling module xil_defaultlib.Uplane_packetiser_imp_OWCD6D
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Plane_err_count_0_0
Compiling module xil_defaultlib.bd_7e5f_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_7e5f_g_inst_0
Compiling module xil_defaultlib.bd_7e5f_ila_lib_0
Compiling module xil_defaultlib.bd_7e5f
Compiling module xil_defaultlib.CU_Plane_system_ila_0_0
Compiling module xil_defaultlib.bd_be0e_ila_lib_0
Compiling module xil_defaultlib.bd_be0e
Compiling module xil_defaultlib.CU_Plane_system_ila_1_0
Compiling module xil_defaultlib.CU_Plane
Compiling module xil_defaultlib.CU_Plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Plane_wrapper_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16609 ; free virtual = 52074
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Plane_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Plane_wrapper} -tclbatch {CU_Plane_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/bd_7e5f.protoinst" -protoinst "protoinst_files/bd_be0e.protoinst" -protoinst "protoinst_files/CU_Plane.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7e5f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_be0e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Plane_wrapper/CU_Plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
source CU_Plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16614 ; free virtual = 52064
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16569 ; free virtual = 52019
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CU_Plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_BfW_Coeff_Gen_0_0/sim/CU_Plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_clk_wiz_0/CU_Plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_1_0/sim/CU_Plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_2_0/sim/CU_Plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_3_0/sim/CU_Plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_4_0/sim/CU_Plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_5_0/sim/CU_Plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_packetizer_0_0/sim/CU_Plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_0/sim/CU_Plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_0/sim/CU_Plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_0/sim/CU_Plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_0/sim/CU_Plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_11_0/sim/CU_Plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_cplane_depacketizer_0_0/sim/CU_Plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Ethernet_demux_0_0/sim/CU_Plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_9_0/sim/CU_Plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_10_0/sim/CU_Plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_demux_0_0/sim/CU_Plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_6_0/sim/CU_Plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_7_0/sim/CU_Plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_register_slice_8_0/sim/CU_Plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ethernet_mux_0_0/sim/CU_Plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/7213/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_ecpri_mux_0_0/sim/CU_Plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1_Data_Gen_0_0/sim/CU_Plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_L1toORAN_0_0/sim/CU_Plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_0_0/sim/CU_Plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_1_0/sim/CU_Plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_err_count_0_0/sim/CU_Plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/sim/bd_7e5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_7e5f_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/bd_7e5f_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_7e5f_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/sim/CU_Plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/sim/bd_be0e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_be0e_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_be0e_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_1_0/sim/CU_Plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0614/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_Uplane_packetiser_0_0/sim/CU_Plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_epacket_gen_0_0/sim/CU_Plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_tkeep_uplane_packeti_0_0/sim/CU_Plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_0_1/sim/CU_Plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_1_0/sim/CU_Plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_2_1/sim/CU_Plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_3_1/sim/CU_Plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_4_1/sim/CU_Plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_5_0/sim/CU_Plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_xlconstant_7_0/sim/CU_Plane_xlconstant_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_xlconstant_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_axis_data_fifo_2_0/sim/CU_Plane_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/sim/CU_Plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_LNOGY1
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_L7YMDK
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_ZOX121
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_1YEZTT6
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_W5V4FS
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_OWCD6D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Plane_wrapper
xvhdl --incr --relax -prj CU_Plane_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Plane_wrapper_behav xil_defaultlib.CU_Plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/CU_Plane/ip/CU_Plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_7e5f_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.CU_Plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_0_0 [cu_plane_proc_sys_reset_0_0_defa...]
Compiling architecture cu_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Plane_proc_sys_reset_1_0 [cu_plane_proc_sys_reset_1_0_defa...]
Compiling module xil_defaultlib.Clock_reset_imp_LNOGY1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_1_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_2_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_3_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_4_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_5_0
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_L7YMDK
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_11_...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Plane_cplane_depacketizer_0_0
Compiling module xil_defaultlib.Cplane_depacketizer_imp_ZOX121
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_10_...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_9_0
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_1YEZTT6
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_6_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_7_0
Compiling module xil_defaultlib.CU_Plane_axis_register_slice_8_0
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_W5V4FS
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.CU_Plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.CU_Plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_2_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.CU_Plane_tkeep_uplane_packeti_0_...
Compiling module xil_defaultlib.CU_Plane_xlconstant_0_1
Compiling module xil_defaultlib.CU_Plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Plane_xlconstant_7_0
Compiling module xil_defaultlib.Uplane_packetiser_imp_OWCD6D
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Plane_err_count_0_0
Compiling module xil_defaultlib.bd_7e5f_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_7e5f_g_inst_0
Compiling module xil_defaultlib.bd_7e5f_ila_lib_0
Compiling module xil_defaultlib.bd_7e5f
Compiling module xil_defaultlib.CU_Plane_system_ila_0_0
Compiling module xil_defaultlib.bd_be0e_ila_lib_0
Compiling module xil_defaultlib.bd_be0e
Compiling module xil_defaultlib.CU_Plane_system_ila_1_0
Compiling module xil_defaultlib.CU_Plane
Compiling module xil_defaultlib.CU_Plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Plane_wrapper_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16550 ; free virtual = 52005
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Plane_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Plane_wrapper} -tclbatch {CU_Plane_wrapper.tcl} -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -protoinst "protoinst_files/bd_7e5f.protoinst" -protoinst "protoinst_files/bd_be0e.protoinst" -protoinst "protoinst_files/CU_Plane.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_7e5f.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_be0e.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Plane.protoinst
Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
source CU_Plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_782  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_884  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Plane_wrapper.CU_Plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Plane_wrapper/CU_Plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1006  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 16537 ; free virtual = 51992
add_force {/CU_Plane_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Plane_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 9881.383 ; gain = 0.000 ; free physical = 17926 ; free virtual = 53651
current_bd_design [get_bd_designs U_Plane]
close_bd_design [get_bd_designs U_Plane]
close_bd_design [get_bd_designs CU_Plane]
current_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
file delete -force /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/hdl/CU_Plane_wrapper.v
export_ip_user_files -of_objects  [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd] -no_script -reset -force -quiet
remove_files  /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane/CU_Plane.bd
file delete -force /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/CU_Plane
export_ip_user_files -of_objects  [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane/U_Plane.bd] -no_script -reset -force -quiet
remove_files  /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane/U_Plane.bd
file delete -force /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/U_Plane
report_ip_status -name ip_status 
open_bd_design {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "Uplane"
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
export_ip_user_files -of_objects  [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v] -no_script -reset -force -quiet
remove_files  /home/admin4/Desktop/saikiran/ORAN/Integration/U-Plane_ORAN/Hls/tkeep_cleaner_uplane_packetizer.v
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs design_1]
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_bd_design [get_bd_designs Uplane]
################################################################
# This is a generated script based on design: Uplane
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################
namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]
.
################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2019.1
2019.1
set current_vivado_version [version -short]
2019.1
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}
################################################################
# START
################################################################
# To test this script, run the following commands from Vivado Tcl console:
# source Uplane_script.tcl
# The design that will be created by this Tcl script contains the following 
# module references:
# tkeep_uplane_packetizer
# Please add the sources of those modules before sourcing this Tcl script.
# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.
set list_projs [get_projects -quiet]
project_1
if { $list_projs eq "" } {
   create_project project_1 myproj -part xczu19eg-ffvd1760-3-e
}
# CHANGE DESIGN NAME HERE
variable design_name
set design_name Uplane
Uplane
# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name
# Creating design if needed
set errMsg ""
set nRet 0
0
set cur_design [current_bd_design -quiet]
Uplane
set list_cells [get_bd_cells -quiet]
if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}
INFO: [BD_TCL-2] Constructing design in IPI design <Uplane>...
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "Uplane".
if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}
set bCheckIPsPassed 1
1
##################################################################
# CHECK IPs
##################################################################
set bCheckIPs 1
1
if { $bCheckIPs == 1 } {
   set list_check_ips "\ 
xilinx.com:hls:Uplane_packetiser:1.0\
xilinx.com:ip:axis_data_fifo:2.0\
xilinx.com:hls:epacket_gen:1.0\
xilinx.com:ip:sim_clk_gen:1.0\
xilinx.com:hls:uplane_depacketiser:1.0\
xilinx.com:ip:xlconstant:1.1\
"

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

}
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:Uplane_packetiser:1.0 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:hls:epacket_gen:1.0 xilinx.com:ip:sim_clk_gen:1.0 xilinx.com:hls:uplane_depacketiser:1.0 xilinx.com:ip:xlconstant:1.1  .
##################################################################
# CHECK Modules
##################################################################
set bCheckModules 1
1
if { $bCheckModules == 1 } {
   set list_check_mods "\ 
tkeep_uplane_packetizer\
"

   set list_mods_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
tkeep_uplane_packetizer  .
if { $bCheckIPsPassed != 1 } {
  common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
  return 3
}
##################################################################
# DESIGN PROCs
##################################################################
# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder
  variable design_name

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set RE_state_out_V_0 [ create_bd_port -dir O -from 7 -to 0 -type data RE_state_out_V_0 ]
  set SECTIONPRB_count_V_0 [ create_bd_port -dir O -from 7 -to 0 -type data SECTIONPRB_count_V_0 ]
  set counter_PRB_V_0 [ create_bd_port -dir O -from 7 -to 0 -type data counter_PRB_V_0 ]
  set data_out_TDATA_0 [ create_bd_port -dir O -from 135 -to 0 data_out_TDATA_0 ]
  set data_out_TKEEP_0 [ create_bd_port -dir O -from 15 -to 0 data_out_TKEEP_0 ]
  set data_out_TLAST_0 [ create_bd_port -dir O -from 0 -to 0 data_out_TLAST_0 ]
  set data_out_TVALID_0 [ create_bd_port -dir O data_out_TVALID_0 ]
  set ecpri_cnfg_out_TDATA_0 [ create_bd_port -dir O -from 47 -to 0 ecpri_cnfg_out_TDATA_0 ]
  set ecpri_cnfg_out_TLAST_0 [ create_bd_port -dir O -from 0 -to 0 ecpri_cnfg_out_TLAST_0 ]
  set ecpri_cnfg_out_TVALID_0 [ create_bd_port -dir O ecpri_cnfg_out_TVALID_0 ]
  set iq_msg_state_out_V_0 [ create_bd_port -dir O -from 7 -to 0 -type data iq_msg_state_out_V_0 ]
  set state_out_0 [ create_bd_port -dir O -from 7 -to 0 -type data state_out_0 ]

  # Create instance: Uplane_packetiser_0, and set properties
  set Uplane_packetiser_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:Uplane_packetiser:1.0 Uplane_packetiser_0 ]

  # Create instance: axis_data_fifo_0, and set properties
  set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {8192} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.TDATA_NUM_BYTES {16} \
 ] $axis_data_fifo_0

  # Create instance: epacket_gen_0, and set properties
  set epacket_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:epacket_gen:1.0 epacket_gen_0 ]

  # Create instance: sim_clk_gen_0, and set properties
  set sim_clk_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {312500000} \
   CONFIG.INITIAL_RESET_CLOCK_CYCLES {0} \
 ] $sim_clk_gen_0

  # Create instance: tkeep_uplane_packeti_0, and set properties
  set block_name tkeep_uplane_packetizer
  set block_cell_name tkeep_uplane_packeti_0
  if { [catch {set tkeep_uplane_packeti_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $tkeep_uplane_packeti_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: uplane_depacketiser_0, and set properties
  set uplane_depacketiser_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:uplane_depacketiser:1.0 uplane_depacketiser_0 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0x00002803C7EF} \
   CONFIG.CONST_WIDTH {48} \
 ] $xlconstant_2

  # Create instance: xlconstant_3, and set properties
  set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0x323D01004D250001} \
   CONFIG.CONST_WIDTH {64} \
 ] $xlconstant_3

  # Create instance: xlconstant_4, and set properties
  set xlconstant_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_4 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0x12718110} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_4

  # Create instance: xlconstant_5, and set properties
  set xlconstant_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_5 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0xaefe413a35000002ffffffffffff} \
   CONFIG.CONST_WIDTH {112} \
 ] $xlconstant_5

  # Create instance: xlconstant_6, and set properties
  set xlconstant_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_6 ]

  # Create instance: xlconstant_8, and set properties
  set xlconstant_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_8 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {200} \
   CONFIG.CONST_WIDTH {16} \
 ] $xlconstant_8

  # Create interface connections
  connect_bd_intf_net -intf_net Uplane_packetiser_0_eth_data [get_bd_intf_pins Uplane_packetiser_0/eth_data] [get_bd_intf_pins tkeep_uplane_packeti_0/slave]
  connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins uplane_depacketiser_0/data_in]
  connect_bd_intf_net -intf_net epacket_gen_0_dout [get_bd_intf_pins Uplane_packetiser_0/IQ_data_V] [get_bd_intf_pins epacket_gen_0/dout]
  connect_bd_intf_net -intf_net tkeep_uplane_packeti_0_master [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins tkeep_uplane_packeti_0/master]

  # Create port connections
  connect_bd_net -net Uplane_packetiser_0_state_out [get_bd_ports state_out_0] [get_bd_pins Uplane_packetiser_0/state_out]
  connect_bd_net -net sim_clk_gen_0_clk [get_bd_pins Uplane_packetiser_0/ap_clk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins epacket_gen_0/ap_clk] [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins tkeep_uplane_packeti_0/clk] [get_bd_pins uplane_depacketiser_0/ap_clk]
  connect_bd_net -net sim_clk_gen_0_sync_rst [get_bd_pins Uplane_packetiser_0/ap_rst_n] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins epacket_gen_0/ap_rst_n] [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins tkeep_uplane_packeti_0/reset_n] [get_bd_pins uplane_depacketiser_0/ap_rst_n]
  connect_bd_net -net uplane_depacketiser_0_RE_state_out_V [get_bd_ports RE_state_out_V_0] [get_bd_pins uplane_depacketiser_0/RE_state_out_V]
  connect_bd_net -net uplane_depacketiser_0_SECTIONPRB_count_V [get_bd_ports SECTIONPRB_count_V_0] [get_bd_pins uplane_depacketiser_0/SECTIONPRB_count_V]
  connect_bd_net -net uplane_depacketiser_0_counter_PRB_V [get_bd_ports counter_PRB_V_0] [get_bd_pins uplane_depacketiser_0/counter_PRB_V]
  connect_bd_net -net uplane_depacketiser_0_data_out_TDATA [get_bd_ports data_out_TDATA_0] [get_bd_pins uplane_depacketiser_0/data_out_TDATA]
  connect_bd_net -net uplane_depacketiser_0_data_out_TKEEP [get_bd_ports data_out_TKEEP_0] [get_bd_pins uplane_depacketiser_0/data_out_TKEEP]
  connect_bd_net -net uplane_depacketiser_0_data_out_TLAST [get_bd_ports data_out_TLAST_0] [get_bd_pins uplane_depacketiser_0/data_out_TLAST]
  connect_bd_net -net uplane_depacketiser_0_data_out_TVALID [get_bd_ports data_out_TVALID_0] [get_bd_pins uplane_depacketiser_0/data_out_TVALID]
  connect_bd_net -net uplane_depacketiser_0_ecpri_cnfg_out_TDATA [get_bd_ports ecpri_cnfg_out_TDATA_0] [get_bd_pins uplane_depacketiser_0/ecpri_cnfg_out_TDATA]
  connect_bd_net -net uplane_depacketiser_0_ecpri_cnfg_out_TLAST [get_bd_ports ecpri_cnfg_out_TLAST_0] [get_bd_pins uplane_depacketiser_0/ecpri_cnfg_out_TLAST]
  connect_bd_net -net uplane_depacketiser_0_ecpri_cnfg_out_TVALID [get_bd_ports ecpri_cnfg_out_TVALID_0] [get_bd_pins uplane_depacketiser_0/ecpri_cnfg_out_TVALID]
  connect_bd_net -net uplane_depacketiser_0_iq_msg_state_out_V [get_bd_ports iq_msg_state_out_V_0] [get_bd_pins uplane_depacketiser_0/iq_msg_state_out_V]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins Uplane_packetiser_0/ap_start] [get_bd_pins epacket_gen_0/ap_start] [get_bd_pins uplane_depacketiser_0/ap_start] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins Uplane_packetiser_0/Ethernet_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/application_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/eCPRI_header_V_TVALID] [get_bd_pins Uplane_packetiser_0/section_header_V_TVALID] [get_bd_pins xlconstant_1/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins Uplane_packetiser_0/section_header_V_TDATA] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_3_dout [get_bd_pins Uplane_packetiser_0/eCPRI_header_V_TDATA] [get_bd_pins xlconstant_3/dout]
  connect_bd_net -net xlconstant_4_dout [get_bd_pins Uplane_packetiser_0/application_header_V_TDATA] [get_bd_pins xlconstant_4/dout]
  connect_bd_net -net xlconstant_5_dout [get_bd_pins Uplane_packetiser_0/Ethernet_header_V_TDATA] [get_bd_pins xlconstant_5/dout]
  connect_bd_net -net xlconstant_6_dout [get_bd_pins uplane_depacketiser_0/data_out_TREADY] [get_bd_pins uplane_depacketiser_0/ecpri_cnfg_out_TREADY] [get_bd_pins xlconstant_6/dout]
  connect_bd_net -net xlconstant_8_dout [get_bd_pins epacket_gen_0/count_V] [get_bd_pins xlconstant_8/dout]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
}
# End of create_root_design()
##################################################################
# MAIN FLOW
##################################################################
create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TKEEP is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /epacket_gen_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-926] Following properties on interface pin /tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Uplane_sim_clk_gen_0_0_clk 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ui/bd_1eca3e87.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ui/bd_1eca3e87.ui> 
regenerate_bd_layout
save_bd_design
create_bd_design "C_U_plane"
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs C_U_plane]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {Clock_reset Cplane_Packetizer Ethernet_ecpri_mux Cplane_depacketizer Ethernet_ecpri_demux axis_data_fifo_0 axis_data_fifo_1 err_count_0 L1_Data_Gen_0 BfW_Coeff_Gen_0 system_ila_0 system_ila_1 L1toORAN_0}] [get_bd_intf_ports {user_si570_sysclk}] [get_bd_ports {reset ecpri_mux_state_out_V_0 section_count_out_V_0 num_section_out_V_0 layer_count_out_V_0}] [get_bd_intf_nets {cplane_packetizer_0_eth_data axis_data_fifo_0_M_AXIS_1 L1toORAN_0_application_header_V BfW_Coeff_Gen_0_bfw_coeff_V_V L1_Data_Gen_0_L1_data_out_V L1toORAN_0_mux_config_V_V Cplane_depacketizer_beam_data ethernet_mux_0_eth_data_out S_AXIS_1 user_si570_sysclk_1 L1toORAN_0_numBeams_V_V axis_data_fifo_0_M_AXIS L1toORAN_0_extension_header_V L1toORAN_0_section_header_V}] [get_bd_nets {err_count_0_iteration_count proc_sys_reset_0_peripheral_aresetn Ethernet_ecpri_mux_layer_count_out_V_0 Ethernet_ecpri_mux_section_count_out_V_0 reset_1 Ethernet_ecpri_mux_ecpri_mux_state_out_V_0 proc_sys_reset_0_peripheral_aresetn1 err_count_0_error_count clk_wiz_clk_out1 Ethernet_ecpri_mux_num_section_out_V_0 sim_clk_gen_1_clk}]]
current_bd_design C_U_plane
copy_bd_objs -from_design design_1 / $tmpCopyObjs
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '0' to '6' has been ignored for IP 'system_ila_0'
regenerate_bd_layout
current_bd_design [get_bd_designs Uplane]
current_bd_design [get_bd_designs C_U_plane]
current_bd_design Uplane
set tmpCopyObjs [concat  [get_bd_cells {axis_data_fifo_0 xlconstant_0 epacket_gen_0 xlconstant_1 Uplane_packetiser_0 xlconstant_2 tkeep_uplane_packeti_0 xlconstant_3 xlconstant_4 xlconstant_5 sim_clk_gen_0 uplane_depacketiser_0 xlconstant_6 xlconstant_8}] [get_bd_ports {data_out_TVALID_0 ecpri_cnfg_out_TVALID_0 data_out_TLAST_0 iq_msg_state_out_V_0 counter_PRB_V_0 ecpri_cnfg_out_TDATA_0 ecpri_cnfg_out_TLAST_0 data_out_TKEEP_0 data_out_TDATA_0 SECTIONPRB_count_V_0 RE_state_out_V_0 state_out_0}] [get_bd_intf_nets {tkeep_uplane_packeti_0_master epacket_gen_0_dout Uplane_packetiser_0_eth_data axis_data_fifo_0_M_AXIS}] [get_bd_nets {uplane_depacketiser_0_counter_PRB_V xlconstant_0_dout uplane_depacketiser_0_ecpri_cnfg_out_TDATA uplane_depacketiser_0_SECTIONPRB_count_V xlconstant_6_dout uplane_depacketiser_0_RE_state_out_V xlconstant_4_dout uplane_depacketiser_0_ecpri_cnfg_out_TVALID uplane_depacketiser_0_data_out_TDATA sim_clk_gen_0_clk xlconstant_3_dout uplane_depacketiser_0_data_out_TLAST uplane_depacketiser_0_data_out_TKEEP Uplane_packetiser_0_state_out xlconstant_5_dout xlconstant_1_dout uplane_depacketiser_0_iq_msg_state_out_V uplane_depacketiser_0_data_out_TVALID xlconstant_2_dout sim_clk_gen_0_sync_rst xlconstant_8_dout uplane_depacketiser_0_ecpri_cnfg_out_TLAST}]]
current_bd_design C_U_plane
copy_bd_objs -from_design Uplane / $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TKEEP is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TLAST is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /epacket_gen_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/section_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection section_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/eCPRI_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection eCPRI_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/application_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection application_header_V
WARNING: [BD 41-1306] The connection to interface pin /Uplane_packetiser_0/Ethernet_header_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection Ethernet_header_V
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/data_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ecpri_cnfg_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
set_property location {16.5 4331 147} [get_bd_cells Ethernet_ecpri_mux]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS1]
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins uplane_depacketiser_0/ap_clk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins uplane_depacketiser_0/ap_rst_n]
startgroup
delete_bd_objs [get_bd_nets uplane_depacketiser_0_ecpri_cnfg_out_TVALID]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_SECTIONPRB_count_V]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_counter_PRB_V]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_RE_state_out_V]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_data_out_TDATA]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_ecpri_cnfg_out_TLAST]
delete_bd_objs [get_bd_nets xlconstant_6_dout]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_data_out_TLAST]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_data_out_TVALID]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_ecpri_cnfg_out_TDATA]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_data_out_TKEEP]
delete_bd_objs [get_bd_nets uplane_depacketiser_0_iq_msg_state_out_V]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_2/M_AXIS] [get_bd_intf_pins Ethernet_ecpri_mux/ecpri_mux_0/user_data_in]
regenerate_bd_layout
regenerate_bd_layout
startgroup
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins sim_clk_gen_0/clk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins sim_clk_gen_0/sync_rst]
endgroup
delete_bd_objs [get_bd_cells sim_clk_gen_0]
startgroup
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins tkeep_uplane_packeti_0/clk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins tkeep_uplane_packeti_0/reset_n]
endgroup
startgroup
disconnect_bd_net /sim_clk_gen_0_clk [get_bd_pins axis_data_fifo_2/s_axis_aclk]
disconnect_bd_net /sim_clk_gen_0_sync_rst [get_bd_pins axis_data_fifo_2/s_axis_aresetn]
endgroup
startgroup
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk]
endgroup
connect_bd_net [get_bd_pins Uplane_packetiser_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins Uplane_packetiser_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_net [get_bd_pins epacket_gen_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins epacket_gen_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_net [get_bd_pins axis_data_fifo_2/s_axis_aresetn] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_net [get_bd_pins axis_data_fifo_2/s_axis_aclk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins tkeep_uplane_packeti_0/clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins tkeep_uplane_packeti_0/reset_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
regenerate_bd_layout
disconnect_bd_net /xlconstant_0_dout [get_bd_pins uplane_depacketiser_0/ap_start]
group_bd_cells Uplane_Packetiser [get_bd_cells axis_data_fifo_2] [get_bd_cells xlconstant_0] [get_bd_cells epacket_gen_0] [get_bd_cells xlconstant_1] [get_bd_cells xlconstant_2] [get_bd_cells Uplane_packetiser_0] [get_bd_cells tkeep_uplane_packeti_0] [get_bd_cells xlconstant_4] [get_bd_cells xlconstant_5] [get_bd_cells xlconstant_8] [get_bd_cells xlconstant_3]
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
set_property location {9 2957 651} [get_bd_cells uplane_depacketiser_0]
connect_bd_net [get_bd_pins uplane_depacketiser_0/ap_clk] [get_bd_pins Clock_reset/slowest_sync_clk]
connect_bd_net [get_bd_pins uplane_depacketiser_0/ap_rst_n] [get_bd_pins Clock_reset/peripheral_aresetn1]
connect_bd_intf_net [get_bd_intf_pins uplane_depacketiser_0/data_in] [get_bd_intf_pins Ethernet_ecpri_demux/ecpri_demux_0/user_data_out]
connect_bd_net [get_bd_pins xlconstant_6/dout] [get_bd_pins uplane_depacketiser_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /uplane_depacketiser_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
delete_bd_objs [get_bd_ports data_out_TLAST_0] [get_bd_ports counter_PRB_V_0] [get_bd_ports data_out_TVALID_0] [get_bd_ports ecpri_cnfg_out_TDATA_0] [get_bd_ports ecpri_cnfg_out_TVALID_0] [get_bd_ports ecpri_cnfg_out_TLAST_0] [get_bd_ports data_out_TDATA_0] [get_bd_ports SECTIONPRB_count_V_0] [get_bd_ports data_out_TKEEP_0] [get_bd_ports RE_state_out_V_0] [get_bd_ports iq_msg_state_out_V_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins uplane_depacketiser_0/ecpri_cnfg_out]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins uplane_depacketiser_0/data_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins uplane_depacketiser_0/RE_state_out_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins uplane_depacketiser_0/counter_PRB_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins uplane_depacketiser_0/SECTIONPRB_count_V]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins uplane_depacketiser_0/iq_msg_state_out_V]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
regenerate_bd_layout
set_property location {9 2920 -73} [get_bd_cells uplane_depacketiser_0]
set_property location {8 2515 258} [get_bd_cells Ethernet_ecpri_mux]
set_property location {8 2481 -45} [get_bd_cells Ethernet_ecpri_demux]
set_property location {6 1834 232} [get_bd_cells Ethernet_ecpri_mux]
set_property location {7 2198 171} [get_bd_cells Ethernet_ecpri_demux]
set_property location {8 2542 49} [get_bd_cells Cplane_depacketizer]
set_property location {8 2677 311} [get_bd_cells uplane_depacketiser_0]
set_property location {9.5 3190 58} [get_bd_cells system_ila_0]
set_property location {9 3006 135} [get_bd_cells axis_data_fifo_0]
set_property location {9 3028 316} [get_bd_cells err_count_0]
set_property location {10 3304 320} [get_bd_cells system_ila_1]
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
set_property location {7 2045 377} [get_bd_cells xlconstant_6]
group_bd_cells Uplane_depacketiser [get_bd_cells xlconstant_6] [get_bd_cells uplane_depacketiser_0]
set_property location {8 2447 287} [get_bd_cells Uplane_depacketiser]
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
current_bd_design [get_bd_designs Uplane]
make_wrapper -files [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd] -top
INFO: [BD 41-1662] The design 'Uplane.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/synth/Uplane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/sim/Uplane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hdl/Uplane_wrapper.v
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hdl/Uplane_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd] -top
WARNING: [BD 41-926] Following properties on interface pin /Uplane_Packetiser/tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /Uplane_Packetiser/tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=C_U_plane_clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/synth/C_U_plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/sim/C_U_plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10112.285 ; gain = 0.000 ; free physical = 18011 ; free virtual = 53689
add_files -norecurse /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v
update_compile_order -fileset sources_1
set_property top Uplane_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Uplane_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd]
INFO: [BD 41-1662] The design 'Uplane.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ui/bd_1eca3e87.ui> 
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/synth/Uplane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/sim/Uplane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hdl/Uplane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hw_handoff/Uplane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hw_handoff/Uplane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/synth/Uplane.hwdef
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/Uplane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Uplane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Uplane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ipshared/cd81/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_Uplane_packetiser_0_0/sim/Uplane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_axis_data_fifo_0_0/sim/Uplane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_epacket_gen_0_0/sim/Uplane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_sim_clk_gen_0_0/sim/Uplane_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_tkeep_uplane_packeti_0_0/sim/Uplane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/ipshared/1ee0/hdl/verilog/uplane_depacketiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_depacketiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_uplane_depacketiser_0_0/sim/Uplane_uplane_depacketiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_uplane_depacketiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_0_0/sim/Uplane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_1_0/sim/Uplane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_2_0/sim/Uplane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_3_0/sim/Uplane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_4_0/sim/Uplane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_5_0/sim/Uplane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_6_0/sim/Uplane_xlconstant_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/ip/Uplane_xlconstant_8_0/sim/Uplane_xlconstant_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_xlconstant_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/Uplane/sim/Uplane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/Uplane/hdl/Uplane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_1 -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Uplane_wrapper_behav xil_defaultlib.Uplane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_1 -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Uplane_wrapper_behav xil_defaultlib.Uplane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.Uplane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.Uplane_axis_data_fifo_0_0
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.Uplane_epacket_gen_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=3.2,INI...
Compiling module xil_defaultlib.Uplane_sim_clk_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.Uplane_tkeep_uplane_packeti_0_0
Compiling module xil_defaultlib.uplane_depacketiser
Compiling module xil_defaultlib.Uplane_uplane_depacketiser_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_0_0
Compiling module xil_defaultlib.Uplane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_4_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_5_0
Compiling module xil_defaultlib.Uplane_xlconstant_6_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.Uplane_xlconstant_8_0
Compiling module xil_defaultlib.Uplane
Compiling module xil_defaultlib.Uplane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Uplane_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/Uplane_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/Uplane_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 31 17:06:04 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 17:06:04 2020...
run_program: Time (s): cpu = 00:02:30 ; elapsed = 00:01:09 . Memory (MB): peak = 10205.621 ; gain = 0.000 ; free physical = 17805 ; free virtual = 53562
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Uplane_wrapper_behav -key {Behavioral:sim_1:Functional:Uplane_wrapper} -tclbatch {Uplane_wrapper.tcl} -protoinst "protoinst_files/Uplane.protoinst" -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Uplane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /Uplane_wrapper/Uplane_i//uplane_depacketiser_0/data_in
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
WARNING: Simulation object /CU_Plane_wrapper/reset was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_n was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_p was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/ecpri_mux_state_out_V_0 was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tdata was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tlast was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tready was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tvalid was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TREADY was not found in the design.
source Uplane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. Uplane_wrapper.Uplane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /Uplane_wrapper/Uplane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_88  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Uplane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:39 ; elapsed = 00:01:18 . Memory (MB): peak = 10205.621 ; gain = 0.000 ; free physical = 17755 ; free virtual = 53539
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. Uplane_wrapper.Uplane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /Uplane_wrapper/Uplane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_88  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
current_bd_design [get_bd_designs C_U_plane]
report_ip_status -name ip_status 
set_property top C_U_plane_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top C_U_plane_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 10279.633 ; gain = 0.000 ; free physical = 17829 ; free virtual = 53583
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd]
INFO: [BD 41-1662] The design 'C_U_plane.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/synth/C_U_plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/sim/C_U_plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/hw_handoff/C_U_plane_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/hw_handoff/C_U_plane_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/synth/C_U_plane_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/hw_handoff/C_U_plane_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/hw_handoff/C_U_plane_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/synth/C_U_plane_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_3 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hw_handoff/C_U_plane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hw_handoff/C_U_plane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/synth/C_U_plane.hwdef
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_U_plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj C_U_plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_BfW_Coeff_Gen_0_0/sim/C_U_plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_clk_wiz_0/C_U_plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_clk_wiz_0/C_U_plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_1_0/sim/C_U_plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_2_0/sim/C_U_plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_3_0/sim/C_U_plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_4_0/sim/C_U_plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_5_0/sim/C_U_plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_cplane_packetizer_0_0/sim/C_U_plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_0_0/sim/C_U_plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_2_0/sim/C_U_plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_3_0/sim/C_U_plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_4_0/sim/C_U_plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_11_0/sim/C_U_plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_cplane_depacketizer_0_0/sim/C_U_plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_Ethernet_demux_0_0/sim/C_U_plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_9_0/sim/C_U_plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_10_0/sim/C_U_plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/6b68/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ecpri_demux_0_0/sim/C_U_plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_6_0/sim/C_U_plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_7_0/sim/C_U_plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_8_0/sim/C_U_plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ethernet_mux_0_0/sim/C_U_plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/7213/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ecpri_mux_0_0/sim/C_U_plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_L1_Data_Gen_0_0/sim/C_U_plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_L1toORAN_0_0/sim/C_U_plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_0_0/sim/C_U_plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_1_0/sim/C_U_plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_err_count_0_0/sim/C_U_plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_6896_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/bd_6896_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/sim/bd_6896.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/sim/C_U_plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_a8c7_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a8c7_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/sim/bd_a8c7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a8c7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/sim/C_U_plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/1ee0/hdl/verilog/uplane_depacketiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_depacketiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_uplane_depacketiser_0_0/sim/C_U_plane_uplane_depacketiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_uplane_depacketiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_6_0/sim/C_U_plane_xlconstant_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_0_1/sim/C_U_plane_axis_data_fifo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_0_1/sim/C_U_plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_epacket_gen_0_0/sim/C_U_plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_1_0/sim/C_U_plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_2_1/sim/C_U_plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cd81/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_Uplane_packetiser_0_0/sim/C_U_plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_tkeep_uplane_packeti_0_0/sim/C_U_plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_4_1/sim/C_U_plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_5_0/sim/C_U_plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_8_0/sim/C_U_plane_xlconstant_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_3_1/sim/C_U_plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/sim/C_U_plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_WRMVHF
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_B52G3
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_8921XI
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_18YSZG0
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_1GC49O2
INFO: [VRFC 10-311] analyzing module Uplane_Packetiser_imp_2K3BWB
INFO: [VRFC 10-311] analyzing module Uplane_depacketiser_imp_183VZUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_wrapper
xvhdl --incr --relax -prj C_U_plane_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_proc_sys_reset_0_0/sim/C_U_plane_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'C_U_plane_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_proc_sys_reset_1_0/sim/C_U_plane_proc_sys_reset_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'C_U_plane_proc_sys_reset_1_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_U_plane_wrapper_behav xil_defaultlib.C_U_plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_U_plane_wrapper_behav xil_defaultlib.C_U_plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.C_U_plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.C_U_plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.C_U_plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture c_u_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.C_U_plane_proc_sys_reset_0_0 [c_u_plane_proc_sys_reset_0_0_def...]
Compiling architecture c_u_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.C_U_plane_proc_sys_reset_1_0 [c_u_plane_proc_sys_reset_1_0_def...]
Compiling module xil_defaultlib.Clock_reset_imp_WRMVHF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_1_...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_2_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_3_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_4_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_5_...
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.C_U_plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_B52G3
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_11...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.C_U_plane_cplane_depacketizer_0_...
Compiling module xil_defaultlib.Cplane_depacketizer_imp_8921XI
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.C_U_plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_10...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_9_...
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.C_U_plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_18YSZG0
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_6_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_7_...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_8_...
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.C_U_plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.C_U_plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_1GC49O2
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.C_U_plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.C_U_plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.C_U_plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_0_1
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.C_U_plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.C_U_plane_tkeep_uplane_packeti_0...
Compiling module xil_defaultlib.C_U_plane_xlconstant_0_1
Compiling module xil_defaultlib.C_U_plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_8_0
Compiling module xil_defaultlib.Uplane_Packetiser_imp_2K3BWB
Compiling module xil_defaultlib.uplane_depacketiser
Compiling module xil_defaultlib.C_U_plane_uplane_depacketiser_0_...
Compiling module xil_defaultlib.C_U_plane_xlconstant_6_0
Compiling module xil_defaultlib.Uplane_depacketiser_imp_183VZUX
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.C_U_plane_err_count_0_0
Compiling module xil_defaultlib.bd_6896_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_6896_g_inst_0
Compiling module xil_defaultlib.bd_6896_ila_lib_0
Compiling module xil_defaultlib.bd_6896
Compiling module xil_defaultlib.C_U_plane_system_ila_0_0
Compiling module xil_defaultlib.bd_a8c7_ila_lib_0
Compiling module xil_defaultlib.bd_a8c7
Compiling module xil_defaultlib.C_U_plane_system_ila_1_0
Compiling module xil_defaultlib.C_U_plane
Compiling module xil_defaultlib.C_U_plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_U_plane_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/C_U_plane_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/C_U_plane_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 31 17:22:22 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 17:22:22 2020...
run_program: Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 10379.473 ; gain = 0.000 ; free physical = 17569 ; free virtual = 53410
INFO: [USF-XSim-69] 'elaborate' step finished in '92' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_U_plane_wrapper_behav -key {Behavioral:sim_1:Functional:C_U_plane_wrapper} -tclbatch {C_U_plane_wrapper.tcl} -protoinst "protoinst_files/bd_6896.protoinst" -protoinst "protoinst_files/bd_a8c7.protoinst" -protoinst "protoinst_files/C_U_plane.protoinst" -protoinst "protoinst_files/Uplane.protoinst" -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6896.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a8c7.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/C_U_plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/data_out_0
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/ecpri_cnfg_out_0
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/ecpri_cnfg_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//err_count_0/observed_output
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Uplane.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Uplane.protoinst for the following reason(s):
There are no instances of module "Uplane" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
WARNING: Simulation object /CU_Plane_wrapper/reset was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_n was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_p was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/ecpri_mux_state_out_V_0 was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tdata was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tlast was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tready was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tvalid was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TREADY was not found in the design.
source C_U_plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.Uplane_Packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/Uplane_Packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_779  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1247  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1369  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_U_plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:45 ; elapsed = 00:01:42 . Memory (MB): peak = 10379.473 ; gain = 16.012 ; free physical = 17563 ; free virtual = 53406
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/reset} -radix hex {0 0ns}
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/user_si570_sysclk_1_CLK_N} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/user_si570_sysclk_1_CLK_P} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.Uplane_Packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/Uplane_Packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_779  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1247  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1369  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 10379.473 ; gain = 0.000 ; free physical = 17591 ; free virtual = 53442
current_bd_design [get_bd_designs Uplane]
startgroup
current_bd_design [get_bd_designs C_U_plane]
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 10547.359 ; gain = 0.000 ; free physical = 17623 ; free virtual = 53462
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Uplane_depacketiser/uplane_depacketiser_0/data_out_TREADY]
WARNING: [BD 41-1306] The connection to interface pin /Uplane_depacketiser/uplane_depacketiser_0/data_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins Uplane_depacketiser/uplane_depacketiser_0/ecpri_cnfg_out_TREADY] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /Uplane_depacketiser/uplane_depacketiser_0/ecpri_cnfg_out_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection ecpri_cnfg_out
move_bd_cells [get_bd_cells Uplane_depacketiser] [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/eCPRI_demux/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd'
INFO: [IP_Flow 19-3422] Upgraded C_U_plane_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2006221814 to revision 2007311744
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'state_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'C_U_plane_ecpri_demux_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_out_V_ap_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'C_U_plane_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'C_U_plane_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2006221814 to revision 2007311744
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'state_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_ecpri_demux_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state_out_V_ap_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/eCPRI_demux/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd'
INFO: [IP_Flow 19-3422] Upgraded C_U_plane_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2007311744 to revision 2007311746
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_out_V_ap_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'C_U_plane_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'C_U_plane_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2007311744 to revision 2007311746
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_out_V_ap_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/eCPRI_demux/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:epacket_gen:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Packet_gen/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Packet_gen/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Uplane_packetiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_packetiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_packetiser/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:uplane_depacketiser:1.0'. The one found in IP location '/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/hls/Uplane_depacketiser/solution1/impl/ip' will take precedence over the same IP in location /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/hls_src/U_plane_src/Uplane_depacketiser/solution1/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
current_bd_design [get_bd_designs C_U_plane]
report_ip_status -name ip_status
upgrade_ip [get_ips  {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -log ip_upgrade.log
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd'
INFO: [IP_Flow 19-3422] Upgraded C_U_plane_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2007311746 to revision 2007311748
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'state_out_V'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'ecpri_demux_eth_state_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'C_U_plane_ecpri_demux_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ecpri_demux_eth_state_out_V'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'C_U_plane_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'C_U_plane_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
Upgrading '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ecpri_demux_0_0 (Ecpri_demux 1.0) from revision 2007311746 to revision 2007311748
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'state_out_V'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'ecpri_demux_eth_state_out_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_ecpri_demux_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'state_out_V'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ecpri_demux_eth_state_out_V'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ecpri_demux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_ecpri_demux_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {C_U_plane_ecpri_demux_0_0 design_1_ecpri_demux_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd]
WARNING: [BD 41-926] Following properties on interface pin /Uplane_Packetiser/tkeep_uplane_packeti_0/slave have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}

WARNING: [BD 41-927] Following properties on pin /Uplane_Packetiser/tkeep_uplane_packeti_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=C_U_plane_clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd> 
Wrote  : </home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ui/bd_3e372476.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/synth/C_U_plane.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/ethernet_header_V_TDATA'(112) to net 'xlconstant_3_dout'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/sim/C_U_plane.v
VHDL Output written to : /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_register_slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/hw_handoff/C_U_plane_system_ila_0_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/hw_handoff/C_U_plane_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/synth/C_U_plane_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/hw_handoff/C_U_plane_system_ila_1_0.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/hw_handoff/C_U_plane_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/synth/C_U_plane_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/Uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/tkeep_uplane_packeti_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_Packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_0 .
Exporting to file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hw_handoff/C_U_plane.hwh
Generated Block Design Tcl file /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hw_handoff/C_U_plane_bd.tcl
Generated Hardware Definition File /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/synth/C_U_plane.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10567.523 ; gain = 0.000 ; free physical = 16286 ; free virtual = 52138
export_ip_user_files -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/C_U_plane.bd] -directory /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files -ipstatic_source_dir /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/questa} {ies=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_U_plane_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj C_U_plane_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_uplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_BfW_Coeff_Gen_0_0/sim/C_U_plane_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_clk_wiz_0/C_U_plane_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_clk_wiz_0/C_U_plane_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_1_0/sim/C_U_plane_axis_register_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_2_0/sim/C_U_plane_axis_register_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_3_0/sim/C_U_plane_axis_register_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_4_0/sim/C_U_plane_axis_register_slice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_5_0/sim/C_U_plane_axis_register_slice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/8802/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_cplane_packetizer_0_0/sim/C_U_plane_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_0_0/sim/C_U_plane_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_2_0/sim/C_U_plane_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_3_0/sim/C_U_plane_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_4_0/sim/C_U_plane_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_11_0/sim/C_U_plane_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/8e52/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_cplane_depacketizer_0_0/sim/C_U_plane_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/a429/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_Ethernet_demux_0_0/sim/C_U_plane_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_9_0/sim/C_U_plane_axis_register_slice_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_10_0/sim/C_U_plane_axis_register_slice_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/9b85/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ecpri_demux_0_0/sim/C_U_plane_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_6_0/sim/C_U_plane_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_7_0/sim/C_U_plane_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_register_slice_8_0/sim/C_U_plane_axis_register_slice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_register_slice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/9df2/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ethernet_mux_0_0/sim/C_U_plane_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/7213/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_ecpri_mux_0_0/sim/C_U_plane_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cb94/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_L1_Data_Gen_0_0/sim/C_U_plane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/d312/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_3_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/d312/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_L1toORAN_0_0/sim/C_U_plane_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_0_0/sim/C_U_plane_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_1_0/sim/C_U_plane_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_err_count_0_0/sim/C_U_plane_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/sim/bd_6896.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_0/sim/bd_6896_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/bd_6896_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6896_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/sim/C_U_plane_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/sim/bd_a8c7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a8c7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/bd_0/ip/ip_0/sim/bd_a8c7_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a8c7_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_1_0/sim/C_U_plane_system_ila_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_system_ila_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/1ee0/hdl/verilog/uplane_depacketiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_depacketiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_uplane_depacketiser_0_0/sim/C_U_plane_uplane_depacketiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_uplane_depacketiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_6_0/sim/C_U_plane_xlconstant_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_axis_data_fifo_0_1/sim/C_U_plane_axis_data_fifo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_axis_data_fifo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_0_1/sim/C_U_plane_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/0f28/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_epacket_gen_0_0/sim/C_U_plane_epacket_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_epacket_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_1_0/sim/C_U_plane_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_2_1/sim/C_U_plane_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/ipshared/cd81/hdl/verilog/Uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_Uplane_packetiser_0_0/sim/C_U_plane_Uplane_packetiser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_Uplane_packetiser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_tkeep_uplane_packeti_0_0/sim/C_U_plane_tkeep_uplane_packeti_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_tkeep_uplane_packeti_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_4_1/sim/C_U_plane_xlconstant_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_5_0/sim/C_U_plane_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_8_0/sim/C_U_plane_xlconstant_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_3_1/sim/C_U_plane_xlconstant_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_xlconstant_0_2/sim/C_U_plane_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/sim/C_U_plane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_WRMVHF
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_B52G3
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_8921XI
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_18YSZG0
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_1GC49O2
INFO: [VRFC 10-311] analyzing module Uplane_Packetiser_imp_2K3BWB
INFO: [VRFC 10-311] analyzing module Uplane_depacketiser_imp_183VZUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.srcs/sources_1/bd/C_U_plane/hdl/C_U_plane_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U_plane_wrapper
xvhdl --incr --relax -prj C_U_plane_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_U_plane_wrapper_behav xil_defaultlib.C_U_plane_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L xlconstant_v1_1_6 -L axis_data_fifo_v2_0_1 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_U_plane_wrapper_behav xil_defaultlib.C_U_plane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2553]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2580]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.ip_user_files/bd/C_U_plane/ip/C_U_plane_system_ila_0_0/bd_0/ip/ip_1/sim/bd_6896_g_inst_0.v:3730]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/admin4/Desktop/saikiran/ORAN/Integration/Uplane_finalworking_prj/Verilog/tkeep_cleaner_uplane_packetizer.v" Line 15. Module tkeep_uplane_packetizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.C_U_plane_BfW_Coeff_Gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.C_U_plane_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.C_U_plane_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture c_u_plane_proc_sys_reset_0_0_arch of entity xil_defaultlib.C_U_plane_proc_sys_reset_0_0 [c_u_plane_proc_sys_reset_0_0_def...]
Compiling architecture c_u_plane_proc_sys_reset_1_0_arch of entity xil_defaultlib.C_U_plane_proc_sys_reset_1_0 [c_u_plane_proc_sys_reset_1_0_def...]
Compiling module xil_defaultlib.Clock_reset_imp_WRMVHF
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_1_...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_2_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_3_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_4_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_5_...
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.C_U_plane_cplane_packetizer_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_3_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_4_0
Compiling module xil_defaultlib.Cplane_Packetizer_imp_B52G3
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_11...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.C_U_plane_cplane_depacketizer_0_...
Compiling module xil_defaultlib.Cplane_depacketizer_imp_8921XI
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.C_U_plane_Ethernet_demux_0_0
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_10...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_9_...
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.C_U_plane_ecpri_demux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_18YSZG0
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_6_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_7_...
Compiling module xil_defaultlib.C_U_plane_axis_register_slice_8_...
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.C_U_plane_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.C_U_plane_ethernet_mux_0_0
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_1GC49O2
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.C_U_plane_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_3_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.C_U_plane_L1toORAN_0_0
Compiling module xil_defaultlib.Uplane_packetiser
Compiling module xil_defaultlib.C_U_plane_Uplane_packetiser_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=8192,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_0_1
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.C_U_plane_epacket_gen_0_0
Compiling module xil_defaultlib.tkeep_uplane_packetizer
Compiling module xil_defaultlib.C_U_plane_tkeep_uplane_packeti_0...
Compiling module xil_defaultlib.C_U_plane_xlconstant_0_1
Compiling module xil_defaultlib.C_U_plane_xlconstant_1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_2_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_3_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_4_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_5_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.C_U_plane_xlconstant_8_0
Compiling module xil_defaultlib.Uplane_Packetiser_imp_2K3BWB
Compiling module xil_defaultlib.uplane_depacketiser
Compiling module xil_defaultlib.C_U_plane_uplane_depacketiser_0_...
Compiling module xil_defaultlib.C_U_plane_xlconstant_0_2
Compiling module xil_defaultlib.C_U_plane_xlconstant_6_0
Compiling module xil_defaultlib.Uplane_depacketiser_imp_183VZUX
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.C_U_plane_axis_data_fifo_1_0
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.C_U_plane_err_count_0_0
Compiling module xil_defaultlib.bd_6896_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_6896_g_inst_0
Compiling module xil_defaultlib.bd_6896_ila_lib_0
Compiling module xil_defaultlib.bd_6896
Compiling module xil_defaultlib.C_U_plane_system_ila_0_0
Compiling module xil_defaultlib.bd_a8c7_ila_lib_0
Compiling module xil_defaultlib.bd_a8c7
Compiling module xil_defaultlib.C_U_plane_system_ila_1_0
Compiling module xil_defaultlib.C_U_plane
Compiling module xil_defaultlib.C_U_plane_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_U_plane_wrapper_behav
run_program: Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 10592.402 ; gain = 0.000 ; free physical = 16266 ; free virtual = 52122
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_U_plane_wrapper_behav -key {Behavioral:sim_1:Functional:C_U_plane_wrapper} -tclbatch {C_U_plane_wrapper.tcl} -protoinst "protoinst_files/bd_6896.protoinst" -protoinst "protoinst_files/bd_a8c7.protoinst" -protoinst "protoinst_files/C_U_plane.protoinst" -protoinst "protoinst_files/Uplane.protoinst" -protoinst "protoinst_files/bd_f60c.protoinst" -protoinst "protoinst_files/bd_365d.protoinst" -view {/home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6896.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a8c7.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/C_U_plane.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/axis_register_slice_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/cplane_depacketizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_10/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_10/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_9/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/axis_register_slice_9/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/ecpri_demux_0/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_demux/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_8/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/axis_register_slice_8/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ethernet_mux_0/ctrl_user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/Uplane_packetiser_0/IQ_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/Uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/tkeep_uplane_packeti_0/master
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_Packetiser/tkeep_uplane_packeti_0/slave
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/data_out_0
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/ecpri_cnfg_out_0
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/data_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//Uplane_depacketiser/uplane_depacketiser_0/ecpri_cnfg_out
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /C_U_plane_wrapper/C_U_plane_i//err_count_0/observed_output
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Uplane.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Uplane.protoinst for the following reason(s):
There are no instances of module "Uplane" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f60c.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f60c.protoinst for the following reason(s):
There are no instances of module "bd_f60c" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_365d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_365d.protoinst for the following reason(s):
There are no instances of module "bd_365d" in the design.

Time resolution is 1 ps
open_wave_config /home/admin4/Desktop/saikiran/ORAN/Integration/o-ran_packetizer_depacketizer-master/myproj/design_1_wrapper_behav.wcfg
WARNING: Simulation object /CU_Plane_wrapper/reset was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_n was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/user_si570_sysclk_clk_p was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/ecpri_mux_state_out_V_0 was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Ethernet_ecpri_mux/ecpri_mux_0/ctrl_user_data_out_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tdata was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tlast was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tready was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Cplane_Packetizer/eth_data_tvalid was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TREADY was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/Uplane_packetiser_0/eth_data_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TDATA was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TVALID was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TLAST was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TKEEP was not found in the design.
WARNING: Simulation object /CU_Plane_wrapper/CU_Plane_i/Uplane_packetiser/tkeep_uplane_packeti_0/master_TREADY was not found in the design.
source C_U_plane_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.Uplane_Packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/Uplane_Packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_779  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1247  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1369  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_U_plane_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:45 ; elapsed = 00:01:36 . Memory (MB): peak = 10592.402 ; gain = 8.004 ; free physical = 16250 ; free virtual = 52105
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/reset} -radix hex {0 0ns}
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/C_U_plane_wrapper/C_U_plane_i/Clock_reset/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.Uplane_Packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/Uplane_Packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_779  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1247  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. C_U_plane_wrapper.C_U_plane_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /C_U_plane_wrapper/C_U_plane_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1369  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 10592.402 ; gain = 0.000 ; free physical = 16193 ; free virtual = 52057
close_sim
INFO: [Simtcl 6-16] Simulation closed
