BUFFER_32K_28.v,verilog,xil_defaultlib,../../../../wdc_zedboard.srcs/sources_1/ip/BUFFER_32K_28/sim/BUFFER_32K_28.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
