Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 20:44:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.208        0.000                      0                35030        0.039        0.000                      0                35030        3.225        0.000                       0                 15553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.208        0.000                      0                35030        0.039        0.000                      0                35030        3.225        0.000                       0                 15553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[1][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.604ns (27.775%)  route 4.171ns (72.225%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.832 r  add5/mem_reg[0][0][31]_i_7/O[7]
                         net (fo=1, routed)           0.262     5.094    cond_stored16/out[31]
    SLICE_X24Y105        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.158 r  cond_stored16/mem[0][0][31]_i_2__16/O
                         net (fo=16, routed)          0.652     5.810    tmp0_0/mem_reg[2][3][31]_0[31]
    SLICE_X19Y113        FDRE                                         r  tmp0_0/mem_reg[1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    tmp0_0/clk
    SLICE_X19Y113        FDRE                                         r  tmp0_0/mem_reg[1][0][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y113        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    tmp0_0/mem_reg[1][0][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[2][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.604ns (27.905%)  route 4.144ns (72.095%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.832 r  add5/mem_reg[0][0][31]_i_7/O[7]
                         net (fo=1, routed)           0.262     5.094    cond_stored16/out[31]
    SLICE_X24Y105        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.158 r  cond_stored16/mem[0][0][31]_i_2__16/O
                         net (fo=16, routed)          0.625     5.783    tmp0_0/mem_reg[2][3][31]_0[31]
    SLICE_X18Y113        FDRE                                         r  tmp0_0/mem_reg[2][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.024     7.024    tmp0_0/clk
    SLICE_X18Y113        FDRE                                         r  tmp0_0/mem_reg[2][3][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y113        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    tmp0_0/mem_reg[2][3][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.418ns (24.734%)  route 4.315ns (75.266%))
  Logic Levels:           11  (CARRY8=1 LUT3=3 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     1.344 r  fsm25/out[2]_i_5__9/O
                         net (fo=8, routed)           0.234     1.578    par_done_reg96/done_reg_0
    SLICE_X28Y142        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     1.618 f  par_done_reg96/mem[0][0][31]_i_9__11/O
                         net (fo=160, routed)         0.376     1.994    par_done_reg60/mem_reg[3][0][31]
    SLICE_X31Y153        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.176 f  par_done_reg60/mem[0][0][31]_i_3__12/O
                         net (fo=22, routed)          0.410     2.586    par_done_reg60/mem[0][0][31]_i_3__12_n_0
    SLICE_X30Y148        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     2.666 r  par_done_reg60/mem[0][0][31]_i_13__3/O
                         net (fo=136, routed)         0.915     3.581    D0_0/out_reg[31]_i_4_0
    SLICE_X37Y167        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     3.697 r  D0_0/out[27]_i_6__4/O
                         net (fo=1, routed)           0.018     3.715    D0_0/out[27]_i_6__4_n_0
    SLICE_X37Y167        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.795 r  D0_0/out_reg[27]_i_3__4/O
                         net (fo=1, routed)           0.000     3.795    D0_0/out_reg[27]_i_3__4_n_0
    SLICE_X37Y167        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.830 r  D0_0/out_reg[27]_i_1__4/O
                         net (fo=4, routed)           0.582     4.412    add14/D0_0_read_data[27]
    SLICE_X31Y160        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.559 r  add14/mem[0][0][31]_i_26/O
                         net (fo=1, routed)           0.026     4.585    add14/mem[0][0][31]_i_26_n_0
    SLICE_X31Y160        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.235     4.820 r  add14/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=1, routed)           0.369     5.189    cond_computed12/out[15]
    SLICE_X33Y165        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     5.252 r  cond_computed12/mem[0][0][31]_i_2__0/O
                         net (fo=16, routed)          0.516     5.768    D0_0/D[31]
    SLICE_X37Y167        FDRE                                         r  D0_0/mem_reg[0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    D0_0/clk
    SLICE_X37Y167        FDRE                                         r  D0_0/mem_reg[0][1][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y167        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[0][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.604ns (27.993%)  route 4.126ns (72.007%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.832 r  add5/mem_reg[0][0][31]_i_7/O[7]
                         net (fo=1, routed)           0.262     5.094    cond_stored16/out[31]
    SLICE_X24Y105        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.158 r  cond_stored16/mem[0][0][31]_i_2__16/O
                         net (fo=16, routed)          0.607     5.765    tmp0_0/mem_reg[2][3][31]_0[31]
    SLICE_X19Y112        FDRE                                         r  tmp0_0/mem_reg[0][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    tmp0_0/clk
    SLICE_X19Y112        FDRE                                         r  tmp0_0/mem_reg[0][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y112        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp0_0/mem_reg[0][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 fsm30/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[2][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.477ns (25.817%)  route 4.244ns (74.183%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.036     0.036    fsm30/clk
    SLICE_X26Y126        FDRE                                         r  fsm30/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm30/out_reg[0]/Q
                         net (fo=30, routed)          0.502     0.635    fsm30/fsm30_out[0]
    SLICE_X26Y118        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     0.698 r  fsm30/done_i_3__15/O
                         net (fo=22, routed)          0.430     1.128    fsm10/out_reg[0]_16
    SLICE_X24Y92         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     1.167 f  fsm10/mem[0][0][31]_i_15__7/O
                         net (fo=3, routed)           0.120     1.287    fsm10/mem[0][0][31]_i_15__7_n_0
    SLICE_X23Y92         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.387 f  fsm10/mem[0][0][31]_i_5__14/O
                         net (fo=159, routed)         1.144     2.531    add8/mem_reg[0][0][31]_i_30_0
    SLICE_X31Y24         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.710 r  add8/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.014     2.724    add8/mem[0][0][7]_i_35_n_0
    SLICE_X31Y24         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.965 r  add8/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.993    add8/mem_reg[0][0][7]_i_19_n_0
    SLICE_X31Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.016 r  add8/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.044    add8/mem_reg[0][0][15]_i_19_n_0
    SLICE_X31Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.189 r  add8/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           1.110     4.299    add9/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X28Y105        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.476 r  add9/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     4.500    add9/mem[0][0][23]_i_13_n_0
    SLICE_X28Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.702 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X28Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.875 r  add9/mem_reg[0][0][31]_i_6/O[5]
                         net (fo=1, routed)           0.274     5.149    cond_stored18/out[29]
    SLICE_X29Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.215 r  cond_stored18/mem[0][0][29]_i_1__7/O
                         net (fo=16, routed)          0.542     5.757    tmp1_0/mem_reg[2][3][31]_0[29]
    SLICE_X32Y115        FDRE                                         r  tmp1_0/mem_reg[2][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.025     7.025    tmp1_0/clk
    SLICE_X32Y115        FDRE                                         r  tmp1_0/mem_reg[2][0][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    tmp1_0/mem_reg[2][0][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[3][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.580ns (27.622%)  route 4.140ns (72.378%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.831 r  add5/mem_reg[0][0][31]_i_7/O[5]
                         net (fo=1, routed)           0.216     5.047    cond_stored16/out[29]
    SLICE_X24Y105        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.088 r  cond_stored16/mem[0][0][29]_i_1__5/O
                         net (fo=16, routed)          0.667     5.755    tmp0_0/mem_reg[2][3][31]_0[29]
    SLICE_X19Y114        FDRE                                         r  tmp0_0/mem_reg[3][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    tmp0_0/clk
    SLICE_X19Y114        FDRE                                         r  tmp0_0/mem_reg[3][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp0_0/mem_reg[3][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[1][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.604ns (28.071%)  route 4.110ns (71.929%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.832 r  add5/mem_reg[0][0][31]_i_7/O[7]
                         net (fo=1, routed)           0.262     5.094    cond_stored16/out[31]
    SLICE_X24Y105        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     5.158 r  cond_stored16/mem[0][0][31]_i_2__16/O
                         net (fo=16, routed)          0.591     5.749    tmp0_0/mem_reg[2][3][31]_0[31]
    SLICE_X19Y112        FDRE                                         r  tmp0_0/mem_reg[1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    tmp0_0/clk
    SLICE_X19Y112        FDRE                                         r  tmp0_0/mem_reg[1][1][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y112        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    tmp0_0/mem_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 fsm30/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 1.562ns (27.365%)  route 4.146ns (72.635%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.035     0.035    fsm30/clk
    SLICE_X27Y126        FDRE                                         r  fsm30/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm30/out_reg[3]/Q
                         net (fo=28, routed)          0.319     0.451    fsm30/fsm30_out[3]
    SLICE_X26Y129        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     0.646 f  fsm30/out[1]_i_5__9/O
                         net (fo=18, routed)          0.550     1.196    fsm25/out_reg[0]_19
    SLICE_X26Y141        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     1.364 f  fsm25/out[2]_i_6__9/O
                         net (fo=2, routed)           0.202     1.566    fsm27/out_reg[0]_18
    SLICE_X26Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.604 r  fsm27/out[0]_i_2__1/O
                         net (fo=8, routed)           0.412     2.016    par_done_reg74/out_reg[31]
    SLICE_X24Y127        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.055 r  par_done_reg74/done_i_2__5/O
                         net (fo=34, routed)          0.118     2.173    par_done_reg74/E[0]
    SLICE_X24Y126        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.288 f  par_done_reg74/mem[0][0][31]_i_8/O
                         net (fo=6, routed)           0.415     2.703    cond_stored16/mem_reg[3][0][31]_0
    SLICE_X25Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.766 r  cond_stored16/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.568     3.334    tmp0_0/out_reg[31]_i_3__0_0
    SLICE_X19Y122        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.484 r  tmp0_0/out[16]_i_7__0/O
                         net (fo=1, routed)           0.012     3.496    tmp0_0/out[16]_i_7__0_n_0
    SLICE_X19Y122        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.574 r  tmp0_0/out_reg[16]_i_3__0/O
                         net (fo=1, routed)           0.000     3.574    tmp0_0/out_reg[16]_i_3__0_n_0
    SLICE_X19Y122        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.609 r  tmp0_0/out_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.622     4.231    add5/D[16]
    SLICE_X26Y103        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.409 r  add5/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.011     4.420    add5/mem[0][0][23]_i_18_n_0
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.658 r  add5/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.686    add5/mem_reg[0][0][23]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.815 r  add5/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.261     5.076    cond_stored16/out[30]
    SLICE_X22Y105        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     5.115 r  cond_stored16/mem[0][0][30]_i_1__5/O
                         net (fo=16, routed)          0.628     5.743    tmp0_0/mem_reg[2][3][31]_0[30]
    SLICE_X21Y116        FDRE                                         r  tmp0_0/mem_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.025     7.025    tmp0_0/clk
    SLICE_X21Y116        FDRE                                         r  tmp0_0/mem_reg[0][0][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    tmp0_0/mem_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 fsm30/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[0][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 1.450ns (25.403%)  route 4.258ns (74.597%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.036     0.036    fsm30/clk
    SLICE_X26Y126        FDRE                                         r  fsm30/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm30/out_reg[0]/Q
                         net (fo=30, routed)          0.502     0.635    fsm30/fsm30_out[0]
    SLICE_X26Y118        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     0.698 r  fsm30/done_i_3__15/O
                         net (fo=22, routed)          0.430     1.128    fsm10/out_reg[0]_16
    SLICE_X24Y92         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     1.167 f  fsm10/mem[0][0][31]_i_15__7/O
                         net (fo=3, routed)           0.120     1.287    fsm10/mem[0][0][31]_i_15__7_n_0
    SLICE_X23Y92         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.387 f  fsm10/mem[0][0][31]_i_5__14/O
                         net (fo=159, routed)         1.144     2.531    add8/mem_reg[0][0][31]_i_30_0
    SLICE_X31Y24         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.710 r  add8/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.014     2.724    add8/mem[0][0][7]_i_35_n_0
    SLICE_X31Y24         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.965 r  add8/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.993    add8/mem_reg[0][0][7]_i_19_n_0
    SLICE_X31Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.016 r  add8/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.044    add8/mem_reg[0][0][15]_i_19_n_0
    SLICE_X31Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.189 r  add8/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           1.110     4.299    add9/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X28Y105        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.476 r  add9/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     4.500    add9/mem[0][0][23]_i_13_n_0
    SLICE_X28Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.702 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X28Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.816 r  add9/mem_reg[0][0][31]_i_6/O[2]
                         net (fo=1, routed)           0.262     5.078    cond_stored18/out[26]
    SLICE_X25Y107        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     5.176 r  cond_stored18/mem[0][0][26]_i_1__7/O
                         net (fo=16, routed)          0.568     5.744    tmp1_0/mem_reg[2][3][31]_0[26]
    SLICE_X24Y118        FDRE                                         r  tmp1_0/mem_reg[0][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X24Y118        FDRE                                         r  tmp1_0/mem_reg[0][0][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y118        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[0][0][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 fsm30/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[3][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.510ns (26.468%)  route 4.195ns (73.532%))
  Logic Levels:           11  (CARRY8=5 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.036     0.036    fsm30/clk
    SLICE_X26Y126        FDRE                                         r  fsm30/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm30/out_reg[0]/Q
                         net (fo=30, routed)          0.502     0.635    fsm30/fsm30_out[0]
    SLICE_X26Y118        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     0.698 r  fsm30/done_i_3__15/O
                         net (fo=22, routed)          0.430     1.128    fsm10/out_reg[0]_16
    SLICE_X24Y92         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     1.167 f  fsm10/mem[0][0][31]_i_15__7/O
                         net (fo=3, routed)           0.120     1.287    fsm10/mem[0][0][31]_i_15__7_n_0
    SLICE_X23Y92         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.387 f  fsm10/mem[0][0][31]_i_5__14/O
                         net (fo=159, routed)         1.144     2.531    add8/mem_reg[0][0][31]_i_30_0
    SLICE_X31Y24         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.710 r  add8/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.014     2.724    add8/mem[0][0][7]_i_35_n_0
    SLICE_X31Y24         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.965 r  add8/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.993    add8/mem_reg[0][0][7]_i_19_n_0
    SLICE_X31Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.016 r  add8/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.044    add8/mem_reg[0][0][15]_i_19_n_0
    SLICE_X31Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.189 r  add8/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           1.110     4.299    add9/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X28Y105        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.476 r  add9/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     4.500    add9/mem[0][0][23]_i_13_n_0
    SLICE_X28Y105        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.702 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.730    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X28Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.876 r  add9/mem_reg[0][0][31]_i_6/O[7]
                         net (fo=1, routed)           0.214     5.090    cond_stored18/out[31]
    SLICE_X25Y106        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     5.188 r  cond_stored18/mem[0][0][31]_i_2__18/O
                         net (fo=16, routed)          0.553     5.741    tmp1_0/mem_reg[2][3][31]_0[31]
    SLICE_X23Y117        FDRE                                         r  tmp1_0/mem_reg[3][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16000, unset)        0.025     7.025    tmp1_0/clk
    SLICE_X23Y117        FDRE                                         r  tmp1_0/mem_reg[3][0][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y117        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    tmp1_0/mem_reg[3][0][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bin_read11_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.013     0.013    bin_read11_0/clk
    SLICE_X29Y24         FDRE                                         r  bin_read11_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bin_read11_0/out_reg[27]/Q
                         net (fo=1, routed)           0.055     0.105    v_1_0_10/out_reg[27]_1
    SLICE_X30Y24         FDRE                                         r  v_1_0_10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.019     0.019    v_1_0_10/clk
    SLICE_X30Y24         FDRE                                         r  v_1_0_10/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y24         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_0_10/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read27_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_1_1_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.013     0.013    bin_read27_0/clk
    SLICE_X20Y151        FDRE                                         r  bin_read27_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read27_0/out_reg[21]/Q
                         net (fo=1, routed)           0.055     0.106    v1_1_1_10/out_reg[31]_1[21]
    SLICE_X21Y151        FDRE                                         r  v1_1_1_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    v1_1_1_10/clk
    SLICE_X21Y151        FDRE                                         r  v1_1_1_10/out_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y151        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v1_1_1_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read27_0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_1_1_10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.013     0.013    bin_read27_0/clk
    SLICE_X20Y151        FDRE                                         r  bin_read27_0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read27_0/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.107    v1_1_1_10/out_reg[31]_1[15]
    SLICE_X21Y151        FDRE                                         r  v1_1_1_10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    v1_1_1_10/clk
    SLICE_X21Y151        FDRE                                         r  v1_1_1_10/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y151        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v1_1_1_10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe8/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read8_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.013     0.013    mult_pipe8/clk
    SLICE_X29Y47         FDRE                                         r  mult_pipe8/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe8/out_reg[19]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read8_0/Q[19]
    SLICE_X30Y47         FDRE                                         r  bin_read8_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    bin_read8_0/clk
    SLICE_X30Y47         FDRE                                         r  bin_read8_0/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y47         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read8_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg85/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg85/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.012     0.012    par_done_reg85/clk
    SLICE_X26Y139        FDRE                                         r  par_done_reg85/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg85/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    par_reset15/par_done_reg85_out
    SLICE_X26Y139        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  par_reset15/out[0]_i_1__314/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg85/out_reg[0]_0
    SLICE_X26Y139        FDRE                                         r  par_done_reg85/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    par_done_reg85/clk
    SLICE_X26Y139        FDRE                                         r  par_done_reg85/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y139        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg85/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe25/out_tmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe25/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.012     0.012    mult_pipe25/clk
    SLICE_X27Y150        FDRE                                         r  mult_pipe25/out_tmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe25/out_tmp_reg[7]__0/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe25/out_tmp_reg[7]__0_n_0
    SLICE_X27Y151        FDRE                                         r  mult_pipe25/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    mult_pipe25/clk
    SLICE_X27Y151        FDRE                                         r  mult_pipe25/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y151        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe25/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe7/out_tmp_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe7/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.013     0.013    mult_pipe7/clk
    SLICE_X20Y21         FDRE                                         r  mult_pipe7/out_tmp_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe7/out_tmp_reg[1]__0/Q
                         net (fo=1, routed)           0.057     0.109    mult_pipe7/out_tmp_reg[1]__0_n_0
    SLICE_X21Y21         FDRE                                         r  mult_pipe7/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    mult_pipe7/clk
    SLICE_X21Y21         FDRE                                         r  mult_pipe7/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y21         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe7/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed33/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed33/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.012     0.012    cond_computed33/clk
    SLICE_X26Y109        FDRE                                         r  cond_computed33/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed33/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm28/cond_computed33_out
    SLICE_X26Y109        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  fsm28/out[0]_i_1__179/O
                         net (fo=1, routed)           0.017     0.108    cond_computed33/out_reg[0]_0
    SLICE_X26Y109        FDRE                                         r  cond_computed33/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    cond_computed33/clk
    SLICE_X26Y109        FDRE                                         r  cond_computed33/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y109        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed33/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed36/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed36/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.012     0.012    cond_computed36/clk
    SLICE_X30Y113        FDRE                                         r  cond_computed36/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed36/out_reg[0]/Q
                         net (fo=4, routed)           0.026     0.077    fsm28/cond_computed36_out
    SLICE_X30Y113        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  fsm28/out[0]_i_1__198/O
                         net (fo=1, routed)           0.017     0.108    cond_computed36/out_reg[0]_0
    SLICE_X30Y113        FDRE                                         r  cond_computed36/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    cond_computed36/clk
    SLICE_X30Y113        FDRE                                         r  cond_computed36/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed36/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed37/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed37/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.012     0.012    cond_computed37/clk
    SLICE_X32Y116        FDRE                                         r  cond_computed37/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed37/out_reg[0]/Q
                         net (fo=4, routed)           0.026     0.077    done_reg37/cond_computed37_out
    SLICE_X32Y116        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  done_reg37/out[0]_i_1__182/O
                         net (fo=1, routed)           0.017     0.108    cond_computed37/out_reg[0]_0
    SLICE_X32Y116        FDRE                                         r  cond_computed37/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16000, unset)        0.018     0.018    cond_computed37/clk
    SLICE_X32Y116        FDRE                                         r  cond_computed37/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed37/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y8   mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y54  mult_pipe20/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y59  mult_pipe22/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe24/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y60  mult_pipe26/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y7   mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y10  mult_pipe15/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y68  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y70  mult_pipe19/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y106  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y106  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y32   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y37   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y34   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y39   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y41   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y41   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y34   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y38   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y106  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y106  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y32   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y32   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y37   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y37   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y34   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y34   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y39   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y39   A0_0/mem_reg[0][0][12]/C



