<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>d:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml configure.twx configure.ncd -o configure.twr configure.pcf

</twCmdLine><twDesign>configure.ncd</twDesign><twDesignPath>configure.ncd</twDesignPath><twPCF>configure.pcf</twPCF><twPcfPath>configure.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx75</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>8902</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2654</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.625</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[77].u_ramb18/U_RAMB18 (RAMB16_X2Y16.ADDRA0), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.375</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[77].u_ramb18/U_RAMB18</twDest><twTotPathDel>17.590</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[77].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">16.714</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[77].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[77].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>16.714</twRouteDel><twTotDel>17.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAMB16_X2Y18.ADDRA0), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.347</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18</twDest><twTotPathDel>16.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">15.742</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>15.742</twRouteDel><twTotDel>16.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>5.3</twPctLog><twPctRoute>94.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="396" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_TDO_reg (SLICE_X50Y120.A5), 396 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.502</twSlack><twSrc BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>16.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X3Y82.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">7.033</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1941</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1942</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1941</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1941</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1944</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1943</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y107.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1949</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1948</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>s_chipscope_vio_syncout&lt;31&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966_F</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_icon_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.815</twLogDel><twRouteDel>12.648</twRouteDel><twTotDel>16.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.444</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>15.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X43Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">5.134</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1953</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1956</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1955</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1949</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1957</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.451</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1956</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>s_chipscope_vio_syncout&lt;31&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966_F</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_icon_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>13.328</twRouteDel><twTotDel>15.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.503</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>15.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X43Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1955</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1954</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1956</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1955</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1949</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1957</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.451</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1956</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>s_chipscope_vio_syncout&lt;31&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966_F</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O1966</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_icon_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iTDO</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twBEL><twBEL>chipscope_icon_inst/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>13.269</twRouteDel><twTotDel>15.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[84].UPDATE_CELL/SHIFT_REG (SLICE_X44Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[83].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[84].UPDATE_CELL/SHIFT_REG</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[83].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[84].UPDATE_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;85&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[83].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;84&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;85&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[84].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X43Y106.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[68].UPDATE_CELL/SHIFT_REG (SLICE_X36Y84.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[68].UPDATE_CELL/SHIFT_REG</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[68].UPDATE_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;69&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y84.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;68&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;69&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[68].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X0Y48.CLKA" clockNet="s_chipscope_icon_control0&lt;0&gt;"/><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y50.CLKA" clockNet="s_chipscope_icon_control0&lt;0&gt;"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y54.CLKA" clockNet="s_chipscope_icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.081</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X49Y116.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>9.919</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>5.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.522</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.119</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>5.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X49Y116.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>9.937</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>5.028</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.522</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>5.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X49Y116.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>9.945</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>5.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y116.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.522</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y116.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>5.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X51Y129.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="34"><twSlack>1.802</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y129.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.211</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X51Y129.SR), 1 path
</twPathRptBanner><twRacePath anchorID="35"><twSlack>1.805</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y129.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.128</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X51Y129.SR), 1 path
</twPathRptBanner><twRacePath anchorID="36"><twSlack>1.806</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y129.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y129.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.020</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y157.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathFromToDelay"><twSlack>13.980</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.985</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y157.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.985</twTotDel><twDestClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y157.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="40"><twSlack>0.421</twSlack><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X58Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y157.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>chipscope_icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising">chipscope_icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>3615</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>459</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X27Y75.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.134</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>10.631</twDel><twSUTime>0.468</twSUTime><twTotPathDel>11.099</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.306</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>9.588</twRouteDel><twTotDel>11.099</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.413</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.910</twDel><twSUTime>0.468</twSUTime><twTotPathDel>10.378</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>8.962</twRouteDel><twTotDel>10.378</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.241</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.738</twDel><twSUTime>0.468</twSUTime><twTotPathDel>10.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[91].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>8.790</twRouteDel><twTotDel>10.206</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X27Y75.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.104</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>10.631</twDel><twSUTime>0.438</twSUTime><twTotPathDel>11.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.306</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>9.588</twRouteDel><twTotDel>11.069</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.383</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.910</twDel><twSUTime>0.438</twSUTime><twTotPathDel>10.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>8.962</twRouteDel><twTotDel>10.348</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.211</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.738</twDel><twSUTime>0.438</twSUTime><twTotPathDel>10.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.887</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;27&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[90].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.386</twLogDel><twRouteDel>8.790</twRouteDel><twTotDel>10.176</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X45Y75.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.100</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>10.597</twDel><twSUTime>0.468</twSUTime><twTotPathDel>11.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.306</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.853</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;23&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>9.554</twRouteDel><twTotDel>11.065</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.379</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.876</twDel><twSUTime>0.468</twSUTime><twTotPathDel>10.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.853</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;23&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>8.928</twRouteDel><twTotDel>10.344</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="58"><twUnconstPath anchorID="59" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.207</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>9.704</twDel><twSUTime>0.468</twSUTime><twTotPathDel>10.172</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">4.853</twDelInfo><twComp>s_chipscope_icon_control1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;23&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[87].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>8.756</twRouteDel><twTotDel>10.172</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X37Y84.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMinDelay" ><twTotDel>0.390</twTotDel><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>0.366</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;69&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;68&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[67].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X51Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMinDelay" ><twTotDel>0.415</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.391</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X35Y112.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMinDelay" ><twTotDel>0.424</twTotDel><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>0.400</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;101&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y112.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;100&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/UPDATE&lt;35&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising">s_clk_50m</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="66" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>713</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>655</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X52Y113.A5), 59 paths
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.206</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.832</twDel><twSUTime>0.339</twSUTime><twTotPathDel>5.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X53Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>chipscope_ila_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.738</twLogDel><twRouteDel>3.433</twRouteDel><twTotDel>5.171</twTotDel><twDestClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.890</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.516</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X51Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>chipscope_ila_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>3.143</twRouteDel><twTotDel>4.855</twTotDel><twDestClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.860</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.486</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X51Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>chipscope_ila_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>4.825</twTotDel><twDestClk twEdge ="twRising">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[26].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X22Y61.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.063</twTotDel><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[26].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twDest><twTotPathDel>5.063</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[26].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X44Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">4.587</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;1&gt;</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>4.587</twRouteDel><twTotDel>5.063</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[24].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X26Y60.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.893</twTotDel><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[24].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twDest><twTotPathDel>4.893</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[24].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X44Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">4.417</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;0&gt;</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>4.417</twRouteDel><twTotDel>4.893</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="77" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X52Y113.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.702</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.328</twDel><twSUTime>0.339</twSUTime><twTotPathDel>3.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y115.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122_F</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.564</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>3.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.334</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.214</twDel><twSUTime>0.085</twSUTime><twTotPathDel>2.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>1.445</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X52Y116.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.848</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.474</twDel><twSUTime>0.339</twSUTime><twTotPathDel>1.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X52Y116.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMinDelay" ><twTotDel>0.866</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.704</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMinDelay" ><twTotDel>1.078</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.072</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>1.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.681</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X52Y113.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMinDelay" ><twTotDel>1.727</twTotDel><twSrc BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.565</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>1.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y116.CLK</twSrcSite><twSrcClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y116.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y115.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122_F</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="90" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="92" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y116.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="93"><twUnconstPath anchorID="94" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.533</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.533</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>s_chipscope_icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>4.590</twRouteDel><twTotDel>5.533</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.361</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.361</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>s_chipscope_icon_control0&lt;6&gt;</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>s_chipscope_icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>4.418</twRouteDel><twTotDel>5.361</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.418</twTotDel><twSrc BELType="FF">chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.418</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_chipscope_icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>s_chipscope_icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>3.380</twRouteDel><twTotDel>4.418</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>-0.959</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.747</twDel><twSUTime>0.177</twSUTime><twTotPathDel>0.924</twTotPathDel><twClkSkew dest = "1.706" src = "-0.465">-2.171</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.177" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>0.499</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.941</twTotDel><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.394</twDel><twSUTime>-0.241</twSUTime><twTotPathDel>1.635</twTotPathDel><twClkSkew dest = "5.533" src = "-0.755">-6.288</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.177" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>1.635</twTotDel><twDestClk twEdge ="twFalling">s_chipscope_icon_control0&lt;13&gt;</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_pic_clk_100m_p = PERIOD TIMEGRP &quot;pic_clk_100m_p&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="104"><twPinLimitBanner>Component Switching Limit Checks: TS_pic_clk_100m_p = PERIOD TIMEGRP &quot;pic_clk_100m_p&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="7.780" period="10.000" constraintValue="10.000" deviceLimit="2.220" freqLimit="450.450" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_pic_clk_100m_n = PERIOD TIMEGRP &quot;pic_clk_100m_n&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_pic_clk_100m_n = PERIOD TIMEGRP &quot;pic_clk_100m_n&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="111" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="7.780" period="10.000" constraintValue="10.000" deviceLimit="2.220" freqLimit="450.450" physResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_mpll_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clock_mpll_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_pic_adc_clk = PERIOD TIMEGRP &quot;pic_adc_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_pic_adc_clk = PERIOD TIMEGRP &quot;pic_adc_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="clock_adc_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="116" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="clock_adc_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="7.780" period="10.000" constraintValue="10.000" deviceLimit="2.220" freqLimit="450.450" physResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clock_adc_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="clock_adc_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="118" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_clock_mpll_inst_clkout1 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1&quot;         TS_pic_clk_100m_p / 0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_mpll_inst_clkout1 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1&quot;
        TS_pic_clk_100m_p / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y48.CLKB" clockNet="s_clk_50m"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X2Y50.CLKB" clockNet="s_clk_50m"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X2Y54.CLKB" clockNet="s_clk_50m"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_clock_mpll_inst_clkout2 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2&quot;         TS_pic_clk_100m_p / 0.0625 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="124"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_mpll_inst_clkout2 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2&quot;
        TS_pic_clk_100m_p / 0.0625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="125" type="MINPERIOD" name="Tbcper_I" slack="157.334" period="160.000" constraintValue="160.000" deviceLimit="2.666" freqLimit="375.094" physResource="clock_mpll_inst/clkout3_buf/I0" logResource="clock_mpll_inst/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clock_mpll_inst/clkout2"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tcp" slack="159.530" period="160.000" constraintValue="160.000" deviceLimit="0.470" freqLimit="2127.660" physResource="s_wdi/CLK" logResource="s_wdi/CK" locationPin="SLICE_X3Y28.CLK" clockNet="s_clk_10m"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_clock_mpll_inst_clkout1_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1_0&quot;         TS_pic_clk_100m_n / 0.5 HIGH 50%;</twConstName><twItemCnt>5892</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3811</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.263</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18 (RAMB16_X3Y14.ADDRB3), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.737</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.981</twTotPathDel><twClkSkew dest = "1.209" src = "1.380">0.171</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X45Y106.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y14.ADDRB3</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">10.063</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y14.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>10.063</twRouteDel><twTotDel>10.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[40].u_ramb18/U_RAMB18 (RAMB16_X3Y16.ADDRB3), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.930</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[40].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.554</twTotPathDel><twClkSkew dest = "0.975" src = "1.380">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[40].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X45Y106.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y16.ADDRB3</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">9.636</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y16.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[40].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[40].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>9.636</twRouteDel><twTotDel>10.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18 (RAMB16_X3Y14.ADDRB5), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.021</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twDest><twTotPathDel>10.695</twTotPathDel><twClkSkew dest = "1.209" src = "1.382">0.173</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y14.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">9.760</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y14.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[35].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>9.760</twRouteDel><twTotDel>10.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_mpll_inst_clkout1_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1_0&quot;
        TS_pic_clk_100m_n / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X53Y115.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.072" src = "0.070">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X51Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y115.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (SLICE_X57Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.222</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twDest><twTotPathDel>0.380</twTotPathDel><twClkSkew dest = "0.849" src = "0.691">-0.158</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X57Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y108.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (SLICE_X57Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1</twDest><twTotPathDel>0.390</twTotPathDel><twClkSkew dest = "0.849" src = "0.691">-0.158</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twSrcClk><twPathDel><twSite>SLICE_X57Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y108.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">s_clk_50m</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_mpll_inst_clkout1_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1_0&quot;
        TS_pic_clk_100m_n / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y48.CLKB" clockNet="s_clk_50m"/><twPinLimit anchorID="142" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X2Y50.CLKB" clockNet="s_clk_50m"/><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X2Y54.CLKB" clockNet="s_clk_50m"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_clock_mpll_inst_clkout2_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2_0&quot;         TS_pic_clk_100m_n / 0.0625 HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s_wdi (SLICE_X3Y28.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>158.066</twSlack><twSrc BELType="FF">s_wdi</twSrc><twDest BELType="FF">s_wdi</twDest><twTotPathDel>1.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>s_wdi</twSrc><twDest BELType='FF'>s_wdi</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk_10m</twSrcClk><twPathDel><twSite>SLICE_X3Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>s_wdi</twComp><twBEL>s_wdi</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>s_wdi</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>s_wdi</twComp><twBEL>s_wdi</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">s_clk_10m</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_mpll_inst_clkout2_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2_0&quot;
        TS_pic_clk_100m_n / 0.0625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s_wdi (SLICE_X3Y28.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">s_wdi</twSrc><twDest BELType="FF">s_wdi</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>s_wdi</twSrc><twDest BELType='FF'>s_wdi</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">s_clk_10m</twSrcClk><twPathDel><twSite>SLICE_X3Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>s_wdi</twComp><twBEL>s_wdi</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.440</twDelInfo><twComp>s_wdi</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y28.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>s_wdi</twComp><twBEL>s_wdi</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">s_clk_10m</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_mpll_inst_clkout2_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2_0&quot;
        TS_pic_clk_100m_n / 0.0625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tbcper_I" slack="157.334" period="160.000" constraintValue="160.000" deviceLimit="2.666" freqLimit="375.094" physResource="clock_mpll_inst/clkout3_buf/I0" logResource="clock_mpll_inst/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clock_mpll_inst/clkout2"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tcp" slack="159.530" period="160.000" constraintValue="160.000" deviceLimit="0.470" freqLimit="2127.660" physResource="s_wdi/CLK" logResource="s_wdi/CK" locationPin="SLICE_X3Y28.CLK" clockNet="s_clk_10m"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="152"><twConstRollup name="TS_pic_clk_100m_p" fullName="TS_pic_clk_100m_p = PERIOD TIMEGRP &quot;pic_clk_100m_p&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="1.785" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clock_mpll_inst_clkout1" fullName="TS_clock_mpll_inst_clkout1 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1&quot;         TS_pic_clk_100m_p / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clock_mpll_inst_clkout2" fullName="TS_clock_mpll_inst_clkout2 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2&quot;         TS_pic_clk_100m_p / 0.0625 HIGH 50%;" type="child" depth="1" requirement="160.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="11" anchorID="153"><twConstRollup name="TS_pic_clk_100m_n" fullName="TS_pic_clk_100m_n = PERIOD TIMEGRP &quot;pic_clk_100m_n&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="5.632" errors="0" errorRollup="0" items="0" itemsRollup="5893"/><twConstRollup name="TS_clock_mpll_inst_clkout1_0" fullName="TS_clock_mpll_inst_clkout1_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout1_0&quot;         TS_pic_clk_100m_n / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.263" actualRollup="N/A" errors="0" errorRollup="0" items="5892" itemsRollup="0"/><twConstRollup name="TS_clock_mpll_inst_clkout2_0" fullName="TS_clock_mpll_inst_clkout2_0 = PERIOD TIMEGRP &quot;clock_mpll_inst_clkout2_0&quot;         TS_pic_clk_100m_n / 0.0625 HIGH 50%;" type="child" depth="1" requirement="160.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="154">0</twUnmetConstCnt><twDataSheet anchorID="155" twNameLen="15"><twClk2SUList anchorID="156" twDestWidth="14"><twDest>pic_clk_100m_n</twDest><twClk2SU><twSrc>pic_clk_100m_n</twSrc><twRiseRise>11.263</twRiseRise></twClk2SU><twClk2SU><twSrc>pic_clk_100m_p</twSrc><twRiseRise>11.263</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="157" twDestWidth="14"><twDest>pic_clk_100m_p</twDest><twClk2SU><twSrc>pic_clk_100m_n</twSrc><twRiseRise>11.263</twRiseRise></twClk2SU><twClk2SU><twSrc>pic_clk_100m_p</twSrc><twRiseRise>11.263</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="158"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19157</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7919</twConnCnt></twConstCov><twStats anchorID="159"><twMinPer>17.625</twMinPer><twFootnote number="1" /><twMaxFreq>56.738</twMaxFreq><twMaxFromToDel>5.081</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 15 13:49:48 2013 </twTimestamp></twFoot><twClientInfo anchorID="160"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 364 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
