$date
	Mon Oct 16 21:22:15 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_fullAdder $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # op1 $end
$var reg 1 $ op2 $end
$var reg 1 % op3 $end
$scope module inst $end
$var wire 1 ! carry $end
$var wire 1 & i1carry $end
$var wire 1 ' i2carry $end
$var wire 1 ( isum $end
$var wire 1 ) op1 $end
$var wire 1 * op2 $end
$var wire 1 + op3 $end
$var wire 1 " sum $end
$scope module inst1 $end
$var wire 1 ) op1 $end
$var wire 1 * op2 $end
$var reg 1 , carry $end
$var reg 1 - sum $end
$upscope $end
$scope module inst2 $end
$var wire 1 ( op1 $end
$var wire 1 + op2 $end
$var reg 1 . carry $end
$var reg 1 / sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1/
1"
1%
1+
#200
1-
1(
0%
0+
1$
1*
#300
1!
1.
1'
0/
0"
1%
1+
#400
0!
0.
0'
1/
1"
0%
0+
0$
0*
1#
1)
#500
1!
1.
1'
0/
0"
1%
1+
#600
0.
0'
1,
1&
0-
0(
0%
0+
1$
1*
#700
1/
1"
1%
1+
#800
