
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e34  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405e34  00405e34  00015e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00405e3c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000100  204009b8  004067f4  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400ab8  004068f4  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ab8  004088f4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012a08  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002629  00000000  00000000  00033447  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000400d  00000000  00000000  00035a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009b0  00000000  00000000  00039a7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a48  00000000  00000000  0003a42d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00006d34  00000000  00000000  0003ae75  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000098dc  00000000  00000000  00041ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b638  00000000  00000000  0004b485  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000020f0  00000000  00000000  000d6ac0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2a 40 20 d5 09 40 00 d1 09 40 00 d1 09 40 00     .*@ ..@...@...@.
  400010:	d1 09 40 00 d1 09 40 00 d1 09 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d1 09 40 00 d1 09 40 00 00 00 00 00 d1 09 40 00     ..@...@.......@.
  40003c:	6d 0c 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     m.@...@...@...@.
  40004c:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  40005c:	d1 09 40 00 d1 09 40 00 00 00 00 00 f9 07 40 00     ..@...@.......@.
  40006c:	0d 08 40 00 21 08 40 00 d1 09 40 00 d1 09 40 00     ..@.!.@...@...@.
  40007c:	d1 09 40 00 35 08 40 00 49 08 40 00 d1 09 40 00     ..@.5.@.I.@...@.
  40008c:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  40009c:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  4000ac:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  4000bc:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  4000cc:	d1 09 40 00 00 00 00 00 d1 09 40 00 00 00 00 00     ..@.......@.....
  4000dc:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  4000ec:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  4000fc:	d1 09 40 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ..@...@...@...@.
  40010c:	d1 09 40 00 d1 09 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 d1 09 40 00 d1 09 40 00 d1 09 40 00     ......@...@...@.
  40012c:	d1 09 40 00 d1 09 40 00 00 00 00 00 d1 09 40 00     ..@...@.......@.
  40013c:	d1 09 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00405e3c 	.word	0x00405e3c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405e3c 	.word	0x00405e3c
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00405e3c 	.word	0x00405e3c
  4001a8:	00000000 	.word	0x00000000

004001ac <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4001ac:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4001ae:	010b      	lsls	r3, r1, #4
  4001b0:	4293      	cmp	r3, r2
  4001b2:	d914      	bls.n	4001de <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001b4:	00c9      	lsls	r1, r1, #3
  4001b6:	084b      	lsrs	r3, r1, #1
  4001b8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4001bc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4001c0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001c2:	1e5c      	subs	r4, r3, #1
  4001c4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001c8:	428c      	cmp	r4, r1
  4001ca:	d901      	bls.n	4001d0 <usart_set_async_baudrate+0x24>
		return 1;
  4001cc:	2001      	movs	r0, #1
  4001ce:	e017      	b.n	400200 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4001d0:	6841      	ldr	r1, [r0, #4]
  4001d2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4001d6:	6041      	str	r1, [r0, #4]
  4001d8:	e00c      	b.n	4001f4 <usart_set_async_baudrate+0x48>
		return 1;
  4001da:	2001      	movs	r0, #1
  4001dc:	e010      	b.n	400200 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4001de:	0859      	lsrs	r1, r3, #1
  4001e0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4001e4:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4001e8:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4001ea:	1e5c      	subs	r4, r3, #1
  4001ec:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4001f0:	428c      	cmp	r4, r1
  4001f2:	d8f2      	bhi.n	4001da <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4001f4:	0412      	lsls	r2, r2, #16
  4001f6:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4001fa:	431a      	orrs	r2, r3
  4001fc:	6202      	str	r2, [r0, #32]

	return 0;
  4001fe:	2000      	movs	r0, #0
}
  400200:	f85d 4b04 	ldr.w	r4, [sp], #4
  400204:	4770      	bx	lr
	...

00400208 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400208:	4b08      	ldr	r3, [pc, #32]	; (40022c <usart_reset+0x24>)
  40020a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40020e:	2300      	movs	r3, #0
  400210:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400212:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400214:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400216:	2388      	movs	r3, #136	; 0x88
  400218:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40021a:	2324      	movs	r3, #36	; 0x24
  40021c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40021e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400222:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400224:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400228:	6003      	str	r3, [r0, #0]
  40022a:	4770      	bx	lr
  40022c:	55534100 	.word	0x55534100

00400230 <usart_init_rs232>:
{
  400230:	b570      	push	{r4, r5, r6, lr}
  400232:	4605      	mov	r5, r0
  400234:	460c      	mov	r4, r1
  400236:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400238:	4b0f      	ldr	r3, [pc, #60]	; (400278 <usart_init_rs232+0x48>)
  40023a:	4798      	blx	r3
	ul_reg_val = 0;
  40023c:	2200      	movs	r2, #0
  40023e:	4b0f      	ldr	r3, [pc, #60]	; (40027c <usart_init_rs232+0x4c>)
  400240:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400242:	b1a4      	cbz	r4, 40026e <usart_init_rs232+0x3e>
  400244:	4632      	mov	r2, r6
  400246:	6821      	ldr	r1, [r4, #0]
  400248:	4628      	mov	r0, r5
  40024a:	4b0d      	ldr	r3, [pc, #52]	; (400280 <usart_init_rs232+0x50>)
  40024c:	4798      	blx	r3
  40024e:	4602      	mov	r2, r0
  400250:	b978      	cbnz	r0, 400272 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400252:	6863      	ldr	r3, [r4, #4]
  400254:	68a1      	ldr	r1, [r4, #8]
  400256:	430b      	orrs	r3, r1
  400258:	6921      	ldr	r1, [r4, #16]
  40025a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40025c:	68e1      	ldr	r1, [r4, #12]
  40025e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400260:	4906      	ldr	r1, [pc, #24]	; (40027c <usart_init_rs232+0x4c>)
  400262:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400264:	6869      	ldr	r1, [r5, #4]
  400266:	430b      	orrs	r3, r1
  400268:	606b      	str	r3, [r5, #4]
}
  40026a:	4610      	mov	r0, r2
  40026c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40026e:	2201      	movs	r2, #1
  400270:	e7fb      	b.n	40026a <usart_init_rs232+0x3a>
  400272:	2201      	movs	r2, #1
  400274:	e7f9      	b.n	40026a <usart_init_rs232+0x3a>
  400276:	bf00      	nop
  400278:	00400209 	.word	0x00400209
  40027c:	204009d4 	.word	0x204009d4
  400280:	004001ad 	.word	0x004001ad

00400284 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400284:	2340      	movs	r3, #64	; 0x40
  400286:	6003      	str	r3, [r0, #0]
  400288:	4770      	bx	lr

0040028a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40028a:	2310      	movs	r3, #16
  40028c:	6003      	str	r3, [r0, #0]
  40028e:	4770      	bx	lr

00400290 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400290:	6943      	ldr	r3, [r0, #20]
  400292:	f013 0f02 	tst.w	r3, #2
  400296:	d004      	beq.n	4002a2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400298:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40029c:	61c1      	str	r1, [r0, #28]
	return 0;
  40029e:	2000      	movs	r0, #0
  4002a0:	4770      	bx	lr
		return 1;
  4002a2:	2001      	movs	r0, #1
}
  4002a4:	4770      	bx	lr

004002a6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4002a6:	6943      	ldr	r3, [r0, #20]
  4002a8:	f013 0f01 	tst.w	r3, #1
  4002ac:	d005      	beq.n	4002ba <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4002ae:	6983      	ldr	r3, [r0, #24]
  4002b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002b4:	600b      	str	r3, [r1, #0]
	return 0;
  4002b6:	2000      	movs	r0, #0
  4002b8:	4770      	bx	lr
		return 1;
  4002ba:	2001      	movs	r0, #1
}
  4002bc:	4770      	bx	lr
	...

004002c0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4002c0:	2a00      	cmp	r2, #0
  4002c2:	d054      	beq.n	40036e <usart_serial_write_packet+0xae>
{
  4002c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002c8:	4692      	mov	sl, r2
  4002ca:	4606      	mov	r6, r0
  4002cc:	460f      	mov	r7, r1
  4002ce:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002d0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40038c <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002d4:	4d27      	ldr	r5, [pc, #156]	; (400374 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002d6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400390 <usart_serial_write_packet+0xd0>
  4002da:	e006      	b.n	4002ea <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002dc:	4621      	mov	r1, r4
  4002de:	4640      	mov	r0, r8
  4002e0:	47a8      	blx	r5
  4002e2:	2800      	cmp	r0, #0
  4002e4:	d1fa      	bne.n	4002dc <usart_serial_write_packet+0x1c>
	while (len) {
  4002e6:	45ba      	cmp	sl, r7
  4002e8:	d03e      	beq.n	400368 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  4002ea:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  4002ee:	4546      	cmp	r6, r8
  4002f0:	d0f4      	beq.n	4002dc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  4002f2:	454e      	cmp	r6, r9
  4002f4:	d016      	beq.n	400324 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002f6:	4b20      	ldr	r3, [pc, #128]	; (400378 <usart_serial_write_packet+0xb8>)
  4002f8:	429e      	cmp	r6, r3
  4002fa:	d019      	beq.n	400330 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002fc:	4b1f      	ldr	r3, [pc, #124]	; (40037c <usart_serial_write_packet+0xbc>)
  4002fe:	429e      	cmp	r6, r3
  400300:	d01c      	beq.n	40033c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400302:	4b1f      	ldr	r3, [pc, #124]	; (400380 <usart_serial_write_packet+0xc0>)
  400304:	429e      	cmp	r6, r3
  400306:	d01f      	beq.n	400348 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400308:	4b1e      	ldr	r3, [pc, #120]	; (400384 <usart_serial_write_packet+0xc4>)
  40030a:	429e      	cmp	r6, r3
  40030c:	d024      	beq.n	400358 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40030e:	4b1e      	ldr	r3, [pc, #120]	; (400388 <usart_serial_write_packet+0xc8>)
  400310:	429e      	cmp	r6, r3
  400312:	d1e8      	bne.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400314:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400394 <usart_serial_write_packet+0xd4>
  400318:	4621      	mov	r1, r4
  40031a:	481b      	ldr	r0, [pc, #108]	; (400388 <usart_serial_write_packet+0xc8>)
  40031c:	47d8      	blx	fp
  40031e:	2800      	cmp	r0, #0
  400320:	d1fa      	bne.n	400318 <usart_serial_write_packet+0x58>
  400322:	e7e0      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400324:	4621      	mov	r1, r4
  400326:	4648      	mov	r0, r9
  400328:	47a8      	blx	r5
  40032a:	2800      	cmp	r0, #0
  40032c:	d1fa      	bne.n	400324 <usart_serial_write_packet+0x64>
  40032e:	e7da      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400330:	4621      	mov	r1, r4
  400332:	4811      	ldr	r0, [pc, #68]	; (400378 <usart_serial_write_packet+0xb8>)
  400334:	47a8      	blx	r5
  400336:	2800      	cmp	r0, #0
  400338:	d1fa      	bne.n	400330 <usart_serial_write_packet+0x70>
  40033a:	e7d4      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40033c:	4621      	mov	r1, r4
  40033e:	480f      	ldr	r0, [pc, #60]	; (40037c <usart_serial_write_packet+0xbc>)
  400340:	47a8      	blx	r5
  400342:	2800      	cmp	r0, #0
  400344:	d1fa      	bne.n	40033c <usart_serial_write_packet+0x7c>
  400346:	e7ce      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400348:	f8df b048 	ldr.w	fp, [pc, #72]	; 400394 <usart_serial_write_packet+0xd4>
  40034c:	4621      	mov	r1, r4
  40034e:	480c      	ldr	r0, [pc, #48]	; (400380 <usart_serial_write_packet+0xc0>)
  400350:	47d8      	blx	fp
  400352:	2800      	cmp	r0, #0
  400354:	d1fa      	bne.n	40034c <usart_serial_write_packet+0x8c>
  400356:	e7c6      	b.n	4002e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400358:	f8df b038 	ldr.w	fp, [pc, #56]	; 400394 <usart_serial_write_packet+0xd4>
  40035c:	4621      	mov	r1, r4
  40035e:	4809      	ldr	r0, [pc, #36]	; (400384 <usart_serial_write_packet+0xc4>)
  400360:	47d8      	blx	fp
  400362:	2800      	cmp	r0, #0
  400364:	d1fa      	bne.n	40035c <usart_serial_write_packet+0x9c>
  400366:	e7be      	b.n	4002e6 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400368:	2000      	movs	r0, #0
  40036a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40036e:	2000      	movs	r0, #0
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	004003c9 	.word	0x004003c9
  400378:	400e1a00 	.word	0x400e1a00
  40037c:	400e1c00 	.word	0x400e1c00
  400380:	40024000 	.word	0x40024000
  400384:	40028000 	.word	0x40028000
  400388:	4002c000 	.word	0x4002c000
  40038c:	400e0800 	.word	0x400e0800
  400390:	400e0a00 	.word	0x400e0a00
  400394:	00400291 	.word	0x00400291

00400398 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400398:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40039a:	23ac      	movs	r3, #172	; 0xac
  40039c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40039e:	680b      	ldr	r3, [r1, #0]
  4003a0:	684a      	ldr	r2, [r1, #4]
  4003a2:	fbb3 f3f2 	udiv	r3, r3, r2
  4003a6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4003a8:	1e5c      	subs	r4, r3, #1
  4003aa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4003ae:	4294      	cmp	r4, r2
  4003b0:	d808      	bhi.n	4003c4 <uart_init+0x2c>
		return 1;

	p_uart->UART_BRGR = cd;
  4003b2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4003b4:	688b      	ldr	r3, [r1, #8]
  4003b6:	6043      	str	r3, [r0, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003b8:	2350      	movs	r3, #80	; 0x50
  4003ba:	6003      	str	r3, [r0, #0]

	return 0;
  4003bc:	2000      	movs	r0, #0
}
  4003be:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003c2:	4770      	bx	lr
		return 1;
  4003c4:	2001      	movs	r0, #1
  4003c6:	e7fa      	b.n	4003be <uart_init+0x26>

004003c8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4003c8:	6943      	ldr	r3, [r0, #20]
  4003ca:	f013 0f02 	tst.w	r3, #2
  4003ce:	d002      	beq.n	4003d6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4003d0:	61c1      	str	r1, [r0, #28]
	return 0;
  4003d2:	2000      	movs	r0, #0
  4003d4:	4770      	bx	lr
		return 1;
  4003d6:	2001      	movs	r0, #1
}
  4003d8:	4770      	bx	lr
	...

004003dc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4003dc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4003de:	4810      	ldr	r0, [pc, #64]	; (400420 <sysclk_init+0x44>)
  4003e0:	4b10      	ldr	r3, [pc, #64]	; (400424 <sysclk_init+0x48>)
  4003e2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003e4:	213e      	movs	r1, #62	; 0x3e
  4003e6:	2000      	movs	r0, #0
  4003e8:	4b0f      	ldr	r3, [pc, #60]	; (400428 <sysclk_init+0x4c>)
  4003ea:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4003ec:	4c0f      	ldr	r4, [pc, #60]	; (40042c <sysclk_init+0x50>)
  4003ee:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4003f0:	2800      	cmp	r0, #0
  4003f2:	d0fc      	beq.n	4003ee <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4003f4:	4b0e      	ldr	r3, [pc, #56]	; (400430 <sysclk_init+0x54>)
  4003f6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003f8:	4a0e      	ldr	r2, [pc, #56]	; (400434 <sysclk_init+0x58>)
  4003fa:	4b0f      	ldr	r3, [pc, #60]	; (400438 <sysclk_init+0x5c>)
  4003fc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4003fe:	4c0f      	ldr	r4, [pc, #60]	; (40043c <sysclk_init+0x60>)
  400400:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400402:	2800      	cmp	r0, #0
  400404:	d0fc      	beq.n	400400 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400406:	2002      	movs	r0, #2
  400408:	4b0d      	ldr	r3, [pc, #52]	; (400440 <sysclk_init+0x64>)
  40040a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40040c:	2000      	movs	r0, #0
  40040e:	4b0d      	ldr	r3, [pc, #52]	; (400444 <sysclk_init+0x68>)
  400410:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400412:	4b0d      	ldr	r3, [pc, #52]	; (400448 <sysclk_init+0x6c>)
  400414:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400416:	4802      	ldr	r0, [pc, #8]	; (400420 <sysclk_init+0x44>)
  400418:	4b02      	ldr	r3, [pc, #8]	; (400424 <sysclk_init+0x48>)
  40041a:	4798      	blx	r3
  40041c:	bd10      	pop	{r4, pc}
  40041e:	bf00      	nop
  400420:	11e1a300 	.word	0x11e1a300
  400424:	00400ba9 	.word	0x00400ba9
  400428:	004008f9 	.word	0x004008f9
  40042c:	0040094d 	.word	0x0040094d
  400430:	0040095d 	.word	0x0040095d
  400434:	20183f01 	.word	0x20183f01
  400438:	400e0600 	.word	0x400e0600
  40043c:	0040096d 	.word	0x0040096d
  400440:	0040085d 	.word	0x0040085d
  400444:	00400895 	.word	0x00400895
  400448:	00400a9d 	.word	0x00400a9d

0040044c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40044c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40044e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400452:	4b3b      	ldr	r3, [pc, #236]	; (400540 <board_init+0xf4>)
  400454:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400456:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  40045a:	4a3a      	ldr	r2, [pc, #232]	; (400544 <board_init+0xf8>)
  40045c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40045e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  400462:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400464:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400468:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40046c:	4b36      	ldr	r3, [pc, #216]	; (400548 <board_init+0xfc>)
  40046e:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400472:	f022 0201 	bic.w	r2, r2, #1
  400476:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40047a:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40047e:	f022 0201 	bic.w	r2, r2, #1
  400482:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400486:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40048a:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40048e:	200a      	movs	r0, #10
  400490:	4c2e      	ldr	r4, [pc, #184]	; (40054c <board_init+0x100>)
  400492:	47a0      	blx	r4
  400494:	200b      	movs	r0, #11
  400496:	47a0      	blx	r4
  400498:	200c      	movs	r0, #12
  40049a:	47a0      	blx	r4
  40049c:	2010      	movs	r0, #16
  40049e:	47a0      	blx	r4
  4004a0:	2011      	movs	r0, #17
  4004a2:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004a4:	4b2a      	ldr	r3, [pc, #168]	; (400550 <board_init+0x104>)
  4004a6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4004aa:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004b0:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4004b2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4004b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4004ba:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4004c0:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4004c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004c6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4004c8:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4004ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4004ce:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004d0:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4004d4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004d6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004d8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4004dc:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4004de:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4004e2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4004e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4004ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004ee:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004f4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004f6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004fe:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400502:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400504:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400506:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40050a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40050c:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40050e:	4a11      	ldr	r2, [pc, #68]	; (400554 <board_init+0x108>)
  400510:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400514:	f043 0310 	orr.w	r3, r3, #16
  400518:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40051c:	4b0e      	ldr	r3, [pc, #56]	; (400558 <board_init+0x10c>)
  40051e:	2210      	movs	r2, #16
  400520:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400522:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400526:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400528:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40052a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40052e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400530:	4311      	orrs	r1, r2
  400532:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400534:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400536:	4311      	orrs	r1, r2
  400538:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40053a:	605a      	str	r2, [r3, #4]
  40053c:	bd10      	pop	{r4, pc}
  40053e:	bf00      	nop
  400540:	400e1850 	.word	0x400e1850
  400544:	5a00080c 	.word	0x5a00080c
  400548:	e000ed00 	.word	0xe000ed00
  40054c:	0040097d 	.word	0x0040097d
  400550:	400e1200 	.word	0x400e1200
  400554:	40088000 	.word	0x40088000
  400558:	400e1000 	.word	0x400e1000

0040055c <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  40055c:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400560:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400564:	d105      	bne.n	400572 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400566:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400568:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  40056a:	bf14      	ite	ne
  40056c:	2001      	movne	r0, #1
  40056e:	2000      	moveq	r0, #0
  400570:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400572:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400574:	e7f8      	b.n	400568 <pio_get+0xc>

00400576 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400576:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400578:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40057c:	d03a      	beq.n	4005f4 <pio_set_peripheral+0x7e>
  40057e:	d813      	bhi.n	4005a8 <pio_set_peripheral+0x32>
  400580:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400584:	d025      	beq.n	4005d2 <pio_set_peripheral+0x5c>
  400586:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40058a:	d10a      	bne.n	4005a2 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40058c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40058e:	4313      	orrs	r3, r2
  400590:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400592:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400594:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400596:	400b      	ands	r3, r1
  400598:	ea23 0302 	bic.w	r3, r3, r2
  40059c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40059e:	6042      	str	r2, [r0, #4]
  4005a0:	4770      	bx	lr
	switch (ul_type) {
  4005a2:	2900      	cmp	r1, #0
  4005a4:	d1fb      	bne.n	40059e <pio_set_peripheral+0x28>
  4005a6:	4770      	bx	lr
  4005a8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4005ac:	d021      	beq.n	4005f2 <pio_set_peripheral+0x7c>
  4005ae:	d809      	bhi.n	4005c4 <pio_set_peripheral+0x4e>
  4005b0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4005b4:	d1f3      	bne.n	40059e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005b6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005b8:	4313      	orrs	r3, r2
  4005ba:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005bc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005be:	4313      	orrs	r3, r2
  4005c0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005c2:	e7ec      	b.n	40059e <pio_set_peripheral+0x28>
	switch (ul_type) {
  4005c4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4005c8:	d013      	beq.n	4005f2 <pio_set_peripheral+0x7c>
  4005ca:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4005ce:	d010      	beq.n	4005f2 <pio_set_peripheral+0x7c>
  4005d0:	e7e5      	b.n	40059e <pio_set_peripheral+0x28>
{
  4005d2:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005d4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005d6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4005d8:	43d3      	mvns	r3, r2
  4005da:	4021      	ands	r1, r4
  4005dc:	461c      	mov	r4, r3
  4005de:	4019      	ands	r1, r3
  4005e0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005e2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005e4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4005e6:	400b      	ands	r3, r1
  4005e8:	4023      	ands	r3, r4
  4005ea:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4005ec:	6042      	str	r2, [r0, #4]
}
  4005ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005f2:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005f6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4005f8:	400b      	ands	r3, r1
  4005fa:	ea23 0302 	bic.w	r3, r3, r2
  4005fe:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400600:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400602:	4313      	orrs	r3, r2
  400604:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400606:	e7ca      	b.n	40059e <pio_set_peripheral+0x28>

00400608 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400608:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40060a:	f012 0f01 	tst.w	r2, #1
  40060e:	d10d      	bne.n	40062c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400610:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400612:	f012 0f0a 	tst.w	r2, #10
  400616:	d00b      	beq.n	400630 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400618:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40061a:	f012 0f02 	tst.w	r2, #2
  40061e:	d109      	bne.n	400634 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400620:	f012 0f08 	tst.w	r2, #8
  400624:	d008      	beq.n	400638 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400626:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40062a:	e005      	b.n	400638 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40062c:	6641      	str	r1, [r0, #100]	; 0x64
  40062e:	e7f0      	b.n	400612 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400630:	6241      	str	r1, [r0, #36]	; 0x24
  400632:	e7f2      	b.n	40061a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400634:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400638:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40063a:	6001      	str	r1, [r0, #0]
  40063c:	4770      	bx	lr

0040063e <pio_set_output>:
{
  40063e:	b410      	push	{r4}
  400640:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400642:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400644:	b94c      	cbnz	r4, 40065a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400646:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400648:	b14b      	cbz	r3, 40065e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40064a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40064c:	b94a      	cbnz	r2, 400662 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40064e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400650:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400652:	6001      	str	r1, [r0, #0]
}
  400654:	f85d 4b04 	ldr.w	r4, [sp], #4
  400658:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40065a:	6641      	str	r1, [r0, #100]	; 0x64
  40065c:	e7f4      	b.n	400648 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40065e:	6541      	str	r1, [r0, #84]	; 0x54
  400660:	e7f4      	b.n	40064c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400662:	6301      	str	r1, [r0, #48]	; 0x30
  400664:	e7f4      	b.n	400650 <pio_set_output+0x12>
	...

00400668 <pio_configure>:
{
  400668:	b570      	push	{r4, r5, r6, lr}
  40066a:	b082      	sub	sp, #8
  40066c:	4605      	mov	r5, r0
  40066e:	4616      	mov	r6, r2
  400670:	461c      	mov	r4, r3
	switch (ul_type) {
  400672:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400676:	d014      	beq.n	4006a2 <pio_configure+0x3a>
  400678:	d90a      	bls.n	400690 <pio_configure+0x28>
  40067a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40067e:	d024      	beq.n	4006ca <pio_configure+0x62>
  400680:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400684:	d021      	beq.n	4006ca <pio_configure+0x62>
  400686:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40068a:	d017      	beq.n	4006bc <pio_configure+0x54>
		return 0;
  40068c:	2000      	movs	r0, #0
  40068e:	e01a      	b.n	4006c6 <pio_configure+0x5e>
	switch (ul_type) {
  400690:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400694:	d005      	beq.n	4006a2 <pio_configure+0x3a>
  400696:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40069a:	d002      	beq.n	4006a2 <pio_configure+0x3a>
  40069c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4006a0:	d1f4      	bne.n	40068c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4006a2:	4632      	mov	r2, r6
  4006a4:	4628      	mov	r0, r5
  4006a6:	4b11      	ldr	r3, [pc, #68]	; (4006ec <pio_configure+0x84>)
  4006a8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006aa:	f014 0f01 	tst.w	r4, #1
  4006ae:	d102      	bne.n	4006b6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4006b0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4006b2:	2001      	movs	r0, #1
  4006b4:	e007      	b.n	4006c6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4006b6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4006b8:	2001      	movs	r0, #1
  4006ba:	e004      	b.n	4006c6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4006bc:	461a      	mov	r2, r3
  4006be:	4631      	mov	r1, r6
  4006c0:	4b0b      	ldr	r3, [pc, #44]	; (4006f0 <pio_configure+0x88>)
  4006c2:	4798      	blx	r3
	return 1;
  4006c4:	2001      	movs	r0, #1
}
  4006c6:	b002      	add	sp, #8
  4006c8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4006ca:	f004 0301 	and.w	r3, r4, #1
  4006ce:	9300      	str	r3, [sp, #0]
  4006d0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4006d4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4006d8:	bf14      	ite	ne
  4006da:	2200      	movne	r2, #0
  4006dc:	2201      	moveq	r2, #1
  4006de:	4631      	mov	r1, r6
  4006e0:	4628      	mov	r0, r5
  4006e2:	4c04      	ldr	r4, [pc, #16]	; (4006f4 <pio_configure+0x8c>)
  4006e4:	47a0      	blx	r4
	return 1;
  4006e6:	2001      	movs	r0, #1
		break;
  4006e8:	e7ed      	b.n	4006c6 <pio_configure+0x5e>
  4006ea:	bf00      	nop
  4006ec:	00400577 	.word	0x00400577
  4006f0:	00400609 	.word	0x00400609
  4006f4:	0040063f 	.word	0x0040063f

004006f8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4006f8:	f012 0f10 	tst.w	r2, #16
  4006fc:	d012      	beq.n	400724 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4006fe:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400702:	f012 0f20 	tst.w	r2, #32
  400706:	d007      	beq.n	400718 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400708:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  40070c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400710:	d005      	beq.n	40071e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400712:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400716:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400718:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40071c:	e7f6      	b.n	40070c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40071e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400722:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400724:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400728:	4770      	bx	lr

0040072a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40072a:	6401      	str	r1, [r0, #64]	; 0x40
  40072c:	4770      	bx	lr

0040072e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40072e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400730:	4770      	bx	lr

00400732 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400732:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400734:	4770      	bx	lr
	...

00400738 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40073c:	4604      	mov	r4, r0
  40073e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400740:	4b0e      	ldr	r3, [pc, #56]	; (40077c <pio_handler_process+0x44>)
  400742:	4798      	blx	r3
  400744:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400746:	4620      	mov	r0, r4
  400748:	4b0d      	ldr	r3, [pc, #52]	; (400780 <pio_handler_process+0x48>)
  40074a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40074c:	4005      	ands	r5, r0
  40074e:	d013      	beq.n	400778 <pio_handler_process+0x40>
  400750:	4c0c      	ldr	r4, [pc, #48]	; (400784 <pio_handler_process+0x4c>)
  400752:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400756:	e003      	b.n	400760 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400758:	42b4      	cmp	r4, r6
  40075a:	d00d      	beq.n	400778 <pio_handler_process+0x40>
  40075c:	3410      	adds	r4, #16
		while (status != 0) {
  40075e:	b15d      	cbz	r5, 400778 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400760:	6820      	ldr	r0, [r4, #0]
  400762:	4540      	cmp	r0, r8
  400764:	d1f8      	bne.n	400758 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400766:	6861      	ldr	r1, [r4, #4]
  400768:	4229      	tst	r1, r5
  40076a:	d0f5      	beq.n	400758 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40076c:	68e3      	ldr	r3, [r4, #12]
  40076e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400770:	6863      	ldr	r3, [r4, #4]
  400772:	ea25 0503 	bic.w	r5, r5, r3
  400776:	e7ef      	b.n	400758 <pio_handler_process+0x20>
  400778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40077c:	0040072f 	.word	0x0040072f
  400780:	00400733 	.word	0x00400733
  400784:	204009d8 	.word	0x204009d8

00400788 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40078a:	4c18      	ldr	r4, [pc, #96]	; (4007ec <pio_handler_set+0x64>)
  40078c:	6826      	ldr	r6, [r4, #0]
  40078e:	2e06      	cmp	r6, #6
  400790:	d82a      	bhi.n	4007e8 <pio_handler_set+0x60>
  400792:	f04f 0c00 	mov.w	ip, #0
  400796:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400798:	4f15      	ldr	r7, [pc, #84]	; (4007f0 <pio_handler_set+0x68>)
  40079a:	e004      	b.n	4007a6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40079c:	3401      	adds	r4, #1
  40079e:	b2e4      	uxtb	r4, r4
  4007a0:	46a4      	mov	ip, r4
  4007a2:	42a6      	cmp	r6, r4
  4007a4:	d309      	bcc.n	4007ba <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4007a6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4007a8:	0125      	lsls	r5, r4, #4
  4007aa:	597d      	ldr	r5, [r7, r5]
  4007ac:	428d      	cmp	r5, r1
  4007ae:	d1f5      	bne.n	40079c <pio_handler_set+0x14>
  4007b0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4007b4:	686d      	ldr	r5, [r5, #4]
  4007b6:	4295      	cmp	r5, r2
  4007b8:	d1f0      	bne.n	40079c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4007ba:	4d0d      	ldr	r5, [pc, #52]	; (4007f0 <pio_handler_set+0x68>)
  4007bc:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4007c0:	eb05 040e 	add.w	r4, r5, lr
  4007c4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4007c8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4007ca:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4007cc:	9906      	ldr	r1, [sp, #24]
  4007ce:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4007d0:	3601      	adds	r6, #1
  4007d2:	4566      	cmp	r6, ip
  4007d4:	d005      	beq.n	4007e2 <pio_handler_set+0x5a>
  4007d6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4007d8:	461a      	mov	r2, r3
  4007da:	4b06      	ldr	r3, [pc, #24]	; (4007f4 <pio_handler_set+0x6c>)
  4007dc:	4798      	blx	r3

	return 0;
  4007de:	2000      	movs	r0, #0
  4007e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4007e2:	4902      	ldr	r1, [pc, #8]	; (4007ec <pio_handler_set+0x64>)
  4007e4:	600e      	str	r6, [r1, #0]
  4007e6:	e7f6      	b.n	4007d6 <pio_handler_set+0x4e>
		return 1;
  4007e8:	2001      	movs	r0, #1
}
  4007ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4007ec:	20400a48 	.word	0x20400a48
  4007f0:	204009d8 	.word	0x204009d8
  4007f4:	004006f9 	.word	0x004006f9

004007f8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4007fa:	210a      	movs	r1, #10
  4007fc:	4801      	ldr	r0, [pc, #4]	; (400804 <PIOA_Handler+0xc>)
  4007fe:	4b02      	ldr	r3, [pc, #8]	; (400808 <PIOA_Handler+0x10>)
  400800:	4798      	blx	r3
  400802:	bd08      	pop	{r3, pc}
  400804:	400e0e00 	.word	0x400e0e00
  400808:	00400739 	.word	0x00400739

0040080c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40080c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40080e:	210b      	movs	r1, #11
  400810:	4801      	ldr	r0, [pc, #4]	; (400818 <PIOB_Handler+0xc>)
  400812:	4b02      	ldr	r3, [pc, #8]	; (40081c <PIOB_Handler+0x10>)
  400814:	4798      	blx	r3
  400816:	bd08      	pop	{r3, pc}
  400818:	400e1000 	.word	0x400e1000
  40081c:	00400739 	.word	0x00400739

00400820 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400820:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400822:	210c      	movs	r1, #12
  400824:	4801      	ldr	r0, [pc, #4]	; (40082c <PIOC_Handler+0xc>)
  400826:	4b02      	ldr	r3, [pc, #8]	; (400830 <PIOC_Handler+0x10>)
  400828:	4798      	blx	r3
  40082a:	bd08      	pop	{r3, pc}
  40082c:	400e1200 	.word	0x400e1200
  400830:	00400739 	.word	0x00400739

00400834 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400834:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400836:	2110      	movs	r1, #16
  400838:	4801      	ldr	r0, [pc, #4]	; (400840 <PIOD_Handler+0xc>)
  40083a:	4b02      	ldr	r3, [pc, #8]	; (400844 <PIOD_Handler+0x10>)
  40083c:	4798      	blx	r3
  40083e:	bd08      	pop	{r3, pc}
  400840:	400e1400 	.word	0x400e1400
  400844:	00400739 	.word	0x00400739

00400848 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400848:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40084a:	2111      	movs	r1, #17
  40084c:	4801      	ldr	r0, [pc, #4]	; (400854 <PIOE_Handler+0xc>)
  40084e:	4b02      	ldr	r3, [pc, #8]	; (400858 <PIOE_Handler+0x10>)
  400850:	4798      	blx	r3
  400852:	bd08      	pop	{r3, pc}
  400854:	400e1600 	.word	0x400e1600
  400858:	00400739 	.word	0x00400739

0040085c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40085c:	2803      	cmp	r0, #3
  40085e:	d011      	beq.n	400884 <pmc_mck_set_division+0x28>
  400860:	2804      	cmp	r0, #4
  400862:	d012      	beq.n	40088a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400864:	2802      	cmp	r0, #2
  400866:	bf0c      	ite	eq
  400868:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40086c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40086e:	4a08      	ldr	r2, [pc, #32]	; (400890 <pmc_mck_set_division+0x34>)
  400870:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400876:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400878:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40087a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40087c:	f013 0f08 	tst.w	r3, #8
  400880:	d0fb      	beq.n	40087a <pmc_mck_set_division+0x1e>
}
  400882:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400884:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400888:	e7f1      	b.n	40086e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40088a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40088e:	e7ee      	b.n	40086e <pmc_mck_set_division+0x12>
  400890:	400e0600 	.word	0x400e0600

00400894 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400894:	4a17      	ldr	r2, [pc, #92]	; (4008f4 <pmc_switch_mck_to_pllack+0x60>)
  400896:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400898:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40089c:	4318      	orrs	r0, r3
  40089e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008a2:	f013 0f08 	tst.w	r3, #8
  4008a6:	d10a      	bne.n	4008be <pmc_switch_mck_to_pllack+0x2a>
  4008a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4008ac:	4911      	ldr	r1, [pc, #68]	; (4008f4 <pmc_switch_mck_to_pllack+0x60>)
  4008ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4008b0:	f012 0f08 	tst.w	r2, #8
  4008b4:	d103      	bne.n	4008be <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4008b6:	3b01      	subs	r3, #1
  4008b8:	d1f9      	bne.n	4008ae <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4008ba:	2001      	movs	r0, #1
  4008bc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4008be:	4a0d      	ldr	r2, [pc, #52]	; (4008f4 <pmc_switch_mck_to_pllack+0x60>)
  4008c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4008c2:	f023 0303 	bic.w	r3, r3, #3
  4008c6:	f043 0302 	orr.w	r3, r3, #2
  4008ca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008ce:	f013 0f08 	tst.w	r3, #8
  4008d2:	d10a      	bne.n	4008ea <pmc_switch_mck_to_pllack+0x56>
  4008d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4008d8:	4906      	ldr	r1, [pc, #24]	; (4008f4 <pmc_switch_mck_to_pllack+0x60>)
  4008da:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4008dc:	f012 0f08 	tst.w	r2, #8
  4008e0:	d105      	bne.n	4008ee <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4008e2:	3b01      	subs	r3, #1
  4008e4:	d1f9      	bne.n	4008da <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4008e6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4008e8:	4770      	bx	lr
	return 0;
  4008ea:	2000      	movs	r0, #0
  4008ec:	4770      	bx	lr
  4008ee:	2000      	movs	r0, #0
  4008f0:	4770      	bx	lr
  4008f2:	bf00      	nop
  4008f4:	400e0600 	.word	0x400e0600

004008f8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4008f8:	b9a0      	cbnz	r0, 400924 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008fa:	480e      	ldr	r0, [pc, #56]	; (400934 <pmc_switch_mainck_to_xtal+0x3c>)
  4008fc:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4008fe:	0209      	lsls	r1, r1, #8
  400900:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400902:	4a0d      	ldr	r2, [pc, #52]	; (400938 <pmc_switch_mainck_to_xtal+0x40>)
  400904:	401a      	ands	r2, r3
  400906:	4b0d      	ldr	r3, [pc, #52]	; (40093c <pmc_switch_mainck_to_xtal+0x44>)
  400908:	4313      	orrs	r3, r2
  40090a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40090c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40090e:	4602      	mov	r2, r0
  400910:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400912:	f013 0f01 	tst.w	r3, #1
  400916:	d0fb      	beq.n	400910 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400918:	4a06      	ldr	r2, [pc, #24]	; (400934 <pmc_switch_mainck_to_xtal+0x3c>)
  40091a:	6a11      	ldr	r1, [r2, #32]
  40091c:	4b08      	ldr	r3, [pc, #32]	; (400940 <pmc_switch_mainck_to_xtal+0x48>)
  40091e:	430b      	orrs	r3, r1
  400920:	6213      	str	r3, [r2, #32]
  400922:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400924:	4903      	ldr	r1, [pc, #12]	; (400934 <pmc_switch_mainck_to_xtal+0x3c>)
  400926:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400928:	4a06      	ldr	r2, [pc, #24]	; (400944 <pmc_switch_mainck_to_xtal+0x4c>)
  40092a:	401a      	ands	r2, r3
  40092c:	4b06      	ldr	r3, [pc, #24]	; (400948 <pmc_switch_mainck_to_xtal+0x50>)
  40092e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400930:	620b      	str	r3, [r1, #32]
  400932:	4770      	bx	lr
  400934:	400e0600 	.word	0x400e0600
  400938:	ffc8fffc 	.word	0xffc8fffc
  40093c:	00370001 	.word	0x00370001
  400940:	01370000 	.word	0x01370000
  400944:	fec8fffc 	.word	0xfec8fffc
  400948:	01370002 	.word	0x01370002

0040094c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40094c:	4b02      	ldr	r3, [pc, #8]	; (400958 <pmc_osc_is_ready_mainck+0xc>)
  40094e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400950:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400954:	4770      	bx	lr
  400956:	bf00      	nop
  400958:	400e0600 	.word	0x400e0600

0040095c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40095c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400960:	4b01      	ldr	r3, [pc, #4]	; (400968 <pmc_disable_pllack+0xc>)
  400962:	629a      	str	r2, [r3, #40]	; 0x28
  400964:	4770      	bx	lr
  400966:	bf00      	nop
  400968:	400e0600 	.word	0x400e0600

0040096c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40096c:	4b02      	ldr	r3, [pc, #8]	; (400978 <pmc_is_locked_pllack+0xc>)
  40096e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400970:	f000 0002 	and.w	r0, r0, #2
  400974:	4770      	bx	lr
  400976:	bf00      	nop
  400978:	400e0600 	.word	0x400e0600

0040097c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40097c:	283f      	cmp	r0, #63	; 0x3f
  40097e:	d81e      	bhi.n	4009be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400980:	281f      	cmp	r0, #31
  400982:	d80c      	bhi.n	40099e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400984:	4b11      	ldr	r3, [pc, #68]	; (4009cc <pmc_enable_periph_clk+0x50>)
  400986:	699a      	ldr	r2, [r3, #24]
  400988:	2301      	movs	r3, #1
  40098a:	4083      	lsls	r3, r0
  40098c:	4393      	bics	r3, r2
  40098e:	d018      	beq.n	4009c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400990:	2301      	movs	r3, #1
  400992:	fa03 f000 	lsl.w	r0, r3, r0
  400996:	4b0d      	ldr	r3, [pc, #52]	; (4009cc <pmc_enable_periph_clk+0x50>)
  400998:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40099a:	2000      	movs	r0, #0
  40099c:	4770      	bx	lr
		ul_id -= 32;
  40099e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4009a0:	4b0a      	ldr	r3, [pc, #40]	; (4009cc <pmc_enable_periph_clk+0x50>)
  4009a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4009a6:	2301      	movs	r3, #1
  4009a8:	4083      	lsls	r3, r0
  4009aa:	4393      	bics	r3, r2
  4009ac:	d00b      	beq.n	4009c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4009ae:	2301      	movs	r3, #1
  4009b0:	fa03 f000 	lsl.w	r0, r3, r0
  4009b4:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pmc_enable_periph_clk+0x50>)
  4009b6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4009ba:	2000      	movs	r0, #0
  4009bc:	4770      	bx	lr
		return 1;
  4009be:	2001      	movs	r0, #1
  4009c0:	4770      	bx	lr
	return 0;
  4009c2:	2000      	movs	r0, #0
  4009c4:	4770      	bx	lr
  4009c6:	2000      	movs	r0, #0
}
  4009c8:	4770      	bx	lr
  4009ca:	bf00      	nop
  4009cc:	400e0600 	.word	0x400e0600

004009d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4009d0:	e7fe      	b.n	4009d0 <Dummy_Handler>
	...

004009d4 <Reset_Handler>:
{
  4009d4:	b500      	push	{lr}
  4009d6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4009d8:	4b25      	ldr	r3, [pc, #148]	; (400a70 <Reset_Handler+0x9c>)
  4009da:	4a26      	ldr	r2, [pc, #152]	; (400a74 <Reset_Handler+0xa0>)
  4009dc:	429a      	cmp	r2, r3
  4009de:	d010      	beq.n	400a02 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4009e0:	4b25      	ldr	r3, [pc, #148]	; (400a78 <Reset_Handler+0xa4>)
  4009e2:	4a23      	ldr	r2, [pc, #140]	; (400a70 <Reset_Handler+0x9c>)
  4009e4:	429a      	cmp	r2, r3
  4009e6:	d20c      	bcs.n	400a02 <Reset_Handler+0x2e>
  4009e8:	3b01      	subs	r3, #1
  4009ea:	1a9b      	subs	r3, r3, r2
  4009ec:	f023 0303 	bic.w	r3, r3, #3
  4009f0:	3304      	adds	r3, #4
  4009f2:	4413      	add	r3, r2
  4009f4:	491f      	ldr	r1, [pc, #124]	; (400a74 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4009f6:	f851 0b04 	ldr.w	r0, [r1], #4
  4009fa:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4009fe:	429a      	cmp	r2, r3
  400a00:	d1f9      	bne.n	4009f6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400a02:	4b1e      	ldr	r3, [pc, #120]	; (400a7c <Reset_Handler+0xa8>)
  400a04:	4a1e      	ldr	r2, [pc, #120]	; (400a80 <Reset_Handler+0xac>)
  400a06:	429a      	cmp	r2, r3
  400a08:	d20a      	bcs.n	400a20 <Reset_Handler+0x4c>
  400a0a:	3b01      	subs	r3, #1
  400a0c:	1a9b      	subs	r3, r3, r2
  400a0e:	f023 0303 	bic.w	r3, r3, #3
  400a12:	3304      	adds	r3, #4
  400a14:	4413      	add	r3, r2
                *pDest++ = 0;
  400a16:	2100      	movs	r1, #0
  400a18:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400a1c:	4293      	cmp	r3, r2
  400a1e:	d1fb      	bne.n	400a18 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400a20:	4a18      	ldr	r2, [pc, #96]	; (400a84 <Reset_Handler+0xb0>)
  400a22:	4b19      	ldr	r3, [pc, #100]	; (400a88 <Reset_Handler+0xb4>)
  400a24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a28:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400a2a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400a2e:	fab3 f383 	clz	r3, r3
  400a32:	095b      	lsrs	r3, r3, #5
  400a34:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400a36:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400a38:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400a3c:	2200      	movs	r2, #0
  400a3e:	4b13      	ldr	r3, [pc, #76]	; (400a8c <Reset_Handler+0xb8>)
  400a40:	701a      	strb	r2, [r3, #0]
	return flags;
  400a42:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400a44:	4a12      	ldr	r2, [pc, #72]	; (400a90 <Reset_Handler+0xbc>)
  400a46:	6813      	ldr	r3, [r2, #0]
  400a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400a4c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400a4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a52:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a56:	b129      	cbz	r1, 400a64 <Reset_Handler+0x90>
		cpu_irq_enable();
  400a58:	2201      	movs	r2, #1
  400a5a:	4b0c      	ldr	r3, [pc, #48]	; (400a8c <Reset_Handler+0xb8>)
  400a5c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400a5e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400a62:	b662      	cpsie	i
        __libc_init_array();
  400a64:	4b0b      	ldr	r3, [pc, #44]	; (400a94 <Reset_Handler+0xc0>)
  400a66:	4798      	blx	r3
        main();
  400a68:	4b0b      	ldr	r3, [pc, #44]	; (400a98 <Reset_Handler+0xc4>)
  400a6a:	4798      	blx	r3
  400a6c:	e7fe      	b.n	400a6c <Reset_Handler+0x98>
  400a6e:	bf00      	nop
  400a70:	20400000 	.word	0x20400000
  400a74:	00405e3c 	.word	0x00405e3c
  400a78:	204009b8 	.word	0x204009b8
  400a7c:	20400ab8 	.word	0x20400ab8
  400a80:	204009b8 	.word	0x204009b8
  400a84:	e000ed00 	.word	0xe000ed00
  400a88:	00400000 	.word	0x00400000
  400a8c:	20400000 	.word	0x20400000
  400a90:	e000ed88 	.word	0xe000ed88
  400a94:	004010e1 	.word	0x004010e1
  400a98:	00400fdd 	.word	0x00400fdd

00400a9c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400a9c:	4b3b      	ldr	r3, [pc, #236]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400aa0:	f003 0303 	and.w	r3, r3, #3
  400aa4:	2b01      	cmp	r3, #1
  400aa6:	d01d      	beq.n	400ae4 <SystemCoreClockUpdate+0x48>
  400aa8:	b183      	cbz	r3, 400acc <SystemCoreClockUpdate+0x30>
  400aaa:	2b02      	cmp	r3, #2
  400aac:	d036      	beq.n	400b1c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400aae:	4b37      	ldr	r3, [pc, #220]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ab2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ab6:	2b70      	cmp	r3, #112	; 0x70
  400ab8:	d05f      	beq.n	400b7a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400aba:	4b34      	ldr	r3, [pc, #208]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400abe:	4934      	ldr	r1, [pc, #208]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400ac0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400ac4:	680b      	ldr	r3, [r1, #0]
  400ac6:	40d3      	lsrs	r3, r2
  400ac8:	600b      	str	r3, [r1, #0]
  400aca:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400acc:	4b31      	ldr	r3, [pc, #196]	; (400b94 <SystemCoreClockUpdate+0xf8>)
  400ace:	695b      	ldr	r3, [r3, #20]
  400ad0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ad4:	bf14      	ite	ne
  400ad6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ada:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400ade:	4b2c      	ldr	r3, [pc, #176]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400ae0:	601a      	str	r2, [r3, #0]
  400ae2:	e7e4      	b.n	400aae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ae4:	4b29      	ldr	r3, [pc, #164]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400ae6:	6a1b      	ldr	r3, [r3, #32]
  400ae8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400aec:	d003      	beq.n	400af6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400aee:	4a2a      	ldr	r2, [pc, #168]	; (400b98 <SystemCoreClockUpdate+0xfc>)
  400af0:	4b27      	ldr	r3, [pc, #156]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400af2:	601a      	str	r2, [r3, #0]
  400af4:	e7db      	b.n	400aae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400af6:	4a29      	ldr	r2, [pc, #164]	; (400b9c <SystemCoreClockUpdate+0x100>)
  400af8:	4b25      	ldr	r3, [pc, #148]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400afa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400afc:	4b23      	ldr	r3, [pc, #140]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400afe:	6a1b      	ldr	r3, [r3, #32]
  400b00:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b04:	2b10      	cmp	r3, #16
  400b06:	d005      	beq.n	400b14 <SystemCoreClockUpdate+0x78>
  400b08:	2b20      	cmp	r3, #32
  400b0a:	d1d0      	bne.n	400aae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400b0c:	4a22      	ldr	r2, [pc, #136]	; (400b98 <SystemCoreClockUpdate+0xfc>)
  400b0e:	4b20      	ldr	r3, [pc, #128]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b10:	601a      	str	r2, [r3, #0]
          break;
  400b12:	e7cc      	b.n	400aae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400b14:	4a22      	ldr	r2, [pc, #136]	; (400ba0 <SystemCoreClockUpdate+0x104>)
  400b16:	4b1e      	ldr	r3, [pc, #120]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b18:	601a      	str	r2, [r3, #0]
          break;
  400b1a:	e7c8      	b.n	400aae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b1c:	4b1b      	ldr	r3, [pc, #108]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400b1e:	6a1b      	ldr	r3, [r3, #32]
  400b20:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b24:	d016      	beq.n	400b54 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400b26:	4a1c      	ldr	r2, [pc, #112]	; (400b98 <SystemCoreClockUpdate+0xfc>)
  400b28:	4b19      	ldr	r3, [pc, #100]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b2a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400b2c:	4b17      	ldr	r3, [pc, #92]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b30:	f003 0303 	and.w	r3, r3, #3
  400b34:	2b02      	cmp	r3, #2
  400b36:	d1ba      	bne.n	400aae <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b38:	4a14      	ldr	r2, [pc, #80]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400b3a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400b3e:	4814      	ldr	r0, [pc, #80]	; (400b90 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b40:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400b44:	6803      	ldr	r3, [r0, #0]
  400b46:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b4a:	b2d2      	uxtb	r2, r2
  400b4c:	fbb3 f3f2 	udiv	r3, r3, r2
  400b50:	6003      	str	r3, [r0, #0]
  400b52:	e7ac      	b.n	400aae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b54:	4a11      	ldr	r2, [pc, #68]	; (400b9c <SystemCoreClockUpdate+0x100>)
  400b56:	4b0e      	ldr	r3, [pc, #56]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b58:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b5a:	4b0c      	ldr	r3, [pc, #48]	; (400b8c <SystemCoreClockUpdate+0xf0>)
  400b5c:	6a1b      	ldr	r3, [r3, #32]
  400b5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b62:	2b10      	cmp	r3, #16
  400b64:	d005      	beq.n	400b72 <SystemCoreClockUpdate+0xd6>
  400b66:	2b20      	cmp	r3, #32
  400b68:	d1e0      	bne.n	400b2c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400b6a:	4a0b      	ldr	r2, [pc, #44]	; (400b98 <SystemCoreClockUpdate+0xfc>)
  400b6c:	4b08      	ldr	r3, [pc, #32]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b6e:	601a      	str	r2, [r3, #0]
          break;
  400b70:	e7dc      	b.n	400b2c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400b72:	4a0b      	ldr	r2, [pc, #44]	; (400ba0 <SystemCoreClockUpdate+0x104>)
  400b74:	4b06      	ldr	r3, [pc, #24]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b76:	601a      	str	r2, [r3, #0]
          break;
  400b78:	e7d8      	b.n	400b2c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400b7a:	4a05      	ldr	r2, [pc, #20]	; (400b90 <SystemCoreClockUpdate+0xf4>)
  400b7c:	6813      	ldr	r3, [r2, #0]
  400b7e:	4909      	ldr	r1, [pc, #36]	; (400ba4 <SystemCoreClockUpdate+0x108>)
  400b80:	fba1 1303 	umull	r1, r3, r1, r3
  400b84:	085b      	lsrs	r3, r3, #1
  400b86:	6013      	str	r3, [r2, #0]
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	400e0600 	.word	0x400e0600
  400b90:	20400004 	.word	0x20400004
  400b94:	400e1810 	.word	0x400e1810
  400b98:	00b71b00 	.word	0x00b71b00
  400b9c:	003d0900 	.word	0x003d0900
  400ba0:	007a1200 	.word	0x007a1200
  400ba4:	aaaaaaab 	.word	0xaaaaaaab

00400ba8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400ba8:	4b16      	ldr	r3, [pc, #88]	; (400c04 <system_init_flash+0x5c>)
  400baa:	4298      	cmp	r0, r3
  400bac:	d913      	bls.n	400bd6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400bae:	4b16      	ldr	r3, [pc, #88]	; (400c08 <system_init_flash+0x60>)
  400bb0:	4298      	cmp	r0, r3
  400bb2:	d915      	bls.n	400be0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400bb4:	4b15      	ldr	r3, [pc, #84]	; (400c0c <system_init_flash+0x64>)
  400bb6:	4298      	cmp	r0, r3
  400bb8:	d916      	bls.n	400be8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400bba:	4b15      	ldr	r3, [pc, #84]	; (400c10 <system_init_flash+0x68>)
  400bbc:	4298      	cmp	r0, r3
  400bbe:	d917      	bls.n	400bf0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400bc0:	4b14      	ldr	r3, [pc, #80]	; (400c14 <system_init_flash+0x6c>)
  400bc2:	4298      	cmp	r0, r3
  400bc4:	d918      	bls.n	400bf8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400bc6:	4b14      	ldr	r3, [pc, #80]	; (400c18 <system_init_flash+0x70>)
  400bc8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bca:	bf94      	ite	ls
  400bcc:	4a13      	ldrls	r2, [pc, #76]	; (400c1c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400bce:	4a14      	ldrhi	r2, [pc, #80]	; (400c20 <system_init_flash+0x78>)
  400bd0:	4b14      	ldr	r3, [pc, #80]	; (400c24 <system_init_flash+0x7c>)
  400bd2:	601a      	str	r2, [r3, #0]
  400bd4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400bd6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400bda:	4b12      	ldr	r3, [pc, #72]	; (400c24 <system_init_flash+0x7c>)
  400bdc:	601a      	str	r2, [r3, #0]
  400bde:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400be0:	4a11      	ldr	r2, [pc, #68]	; (400c28 <system_init_flash+0x80>)
  400be2:	4b10      	ldr	r3, [pc, #64]	; (400c24 <system_init_flash+0x7c>)
  400be4:	601a      	str	r2, [r3, #0]
  400be6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400be8:	4a10      	ldr	r2, [pc, #64]	; (400c2c <system_init_flash+0x84>)
  400bea:	4b0e      	ldr	r3, [pc, #56]	; (400c24 <system_init_flash+0x7c>)
  400bec:	601a      	str	r2, [r3, #0]
  400bee:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bf0:	4a0f      	ldr	r2, [pc, #60]	; (400c30 <system_init_flash+0x88>)
  400bf2:	4b0c      	ldr	r3, [pc, #48]	; (400c24 <system_init_flash+0x7c>)
  400bf4:	601a      	str	r2, [r3, #0]
  400bf6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400bf8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400bfc:	4b09      	ldr	r3, [pc, #36]	; (400c24 <system_init_flash+0x7c>)
  400bfe:	601a      	str	r2, [r3, #0]
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	015ef3bf 	.word	0x015ef3bf
  400c08:	02bde77f 	.word	0x02bde77f
  400c0c:	041cdb3f 	.word	0x041cdb3f
  400c10:	057bceff 	.word	0x057bceff
  400c14:	06dac2bf 	.word	0x06dac2bf
  400c18:	0839b67f 	.word	0x0839b67f
  400c1c:	04000500 	.word	0x04000500
  400c20:	04000600 	.word	0x04000600
  400c24:	400e0c00 	.word	0x400e0c00
  400c28:	04000100 	.word	0x04000100
  400c2c:	04000200 	.word	0x04000200
  400c30:	04000300 	.word	0x04000300

00400c34 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c34:	4b0a      	ldr	r3, [pc, #40]	; (400c60 <_sbrk+0x2c>)
  400c36:	681b      	ldr	r3, [r3, #0]
  400c38:	b153      	cbz	r3, 400c50 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400c3a:	4b09      	ldr	r3, [pc, #36]	; (400c60 <_sbrk+0x2c>)
  400c3c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c3e:	181a      	adds	r2, r3, r0
  400c40:	4908      	ldr	r1, [pc, #32]	; (400c64 <_sbrk+0x30>)
  400c42:	4291      	cmp	r1, r2
  400c44:	db08      	blt.n	400c58 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c46:	4610      	mov	r0, r2
  400c48:	4a05      	ldr	r2, [pc, #20]	; (400c60 <_sbrk+0x2c>)
  400c4a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c4c:	4618      	mov	r0, r3
  400c4e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400c50:	4a05      	ldr	r2, [pc, #20]	; (400c68 <_sbrk+0x34>)
  400c52:	4b03      	ldr	r3, [pc, #12]	; (400c60 <_sbrk+0x2c>)
  400c54:	601a      	str	r2, [r3, #0]
  400c56:	e7f0      	b.n	400c3a <_sbrk+0x6>
		return (caddr_t) -1;	
  400c58:	f04f 30ff 	mov.w	r0, #4294967295
}
  400c5c:	4770      	bx	lr
  400c5e:	bf00      	nop
  400c60:	20400a4c 	.word	0x20400a4c
  400c64:	2045fffc 	.word	0x2045fffc
  400c68:	20402cb8 	.word	0x20402cb8

00400c6c <SysTick_Handler>:
/************************************************************************/
/* funcoes                                                              */
/*************************************************************************/

void SysTick_Handler() {
	g_systimer++;	
  400c6c:	4a02      	ldr	r2, [pc, #8]	; (400c78 <SysTick_Handler+0xc>)
  400c6e:	6813      	ldr	r3, [r2, #0]
  400c70:	3301      	adds	r3, #1
  400c72:	6013      	str	r3, [r2, #0]
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop
  400c78:	20400a54 	.word	0x20400a54

00400c7c <usart_put_string>:
}

void usart_put_string(Usart *usart, char str[]) {
  400c7c:	b538      	push	{r3, r4, r5, lr}
  400c7e:	4605      	mov	r5, r0
  400c80:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  400c82:	4608      	mov	r0, r1
  400c84:	4b03      	ldr	r3, [pc, #12]	; (400c94 <usart_put_string+0x18>)
  400c86:	4798      	blx	r3
  400c88:	4602      	mov	r2, r0
  400c8a:	4621      	mov	r1, r4
  400c8c:	4628      	mov	r0, r5
  400c8e:	4b02      	ldr	r3, [pc, #8]	; (400c98 <usart_put_string+0x1c>)
  400c90:	4798      	blx	r3
  400c92:	bd38      	pop	{r3, r4, r5, pc}
  400c94:	00401281 	.word	0x00401281
  400c98:	004002c1 	.word	0x004002c1

00400c9c <Encoder_Handler>:
	*/
	}



static void Encoder_Handler(uint32_t id, uint32_t mask){
  400c9c:	b510      	push	{r4, lr}
  400c9e:	b082      	sub	sp, #8

	flag_encoder = 0;
  400ca0:	4c0a      	ldr	r4, [pc, #40]	; (400ccc <Encoder_Handler+0x30>)
  400ca2:	2300      	movs	r3, #0
  400ca4:	7023      	strb	r3, [r4, #0]
	//sprintf(buffer, "%d \n", encoderPosCount);
	//usart_log("encoder", buffer);
	int temp = encoderPosCount++;
  400ca6:	4a0a      	ldr	r2, [pc, #40]	; (400cd0 <Encoder_Handler+0x34>)
  400ca8:	7810      	ldrb	r0, [r2, #0]
  400caa:	b2c0      	uxtb	r0, r0
  400cac:	1c43      	adds	r3, r0, #1
  400cae:	b2db      	uxtb	r3, r3
  400cb0:	7013      	strb	r3, [r2, #0]
	char temp_str[5];
	itoa(temp, temp_str, 10);
  400cb2:	220a      	movs	r2, #10
  400cb4:	4669      	mov	r1, sp
  400cb6:	4b07      	ldr	r3, [pc, #28]	; (400cd4 <Encoder_Handler+0x38>)
  400cb8:	4798      	blx	r3
	usart_put_string(UART3, temp_str);
  400cba:	4669      	mov	r1, sp
  400cbc:	4806      	ldr	r0, [pc, #24]	; (400cd8 <Encoder_Handler+0x3c>)
  400cbe:	4b07      	ldr	r3, [pc, #28]	; (400cdc <Encoder_Handler+0x40>)
  400cc0:	4798      	blx	r3
	flag_encoder = 1;
  400cc2:	2301      	movs	r3, #1
  400cc4:	7023      	strb	r3, [r4, #0]
			}
			pinALast = aVal;
		}
		*/

}
  400cc6:	b002      	add	sp, #8
  400cc8:	bd10      	pop	{r4, pc}
  400cca:	bf00      	nop
  400ccc:	20400008 	.word	0x20400008
  400cd0:	20400a50 	.word	0x20400a50
  400cd4:	00401161 	.word	0x00401161
  400cd8:	400e1c00 	.word	0x400e1c00
  400cdc:	00400c7d 	.word	0x00400c7d

00400ce0 <usart_get_string>:
int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  400ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ce4:	b085      	sub	sp, #20
  400ce6:	9001      	str	r0, [sp, #4]
  400ce8:	468b      	mov	fp, r1
  400cea:	461f      	mov	r7, r3
	long timestart = g_systimer;
  400cec:	4b10      	ldr	r3, [pc, #64]	; (400d30 <usart_get_string+0x50>)
  400cee:	681e      	ldr	r6, [r3, #0]
  400cf0:	f101 3aff 	add.w	sl, r1, #4294967295
  400cf4:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t counter = 0;
  400cf8:	2400      	movs	r4, #0
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400cfa:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  400cfc:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400d34 <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  400d00:	682b      	ldr	r3, [r5, #0]
  400d02:	1b9b      	subs	r3, r3, r6
  400d04:	42bb      	cmp	r3, r7
  400d06:	d20b      	bcs.n	400d20 <usart_get_string+0x40>
  400d08:	4544      	cmp	r4, r8
  400d0a:	d009      	beq.n	400d20 <usart_get_string+0x40>
		if(usart_read(usart, &rx) == 0) {
  400d0c:	a903      	add	r1, sp, #12
  400d0e:	9801      	ldr	r0, [sp, #4]
  400d10:	47c8      	blx	r9
  400d12:	2800      	cmp	r0, #0
  400d14:	d1f4      	bne.n	400d00 <usart_get_string+0x20>
			buffer[counter++] = rx;
  400d16:	3401      	adds	r4, #1
  400d18:	9b03      	ldr	r3, [sp, #12]
  400d1a:	f80a 3f01 	strb.w	r3, [sl, #1]!
  400d1e:	e7ef      	b.n	400d00 <usart_get_string+0x20>
	buffer[counter] = 0x00;
  400d20:	2300      	movs	r3, #0
  400d22:	f80b 3004 	strb.w	r3, [fp, r4]
}
  400d26:	4620      	mov	r0, r4
  400d28:	b005      	add	sp, #20
  400d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d2e:	bf00      	nop
  400d30:	20400a54 	.word	0x20400a54
  400d34:	004002a7 	.word	0x004002a7

00400d38 <usart_send_command>:
void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  400d38:	b570      	push	{r4, r5, r6, lr}
  400d3a:	4604      	mov	r4, r0
  400d3c:	460d      	mov	r5, r1
  400d3e:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  400d40:	4619      	mov	r1, r3
  400d42:	4b04      	ldr	r3, [pc, #16]	; (400d54 <usart_send_command+0x1c>)
  400d44:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  400d46:	9b04      	ldr	r3, [sp, #16]
  400d48:	4632      	mov	r2, r6
  400d4a:	4629      	mov	r1, r5
  400d4c:	4620      	mov	r0, r4
  400d4e:	4c02      	ldr	r4, [pc, #8]	; (400d58 <usart_send_command+0x20>)
  400d50:	47a0      	blx	r4
  400d52:	bd70      	pop	{r4, r5, r6, pc}
  400d54:	00400c7d 	.word	0x00400c7d
  400d58:	00400ce1 	.word	0x00400ce1

00400d5c <usart_log>:
void usart_log(char* name, char* log) {
  400d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400d5e:	4607      	mov	r7, r0
  400d60:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  400d62:	4d09      	ldr	r5, [pc, #36]	; (400d88 <usart_log+0x2c>)
  400d64:	4909      	ldr	r1, [pc, #36]	; (400d8c <usart_log+0x30>)
  400d66:	4628      	mov	r0, r5
  400d68:	4c09      	ldr	r4, [pc, #36]	; (400d90 <usart_log+0x34>)
  400d6a:	47a0      	blx	r4
	usart_put_string(USART1, name);
  400d6c:	4639      	mov	r1, r7
  400d6e:	4628      	mov	r0, r5
  400d70:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  400d72:	4908      	ldr	r1, [pc, #32]	; (400d94 <usart_log+0x38>)
  400d74:	4628      	mov	r0, r5
  400d76:	47a0      	blx	r4
	usart_put_string(USART1, log);
  400d78:	4631      	mov	r1, r6
  400d7a:	4628      	mov	r0, r5
  400d7c:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  400d7e:	4906      	ldr	r1, [pc, #24]	; (400d98 <usart_log+0x3c>)
  400d80:	4628      	mov	r0, r5
  400d82:	47a0      	blx	r4
  400d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d86:	bf00      	nop
  400d88:	40028000 	.word	0x40028000
  400d8c:	00405b54 	.word	0x00405b54
  400d90:	00400c7d 	.word	0x00400c7d
  400d94:	00405b58 	.word	0x00405b58
  400d98:	00405b28 	.word	0x00405b28

00400d9c <config_console>:
void config_console(void) {
  400d9c:	b570      	push	{r4, r5, r6, lr}
  400d9e:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  400da0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400da4:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400da6:	23c0      	movs	r3, #192	; 0xc0
  400da8:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400daa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400dae:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400db0:	2300      	movs	r3, #0
  400db2:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400db4:	9304      	str	r3, [sp, #16]
  400db6:	200e      	movs	r0, #14
  400db8:	4b09      	ldr	r3, [pc, #36]	; (400de0 <config_console+0x44>)
  400dba:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400dbc:	4c09      	ldr	r4, [pc, #36]	; (400de4 <config_console+0x48>)
  400dbe:	4a0a      	ldr	r2, [pc, #40]	; (400de8 <config_console+0x4c>)
  400dc0:	4669      	mov	r1, sp
  400dc2:	4620      	mov	r0, r4
  400dc4:	4b09      	ldr	r3, [pc, #36]	; (400dec <config_console+0x50>)
  400dc6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400dc8:	4620      	mov	r0, r4
  400dca:	4e09      	ldr	r6, [pc, #36]	; (400df0 <config_console+0x54>)
  400dcc:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  400dce:	4620      	mov	r0, r4
  400dd0:	4d08      	ldr	r5, [pc, #32]	; (400df4 <config_console+0x58>)
  400dd2:	47a8      	blx	r5
	usart_enable_tx(USART1);
  400dd4:	4620      	mov	r0, r4
  400dd6:	47b0      	blx	r6
	usart_enable_rx(USART1);
  400dd8:	4620      	mov	r0, r4
  400dda:	47a8      	blx	r5
}
  400ddc:	b006      	add	sp, #24
  400dde:	bd70      	pop	{r4, r5, r6, pc}
  400de0:	0040097d 	.word	0x0040097d
  400de4:	40028000 	.word	0x40028000
  400de8:	08f0d180 	.word	0x08f0d180
  400dec:	00400231 	.word	0x00400231
  400df0:	00400285 	.word	0x00400285
  400df4:	0040028b 	.word	0x0040028b

00400df8 <hm10_config_client>:
void hm10_config_client(void) {
  400df8:	b530      	push	{r4, r5, lr}
  400dfa:	b085      	sub	sp, #20
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400dfc:	4b13      	ldr	r3, [pc, #76]	; (400e4c <hm10_config_client+0x54>)
  400dfe:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400e00:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  400e04:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400e06:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400e0a:	9303      	str	r3, [sp, #12]
  400e0c:	202d      	movs	r0, #45	; 0x2d
  400e0e:	4b10      	ldr	r3, [pc, #64]	; (400e50 <hm10_config_client+0x58>)
  400e10:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  400e12:	4c10      	ldr	r4, [pc, #64]	; (400e54 <hm10_config_client+0x5c>)
  400e14:	a901      	add	r1, sp, #4
  400e16:	4620      	mov	r0, r4
  400e18:	4b0f      	ldr	r3, [pc, #60]	; (400e58 <hm10_config_client+0x60>)
  400e1a:	4798      	blx	r3
	usart_enable_tx(UART3);
  400e1c:	4620      	mov	r0, r4
  400e1e:	4b0f      	ldr	r3, [pc, #60]	; (400e5c <hm10_config_client+0x64>)
  400e20:	4798      	blx	r3
	usart_enable_rx(UART3);
  400e22:	4620      	mov	r0, r4
  400e24:	4b0e      	ldr	r3, [pc, #56]	; (400e60 <hm10_config_client+0x68>)
  400e26:	4798      	blx	r3
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
  400e28:	4d0e      	ldr	r5, [pc, #56]	; (400e64 <hm10_config_client+0x6c>)
  400e2a:	2300      	movs	r3, #0
  400e2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e34:	4628      	mov	r0, r5
  400e36:	4c0c      	ldr	r4, [pc, #48]	; (400e68 <hm10_config_client+0x70>)
  400e38:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
  400e3a:	2300      	movs	r3, #0
  400e3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400e40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e44:	4628      	mov	r0, r5
  400e46:	47a0      	blx	r4
}
  400e48:	b005      	add	sp, #20
  400e4a:	bd30      	pop	{r4, r5, pc}
  400e4c:	08f0d180 	.word	0x08f0d180
  400e50:	0040097d 	.word	0x0040097d
  400e54:	400e1c00 	.word	0x400e1c00
  400e58:	00400399 	.word	0x00400399
  400e5c:	00400285 	.word	0x00400285
  400e60:	0040028b 	.word	0x0040028b
  400e64:	400e1400 	.word	0x400e1400
  400e68:	00400669 	.word	0x00400669

00400e6c <hm10_client_init>:
int hm10_client_init(void) {
  400e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e70:	b0a3      	sub	sp, #140	; 0x8c
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  400e72:	4e36      	ldr	r6, [pc, #216]	; (400f4c <hm10_client_init+0xe0>)
  400e74:	4d36      	ldr	r5, [pc, #216]	; (400f50 <hm10_client_init+0xe4>)
  400e76:	27c8      	movs	r7, #200	; 0xc8
  400e78:	9700      	str	r7, [sp, #0]
  400e7a:	4633      	mov	r3, r6
  400e7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e80:	a902      	add	r1, sp, #8
  400e82:	4628      	mov	r0, r5
  400e84:	4c33      	ldr	r4, [pc, #204]	; (400f54 <hm10_client_init+0xe8>)
  400e86:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  400e88:	9700      	str	r7, [sp, #0]
  400e8a:	4633      	mov	r3, r6
  400e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e90:	a902      	add	r1, sp, #8
  400e92:	4628      	mov	r0, r5
  400e94:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  400e96:	9700      	str	r7, [sp, #0]
  400e98:	4633      	mov	r3, r6
  400e9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400e9e:	a902      	add	r1, sp, #8
  400ea0:	4628      	mov	r0, r5
  400ea2:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 400);
  400ea4:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 400f74 <hm10_client_init+0x108>
  400ea8:	f44f 78c8 	mov.w	r8, #400	; 0x190
  400eac:	f8cd 8000 	str.w	r8, [sp]
  400eb0:	464b      	mov	r3, r9
  400eb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400eb6:	a902      	add	r1, sp, #8
  400eb8:	4628      	mov	r0, r5
  400eba:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+NAMEClient", 400);
  400ebc:	f8cd 8000 	str.w	r8, [sp]
  400ec0:	4b25      	ldr	r3, [pc, #148]	; (400f58 <hm10_client_init+0xec>)
  400ec2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400ec6:	a902      	add	r1, sp, #8
  400ec8:	4628      	mov	r0, r5
  400eca:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400ecc:	4f23      	ldr	r7, [pc, #140]	; (400f5c <hm10_client_init+0xf0>)
  400ece:	a902      	add	r1, sp, #8
  400ed0:	4638      	mov	r0, r7
  400ed2:	4e23      	ldr	r6, [pc, #140]	; (400f60 <hm10_client_init+0xf4>)
  400ed4:	47b0      	blx	r6
	usart_send_command(UART3, buffer_rx, 1000, "AT+IMME1", 400);
  400ed6:	f8cd 8000 	str.w	r8, [sp]
  400eda:	4b22      	ldr	r3, [pc, #136]	; (400f64 <hm10_client_init+0xf8>)
  400edc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400ee0:	a902      	add	r1, sp, #8
  400ee2:	4628      	mov	r0, r5
  400ee4:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400ee6:	a902      	add	r1, sp, #8
  400ee8:	4638      	mov	r0, r7
  400eea:	47b0      	blx	r6
	usart_send_command(UART3, buffer_rx, 1000, "AT+ROLE1", 400);
  400eec:	f8cd 8000 	str.w	r8, [sp]
  400ef0:	4b1d      	ldr	r3, [pc, #116]	; (400f68 <hm10_client_init+0xfc>)
  400ef2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400ef6:	a902      	add	r1, sp, #8
  400ef8:	4628      	mov	r0, r5
  400efa:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400efc:	a902      	add	r1, sp, #8
  400efe:	4638      	mov	r0, r7
  400f00:	47b0      	blx	r6
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 800); // http://www.martyncurrey.com/hm-10-bluetooth-4ble-modules/
  400f02:	f44f 7348 	mov.w	r3, #800	; 0x320
  400f06:	9300      	str	r3, [sp, #0]
  400f08:	464b      	mov	r3, r9
  400f0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400f0e:	a902      	add	r1, sp, #8
  400f10:	4628      	mov	r0, r5
  400f12:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400f14:	a902      	add	r1, sp, #8
  400f16:	4638      	mov	r0, r7
  400f18:	47b0      	blx	r6
	usart_send_command(UART3, buffer_rx, 1000, "AT+DISC?", 1000); 
  400f1a:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
  400f1e:	f8cd 8000 	str.w	r8, [sp]
  400f22:	4b12      	ldr	r3, [pc, #72]	; (400f6c <hm10_client_init+0x100>)
  400f24:	4642      	mov	r2, r8
  400f26:	a902      	add	r1, sp, #8
  400f28:	4628      	mov	r0, r5
  400f2a:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400f2c:	a902      	add	r1, sp, #8
  400f2e:	4638      	mov	r0, r7
  400f30:	47b0      	blx	r6
	usart_send_command(UART3, buffer_rx, 1000, "AT+COND43639D8BD1D", 1000); //D43639D8BD1D
  400f32:	f8cd 8000 	str.w	r8, [sp]
  400f36:	4b0e      	ldr	r3, [pc, #56]	; (400f70 <hm10_client_init+0x104>)
  400f38:	4642      	mov	r2, r8
  400f3a:	a902      	add	r1, sp, #8
  400f3c:	4628      	mov	r0, r5
  400f3e:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  400f40:	a902      	add	r1, sp, #8
  400f42:	4638      	mov	r0, r7
  400f44:	47b0      	blx	r6
}
  400f46:	b023      	add	sp, #140	; 0x8c
  400f48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f4c:	00405aac 	.word	0x00405aac
  400f50:	400e1c00 	.word	0x400e1c00
  400f54:	00400d39 	.word	0x00400d39
  400f58:	00405abc 	.word	0x00405abc
  400f5c:	00405acc 	.word	0x00405acc
  400f60:	00400d5d 	.word	0x00400d5d
  400f64:	00405ae0 	.word	0x00405ae0
  400f68:	00405aec 	.word	0x00405aec
  400f6c:	00405af8 	.word	0x00405af8
  400f70:	00405b04 	.word	0x00405b04
  400f74:	00405ab0 	.word	0x00405ab0

00400f78 <Encoder_init>:
void Encoder_init(void){
  400f78:	b510      	push	{r4, lr}
  400f7a:	b082      	sub	sp, #8
	pmc_enable_periph_clk(EN_CLK_ID);
  400f7c:	2010      	movs	r0, #16
  400f7e:	4b10      	ldr	r3, [pc, #64]	; (400fc0 <Encoder_init+0x48>)
  400f80:	4798      	blx	r3
	pio_set_input(EN_CLK, EN_CLK_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  400f82:	4c10      	ldr	r4, [pc, #64]	; (400fc4 <Encoder_init+0x4c>)
  400f84:	2209      	movs	r2, #9
  400f86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400f8a:	4620      	mov	r0, r4
  400f8c:	4b0e      	ldr	r3, [pc, #56]	; (400fc8 <Encoder_init+0x50>)
  400f8e:	4798      	blx	r3
	pio_enable_interrupt(EN_CLK, EN_CLK_PIN_MASK);// INTERRUPCAO
  400f90:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400f94:	4620      	mov	r0, r4
  400f96:	4b0d      	ldr	r3, [pc, #52]	; (400fcc <Encoder_init+0x54>)
  400f98:	4798      	blx	r3
	pio_handler_set(EN_CLK,EN_CLK_ID, EN_CLK_PIN_MASK, PIO_IT_FALL_EDGE, Encoder_Handler);
  400f9a:	4b0d      	ldr	r3, [pc, #52]	; (400fd0 <Encoder_init+0x58>)
  400f9c:	9300      	str	r3, [sp, #0]
  400f9e:	2350      	movs	r3, #80	; 0x50
  400fa0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fa4:	2110      	movs	r1, #16
  400fa6:	4620      	mov	r0, r4
  400fa8:	4c0a      	ldr	r4, [pc, #40]	; (400fd4 <Encoder_init+0x5c>)
  400faa:	47a0      	blx	r4
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fac:	4b0a      	ldr	r3, [pc, #40]	; (400fd8 <Encoder_init+0x60>)
  400fae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400fb2:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400fb4:	2220      	movs	r2, #32
  400fb6:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	}
  400fba:	b002      	add	sp, #8
  400fbc:	bd10      	pop	{r4, pc}
  400fbe:	bf00      	nop
  400fc0:	0040097d 	.word	0x0040097d
  400fc4:	400e1400 	.word	0x400e1400
  400fc8:	00400609 	.word	0x00400609
  400fcc:	0040072b 	.word	0x0040072b
  400fd0:	00400c9d 	.word	0x00400c9d
  400fd4:	00400789 	.word	0x00400789
  400fd8:	e000e100 	.word	0xe000e100

00400fdc <main>:


int main (void)
{
  400fdc:	b570      	push	{r4, r5, r6, lr}
  400fde:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
	board_init();
  400fe2:	4b28      	ldr	r3, [pc, #160]	; (401084 <main+0xa8>)
  400fe4:	4798      	blx	r3
	sysclk_init();
  400fe6:	4b28      	ldr	r3, [pc, #160]	; (401088 <main+0xac>)
  400fe8:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400fea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fee:	4b27      	ldr	r3, [pc, #156]	; (40108c <main+0xb0>)
  400ff0:	605a      	str	r2, [r3, #4]
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400ff2:	4b27      	ldr	r3, [pc, #156]	; (401090 <main+0xb4>)
  400ff4:	4a27      	ldr	r2, [pc, #156]	; (401094 <main+0xb8>)
  400ff6:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400ff8:	21e0      	movs	r1, #224	; 0xe0
  400ffa:	4a27      	ldr	r2, [pc, #156]	; (401098 <main+0xbc>)
  400ffc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401000:	2400      	movs	r4, #0
  401002:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401004:	2207      	movs	r2, #7
  401006:	601a      	str	r2, [r3, #0]

	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  401008:	4b24      	ldr	r3, [pc, #144]	; (40109c <main+0xc0>)
  40100a:	4798      	blx	r3
		
	usart_put_string(USART1, "Inicializando...\r\n");
  40100c:	4e24      	ldr	r6, [pc, #144]	; (4010a0 <main+0xc4>)
  40100e:	4925      	ldr	r1, [pc, #148]	; (4010a4 <main+0xc8>)
  401010:	4630      	mov	r0, r6
  401012:	4d25      	ldr	r5, [pc, #148]	; (4010a8 <main+0xcc>)
  401014:	47a8      	blx	r5
	/*
	usart_put_string(USART1, "Config HC05 Server...\r\n");
	hm10_config_server();
	hm10_server_init();
	*/
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  401016:	4925      	ldr	r1, [pc, #148]	; (4010ac <main+0xd0>)
  401018:	4630      	mov	r0, r6
  40101a:	47a8      	blx	r5
	hm10_config_client(); 
  40101c:	4b24      	ldr	r3, [pc, #144]	; (4010b0 <main+0xd4>)
  40101e:	4798      	blx	r3
	hm10_client_init();
  401020:	4b24      	ldr	r3, [pc, #144]	; (4010b4 <main+0xd8>)
  401022:	4798      	blx	r3
	char buffer[1024];
	
	pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
  401024:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401028:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40102c:	4822      	ldr	r0, [pc, #136]	; (4010b8 <main+0xdc>)
  40102e:	4b23      	ldr	r3, [pc, #140]	; (4010bc <main+0xe0>)
  401030:	4798      	blx	r3
  401032:	b2c0      	uxtb	r0, r0
  401034:	4b22      	ldr	r3, [pc, #136]	; (4010c0 <main+0xe4>)
  401036:	7018      	strb	r0, [r3, #0]
	

	
	Encoder_init();
  401038:	4b22      	ldr	r3, [pc, #136]	; (4010c4 <main+0xe8>)
  40103a:	4798      	blx	r3

	volatile uint32_t g_systimer = 0;
  40103c:	9403      	str	r4, [sp, #12]
	volatile uint8_t encoderPosCount = 0;
  40103e:	f88d 400b 	strb.w	r4, [sp, #11]
	volatile uint8_t flag_encoder = 1;
  401042:	2301      	movs	r3, #1
  401044:	f88d 300a 	strb.w	r3, [sp, #10]
		//usart_log("main", buffer);
		

		
		if(!flag_encoder){
			sprintf(buffer, "%d \n", encoderPosCount);
  401048:	4d1f      	ldr	r5, [pc, #124]	; (4010c8 <main+0xec>)
			usart_log("encoder", buffer);
			int temp = encoderPosCount;
			char temp_str[5];
			itoa(temp, temp_str, 10);
			usart_put_string(UART3, temp_str);
  40104a:	4c20      	ldr	r4, [pc, #128]	; (4010cc <main+0xf0>)
		if(!flag_encoder){
  40104c:	f89d 300a 	ldrb.w	r3, [sp, #10]
  401050:	2b00      	cmp	r3, #0
  401052:	d1fb      	bne.n	40104c <main+0x70>
			sprintf(buffer, "%d \n", encoderPosCount);
  401054:	f89d 200b 	ldrb.w	r2, [sp, #11]
  401058:	4629      	mov	r1, r5
  40105a:	a804      	add	r0, sp, #16
  40105c:	4b1c      	ldr	r3, [pc, #112]	; (4010d0 <main+0xf4>)
  40105e:	4798      	blx	r3
			usart_log("encoder", buffer);
  401060:	a904      	add	r1, sp, #16
  401062:	481c      	ldr	r0, [pc, #112]	; (4010d4 <main+0xf8>)
  401064:	4b1c      	ldr	r3, [pc, #112]	; (4010d8 <main+0xfc>)
  401066:	4798      	blx	r3
			int temp = encoderPosCount;
  401068:	f89d 000b 	ldrb.w	r0, [sp, #11]
			itoa(temp, temp_str, 10);
  40106c:	220a      	movs	r2, #10
  40106e:	a901      	add	r1, sp, #4
  401070:	4b1a      	ldr	r3, [pc, #104]	; (4010dc <main+0x100>)
  401072:	4798      	blx	r3
			usart_put_string(UART3, temp_str);
  401074:	a901      	add	r1, sp, #4
  401076:	4620      	mov	r0, r4
  401078:	4b0b      	ldr	r3, [pc, #44]	; (4010a8 <main+0xcc>)
  40107a:	4798      	blx	r3
			flag_encoder = 1;
  40107c:	2301      	movs	r3, #1
  40107e:	f88d 300a 	strb.w	r3, [sp, #10]
  401082:	e7e3      	b.n	40104c <main+0x70>
  401084:	0040044d 	.word	0x0040044d
  401088:	004003dd 	.word	0x004003dd
  40108c:	400e1850 	.word	0x400e1850
  401090:	e000e010 	.word	0xe000e010
  401094:	000493df 	.word	0x000493df
  401098:	e000ed00 	.word	0xe000ed00
  40109c:	00400d9d 	.word	0x00400d9d
  4010a0:	40028000 	.word	0x40028000
  4010a4:	00405b18 	.word	0x00405b18
  4010a8:	00400c7d 	.word	0x00400c7d
  4010ac:	00405b2c 	.word	0x00405b2c
  4010b0:	00400df9 	.word	0x00400df9
  4010b4:	00400e6d 	.word	0x00400e6d
  4010b8:	400e1400 	.word	0x400e1400
  4010bc:	0040055d 	.word	0x0040055d
  4010c0:	20400a8c 	.word	0x20400a8c
  4010c4:	00400f79 	.word	0x00400f79
  4010c8:	00405b44 	.word	0x00405b44
  4010cc:	400e1c00 	.word	0x400e1c00
  4010d0:	00401201 	.word	0x00401201
  4010d4:	00405b4c 	.word	0x00405b4c
  4010d8:	00400d5d 	.word	0x00400d5d
  4010dc:	00401161 	.word	0x00401161

004010e0 <__libc_init_array>:
  4010e0:	b570      	push	{r4, r5, r6, lr}
  4010e2:	4e0f      	ldr	r6, [pc, #60]	; (401120 <__libc_init_array+0x40>)
  4010e4:	4d0f      	ldr	r5, [pc, #60]	; (401124 <__libc_init_array+0x44>)
  4010e6:	1b76      	subs	r6, r6, r5
  4010e8:	10b6      	asrs	r6, r6, #2
  4010ea:	bf18      	it	ne
  4010ec:	2400      	movne	r4, #0
  4010ee:	d005      	beq.n	4010fc <__libc_init_array+0x1c>
  4010f0:	3401      	adds	r4, #1
  4010f2:	f855 3b04 	ldr.w	r3, [r5], #4
  4010f6:	4798      	blx	r3
  4010f8:	42a6      	cmp	r6, r4
  4010fa:	d1f9      	bne.n	4010f0 <__libc_init_array+0x10>
  4010fc:	4e0a      	ldr	r6, [pc, #40]	; (401128 <__libc_init_array+0x48>)
  4010fe:	4d0b      	ldr	r5, [pc, #44]	; (40112c <__libc_init_array+0x4c>)
  401100:	1b76      	subs	r6, r6, r5
  401102:	f004 fe85 	bl	405e10 <_init>
  401106:	10b6      	asrs	r6, r6, #2
  401108:	bf18      	it	ne
  40110a:	2400      	movne	r4, #0
  40110c:	d006      	beq.n	40111c <__libc_init_array+0x3c>
  40110e:	3401      	adds	r4, #1
  401110:	f855 3b04 	ldr.w	r3, [r5], #4
  401114:	4798      	blx	r3
  401116:	42a6      	cmp	r6, r4
  401118:	d1f9      	bne.n	40110e <__libc_init_array+0x2e>
  40111a:	bd70      	pop	{r4, r5, r6, pc}
  40111c:	bd70      	pop	{r4, r5, r6, pc}
  40111e:	bf00      	nop
  401120:	00405e1c 	.word	0x00405e1c
  401124:	00405e1c 	.word	0x00405e1c
  401128:	00405e24 	.word	0x00405e24
  40112c:	00405e1c 	.word	0x00405e1c

00401130 <__itoa>:
  401130:	1e93      	subs	r3, r2, #2
  401132:	2b22      	cmp	r3, #34	; 0x22
  401134:	d810      	bhi.n	401158 <__itoa+0x28>
  401136:	2a0a      	cmp	r2, #10
  401138:	b510      	push	{r4, lr}
  40113a:	d006      	beq.n	40114a <__itoa+0x1a>
  40113c:	2300      	movs	r3, #0
  40113e:	460c      	mov	r4, r1
  401140:	4419      	add	r1, r3
  401142:	f001 fb39 	bl	4027b8 <__utoa>
  401146:	4620      	mov	r0, r4
  401148:	bd10      	pop	{r4, pc}
  40114a:	2800      	cmp	r0, #0
  40114c:	daf6      	bge.n	40113c <__itoa+0xc>
  40114e:	232d      	movs	r3, #45	; 0x2d
  401150:	700b      	strb	r3, [r1, #0]
  401152:	4240      	negs	r0, r0
  401154:	2301      	movs	r3, #1
  401156:	e7f2      	b.n	40113e <__itoa+0xe>
  401158:	2000      	movs	r0, #0
  40115a:	7008      	strb	r0, [r1, #0]
  40115c:	4770      	bx	lr
  40115e:	bf00      	nop

00401160 <itoa>:
  401160:	f7ff bfe6 	b.w	401130 <__itoa>

00401164 <memset>:
  401164:	b470      	push	{r4, r5, r6}
  401166:	0786      	lsls	r6, r0, #30
  401168:	d046      	beq.n	4011f8 <memset+0x94>
  40116a:	1e54      	subs	r4, r2, #1
  40116c:	2a00      	cmp	r2, #0
  40116e:	d041      	beq.n	4011f4 <memset+0x90>
  401170:	b2ca      	uxtb	r2, r1
  401172:	4603      	mov	r3, r0
  401174:	e002      	b.n	40117c <memset+0x18>
  401176:	f114 34ff 	adds.w	r4, r4, #4294967295
  40117a:	d33b      	bcc.n	4011f4 <memset+0x90>
  40117c:	f803 2b01 	strb.w	r2, [r3], #1
  401180:	079d      	lsls	r5, r3, #30
  401182:	d1f8      	bne.n	401176 <memset+0x12>
  401184:	2c03      	cmp	r4, #3
  401186:	d92e      	bls.n	4011e6 <memset+0x82>
  401188:	b2cd      	uxtb	r5, r1
  40118a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40118e:	2c0f      	cmp	r4, #15
  401190:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401194:	d919      	bls.n	4011ca <memset+0x66>
  401196:	f103 0210 	add.w	r2, r3, #16
  40119a:	4626      	mov	r6, r4
  40119c:	3e10      	subs	r6, #16
  40119e:	2e0f      	cmp	r6, #15
  4011a0:	f842 5c10 	str.w	r5, [r2, #-16]
  4011a4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4011a8:	f842 5c08 	str.w	r5, [r2, #-8]
  4011ac:	f842 5c04 	str.w	r5, [r2, #-4]
  4011b0:	f102 0210 	add.w	r2, r2, #16
  4011b4:	d8f2      	bhi.n	40119c <memset+0x38>
  4011b6:	f1a4 0210 	sub.w	r2, r4, #16
  4011ba:	f022 020f 	bic.w	r2, r2, #15
  4011be:	f004 040f 	and.w	r4, r4, #15
  4011c2:	3210      	adds	r2, #16
  4011c4:	2c03      	cmp	r4, #3
  4011c6:	4413      	add	r3, r2
  4011c8:	d90d      	bls.n	4011e6 <memset+0x82>
  4011ca:	461e      	mov	r6, r3
  4011cc:	4622      	mov	r2, r4
  4011ce:	3a04      	subs	r2, #4
  4011d0:	2a03      	cmp	r2, #3
  4011d2:	f846 5b04 	str.w	r5, [r6], #4
  4011d6:	d8fa      	bhi.n	4011ce <memset+0x6a>
  4011d8:	1f22      	subs	r2, r4, #4
  4011da:	f022 0203 	bic.w	r2, r2, #3
  4011de:	3204      	adds	r2, #4
  4011e0:	4413      	add	r3, r2
  4011e2:	f004 0403 	and.w	r4, r4, #3
  4011e6:	b12c      	cbz	r4, 4011f4 <memset+0x90>
  4011e8:	b2c9      	uxtb	r1, r1
  4011ea:	441c      	add	r4, r3
  4011ec:	f803 1b01 	strb.w	r1, [r3], #1
  4011f0:	429c      	cmp	r4, r3
  4011f2:	d1fb      	bne.n	4011ec <memset+0x88>
  4011f4:	bc70      	pop	{r4, r5, r6}
  4011f6:	4770      	bx	lr
  4011f8:	4614      	mov	r4, r2
  4011fa:	4603      	mov	r3, r0
  4011fc:	e7c2      	b.n	401184 <memset+0x20>
  4011fe:	bf00      	nop

00401200 <sprintf>:
  401200:	b40e      	push	{r1, r2, r3}
  401202:	b5f0      	push	{r4, r5, r6, r7, lr}
  401204:	b09c      	sub	sp, #112	; 0x70
  401206:	ab21      	add	r3, sp, #132	; 0x84
  401208:	490f      	ldr	r1, [pc, #60]	; (401248 <sprintf+0x48>)
  40120a:	f853 2b04 	ldr.w	r2, [r3], #4
  40120e:	9301      	str	r3, [sp, #4]
  401210:	4605      	mov	r5, r0
  401212:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401216:	6808      	ldr	r0, [r1, #0]
  401218:	9502      	str	r5, [sp, #8]
  40121a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40121e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401222:	a902      	add	r1, sp, #8
  401224:	9506      	str	r5, [sp, #24]
  401226:	f8ad 7014 	strh.w	r7, [sp, #20]
  40122a:	9404      	str	r4, [sp, #16]
  40122c:	9407      	str	r4, [sp, #28]
  40122e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401232:	f000 f893 	bl	40135c <_svfprintf_r>
  401236:	9b02      	ldr	r3, [sp, #8]
  401238:	2200      	movs	r2, #0
  40123a:	701a      	strb	r2, [r3, #0]
  40123c:	b01c      	add	sp, #112	; 0x70
  40123e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401242:	b003      	add	sp, #12
  401244:	4770      	bx	lr
  401246:	bf00      	nop
  401248:	2040000c 	.word	0x2040000c
	...

00401280 <strlen>:
  401280:	f890 f000 	pld	[r0]
  401284:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401288:	f020 0107 	bic.w	r1, r0, #7
  40128c:	f06f 0c00 	mvn.w	ip, #0
  401290:	f010 0407 	ands.w	r4, r0, #7
  401294:	f891 f020 	pld	[r1, #32]
  401298:	f040 8049 	bne.w	40132e <strlen+0xae>
  40129c:	f04f 0400 	mov.w	r4, #0
  4012a0:	f06f 0007 	mvn.w	r0, #7
  4012a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4012a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4012ac:	f100 0008 	add.w	r0, r0, #8
  4012b0:	fa82 f24c 	uadd8	r2, r2, ip
  4012b4:	faa4 f28c 	sel	r2, r4, ip
  4012b8:	fa83 f34c 	uadd8	r3, r3, ip
  4012bc:	faa2 f38c 	sel	r3, r2, ip
  4012c0:	bb4b      	cbnz	r3, 401316 <strlen+0x96>
  4012c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4012c6:	fa82 f24c 	uadd8	r2, r2, ip
  4012ca:	f100 0008 	add.w	r0, r0, #8
  4012ce:	faa4 f28c 	sel	r2, r4, ip
  4012d2:	fa83 f34c 	uadd8	r3, r3, ip
  4012d6:	faa2 f38c 	sel	r3, r2, ip
  4012da:	b9e3      	cbnz	r3, 401316 <strlen+0x96>
  4012dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4012e0:	fa82 f24c 	uadd8	r2, r2, ip
  4012e4:	f100 0008 	add.w	r0, r0, #8
  4012e8:	faa4 f28c 	sel	r2, r4, ip
  4012ec:	fa83 f34c 	uadd8	r3, r3, ip
  4012f0:	faa2 f38c 	sel	r3, r2, ip
  4012f4:	b97b      	cbnz	r3, 401316 <strlen+0x96>
  4012f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4012fa:	f101 0120 	add.w	r1, r1, #32
  4012fe:	fa82 f24c 	uadd8	r2, r2, ip
  401302:	f100 0008 	add.w	r0, r0, #8
  401306:	faa4 f28c 	sel	r2, r4, ip
  40130a:	fa83 f34c 	uadd8	r3, r3, ip
  40130e:	faa2 f38c 	sel	r3, r2, ip
  401312:	2b00      	cmp	r3, #0
  401314:	d0c6      	beq.n	4012a4 <strlen+0x24>
  401316:	2a00      	cmp	r2, #0
  401318:	bf04      	itt	eq
  40131a:	3004      	addeq	r0, #4
  40131c:	461a      	moveq	r2, r3
  40131e:	ba12      	rev	r2, r2
  401320:	fab2 f282 	clz	r2, r2
  401324:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401328:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40132c:	4770      	bx	lr
  40132e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401332:	f004 0503 	and.w	r5, r4, #3
  401336:	f1c4 0000 	rsb	r0, r4, #0
  40133a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40133e:	f014 0f04 	tst.w	r4, #4
  401342:	f891 f040 	pld	[r1, #64]	; 0x40
  401346:	fa0c f505 	lsl.w	r5, ip, r5
  40134a:	ea62 0205 	orn	r2, r2, r5
  40134e:	bf1c      	itt	ne
  401350:	ea63 0305 	ornne	r3, r3, r5
  401354:	4662      	movne	r2, ip
  401356:	f04f 0400 	mov.w	r4, #0
  40135a:	e7a9      	b.n	4012b0 <strlen+0x30>

0040135c <_svfprintf_r>:
  40135c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401360:	b0c3      	sub	sp, #268	; 0x10c
  401362:	460c      	mov	r4, r1
  401364:	910b      	str	r1, [sp, #44]	; 0x2c
  401366:	4692      	mov	sl, r2
  401368:	930f      	str	r3, [sp, #60]	; 0x3c
  40136a:	900c      	str	r0, [sp, #48]	; 0x30
  40136c:	f002 fa4c 	bl	403808 <_localeconv_r>
  401370:	6803      	ldr	r3, [r0, #0]
  401372:	931a      	str	r3, [sp, #104]	; 0x68
  401374:	4618      	mov	r0, r3
  401376:	f7ff ff83 	bl	401280 <strlen>
  40137a:	89a3      	ldrh	r3, [r4, #12]
  40137c:	9019      	str	r0, [sp, #100]	; 0x64
  40137e:	0619      	lsls	r1, r3, #24
  401380:	d503      	bpl.n	40138a <_svfprintf_r+0x2e>
  401382:	6923      	ldr	r3, [r4, #16]
  401384:	2b00      	cmp	r3, #0
  401386:	f001 8003 	beq.w	402390 <_svfprintf_r+0x1034>
  40138a:	2300      	movs	r3, #0
  40138c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401390:	9313      	str	r3, [sp, #76]	; 0x4c
  401392:	9315      	str	r3, [sp, #84]	; 0x54
  401394:	9314      	str	r3, [sp, #80]	; 0x50
  401396:	9327      	str	r3, [sp, #156]	; 0x9c
  401398:	9326      	str	r3, [sp, #152]	; 0x98
  40139a:	9318      	str	r3, [sp, #96]	; 0x60
  40139c:	931b      	str	r3, [sp, #108]	; 0x6c
  40139e:	9309      	str	r3, [sp, #36]	; 0x24
  4013a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4013a4:	46c8      	mov	r8, r9
  4013a6:	9316      	str	r3, [sp, #88]	; 0x58
  4013a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4013aa:	f89a 3000 	ldrb.w	r3, [sl]
  4013ae:	4654      	mov	r4, sl
  4013b0:	b1e3      	cbz	r3, 4013ec <_svfprintf_r+0x90>
  4013b2:	2b25      	cmp	r3, #37	; 0x25
  4013b4:	d102      	bne.n	4013bc <_svfprintf_r+0x60>
  4013b6:	e019      	b.n	4013ec <_svfprintf_r+0x90>
  4013b8:	2b25      	cmp	r3, #37	; 0x25
  4013ba:	d003      	beq.n	4013c4 <_svfprintf_r+0x68>
  4013bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4013c0:	2b00      	cmp	r3, #0
  4013c2:	d1f9      	bne.n	4013b8 <_svfprintf_r+0x5c>
  4013c4:	eba4 050a 	sub.w	r5, r4, sl
  4013c8:	b185      	cbz	r5, 4013ec <_svfprintf_r+0x90>
  4013ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4013cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4013ce:	f8c8 a000 	str.w	sl, [r8]
  4013d2:	3301      	adds	r3, #1
  4013d4:	442a      	add	r2, r5
  4013d6:	2b07      	cmp	r3, #7
  4013d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4013dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4013de:	9326      	str	r3, [sp, #152]	; 0x98
  4013e0:	dc7f      	bgt.n	4014e2 <_svfprintf_r+0x186>
  4013e2:	f108 0808 	add.w	r8, r8, #8
  4013e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4013e8:	442b      	add	r3, r5
  4013ea:	9309      	str	r3, [sp, #36]	; 0x24
  4013ec:	7823      	ldrb	r3, [r4, #0]
  4013ee:	2b00      	cmp	r3, #0
  4013f0:	d07f      	beq.n	4014f2 <_svfprintf_r+0x196>
  4013f2:	2300      	movs	r3, #0
  4013f4:	461a      	mov	r2, r3
  4013f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4013fa:	4619      	mov	r1, r3
  4013fc:	930d      	str	r3, [sp, #52]	; 0x34
  4013fe:	469b      	mov	fp, r3
  401400:	f04f 30ff 	mov.w	r0, #4294967295
  401404:	7863      	ldrb	r3, [r4, #1]
  401406:	900a      	str	r0, [sp, #40]	; 0x28
  401408:	f104 0a01 	add.w	sl, r4, #1
  40140c:	f10a 0a01 	add.w	sl, sl, #1
  401410:	f1a3 0020 	sub.w	r0, r3, #32
  401414:	2858      	cmp	r0, #88	; 0x58
  401416:	f200 83c1 	bhi.w	401b9c <_svfprintf_r+0x840>
  40141a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40141e:	0238      	.short	0x0238
  401420:	03bf03bf 	.word	0x03bf03bf
  401424:	03bf0240 	.word	0x03bf0240
  401428:	03bf03bf 	.word	0x03bf03bf
  40142c:	03bf03bf 	.word	0x03bf03bf
  401430:	024503bf 	.word	0x024503bf
  401434:	03bf0203 	.word	0x03bf0203
  401438:	026b005d 	.word	0x026b005d
  40143c:	028603bf 	.word	0x028603bf
  401440:	039d039d 	.word	0x039d039d
  401444:	039d039d 	.word	0x039d039d
  401448:	039d039d 	.word	0x039d039d
  40144c:	039d039d 	.word	0x039d039d
  401450:	03bf039d 	.word	0x03bf039d
  401454:	03bf03bf 	.word	0x03bf03bf
  401458:	03bf03bf 	.word	0x03bf03bf
  40145c:	03bf03bf 	.word	0x03bf03bf
  401460:	03bf03bf 	.word	0x03bf03bf
  401464:	033703bf 	.word	0x033703bf
  401468:	03bf0357 	.word	0x03bf0357
  40146c:	03bf0357 	.word	0x03bf0357
  401470:	03bf03bf 	.word	0x03bf03bf
  401474:	039803bf 	.word	0x039803bf
  401478:	03bf03bf 	.word	0x03bf03bf
  40147c:	03bf03ad 	.word	0x03bf03ad
  401480:	03bf03bf 	.word	0x03bf03bf
  401484:	03bf03bf 	.word	0x03bf03bf
  401488:	03bf0259 	.word	0x03bf0259
  40148c:	031e03bf 	.word	0x031e03bf
  401490:	03bf03bf 	.word	0x03bf03bf
  401494:	03bf03bf 	.word	0x03bf03bf
  401498:	03bf03bf 	.word	0x03bf03bf
  40149c:	03bf03bf 	.word	0x03bf03bf
  4014a0:	03bf03bf 	.word	0x03bf03bf
  4014a4:	02db02c6 	.word	0x02db02c6
  4014a8:	03570357 	.word	0x03570357
  4014ac:	028b0357 	.word	0x028b0357
  4014b0:	03bf02db 	.word	0x03bf02db
  4014b4:	029003bf 	.word	0x029003bf
  4014b8:	029d03bf 	.word	0x029d03bf
  4014bc:	02b401cc 	.word	0x02b401cc
  4014c0:	03bf0208 	.word	0x03bf0208
  4014c4:	03bf01e1 	.word	0x03bf01e1
  4014c8:	03bf007e 	.word	0x03bf007e
  4014cc:	020d03bf 	.word	0x020d03bf
  4014d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4014d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4014d4:	4240      	negs	r0, r0
  4014d6:	900d      	str	r0, [sp, #52]	; 0x34
  4014d8:	f04b 0b04 	orr.w	fp, fp, #4
  4014dc:	f89a 3000 	ldrb.w	r3, [sl]
  4014e0:	e794      	b.n	40140c <_svfprintf_r+0xb0>
  4014e2:	aa25      	add	r2, sp, #148	; 0x94
  4014e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4014e8:	f003 f854 	bl	404594 <__ssprint_r>
  4014ec:	b940      	cbnz	r0, 401500 <_svfprintf_r+0x1a4>
  4014ee:	46c8      	mov	r8, r9
  4014f0:	e779      	b.n	4013e6 <_svfprintf_r+0x8a>
  4014f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4014f4:	b123      	cbz	r3, 401500 <_svfprintf_r+0x1a4>
  4014f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4014f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014fa:	aa25      	add	r2, sp, #148	; 0x94
  4014fc:	f003 f84a 	bl	404594 <__ssprint_r>
  401500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401502:	899b      	ldrh	r3, [r3, #12]
  401504:	f013 0f40 	tst.w	r3, #64	; 0x40
  401508:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40150a:	bf18      	it	ne
  40150c:	f04f 33ff 	movne.w	r3, #4294967295
  401510:	9309      	str	r3, [sp, #36]	; 0x24
  401512:	9809      	ldr	r0, [sp, #36]	; 0x24
  401514:	b043      	add	sp, #268	; 0x10c
  401516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40151a:	f01b 0f20 	tst.w	fp, #32
  40151e:	9311      	str	r3, [sp, #68]	; 0x44
  401520:	f040 81dd 	bne.w	4018de <_svfprintf_r+0x582>
  401524:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401526:	f01b 0f10 	tst.w	fp, #16
  40152a:	4613      	mov	r3, r2
  40152c:	f040 856e 	bne.w	40200c <_svfprintf_r+0xcb0>
  401530:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401534:	f000 856a 	beq.w	40200c <_svfprintf_r+0xcb0>
  401538:	8814      	ldrh	r4, [r2, #0]
  40153a:	3204      	adds	r2, #4
  40153c:	2500      	movs	r5, #0
  40153e:	2301      	movs	r3, #1
  401540:	920f      	str	r2, [sp, #60]	; 0x3c
  401542:	2700      	movs	r7, #0
  401544:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401548:	990a      	ldr	r1, [sp, #40]	; 0x28
  40154a:	1c4a      	adds	r2, r1, #1
  40154c:	f000 8265 	beq.w	401a1a <_svfprintf_r+0x6be>
  401550:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401554:	9207      	str	r2, [sp, #28]
  401556:	ea54 0205 	orrs.w	r2, r4, r5
  40155a:	f040 8264 	bne.w	401a26 <_svfprintf_r+0x6ca>
  40155e:	2900      	cmp	r1, #0
  401560:	f040 843c 	bne.w	401ddc <_svfprintf_r+0xa80>
  401564:	2b00      	cmp	r3, #0
  401566:	f040 84d7 	bne.w	401f18 <_svfprintf_r+0xbbc>
  40156a:	f01b 0301 	ands.w	r3, fp, #1
  40156e:	930e      	str	r3, [sp, #56]	; 0x38
  401570:	f000 8604 	beq.w	40217c <_svfprintf_r+0xe20>
  401574:	ae42      	add	r6, sp, #264	; 0x108
  401576:	2330      	movs	r3, #48	; 0x30
  401578:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40157c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40157e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401580:	4293      	cmp	r3, r2
  401582:	bfb8      	it	lt
  401584:	4613      	movlt	r3, r2
  401586:	9308      	str	r3, [sp, #32]
  401588:	2300      	movs	r3, #0
  40158a:	9312      	str	r3, [sp, #72]	; 0x48
  40158c:	b117      	cbz	r7, 401594 <_svfprintf_r+0x238>
  40158e:	9b08      	ldr	r3, [sp, #32]
  401590:	3301      	adds	r3, #1
  401592:	9308      	str	r3, [sp, #32]
  401594:	9b07      	ldr	r3, [sp, #28]
  401596:	f013 0302 	ands.w	r3, r3, #2
  40159a:	9310      	str	r3, [sp, #64]	; 0x40
  40159c:	d002      	beq.n	4015a4 <_svfprintf_r+0x248>
  40159e:	9b08      	ldr	r3, [sp, #32]
  4015a0:	3302      	adds	r3, #2
  4015a2:	9308      	str	r3, [sp, #32]
  4015a4:	9b07      	ldr	r3, [sp, #28]
  4015a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4015aa:	f040 830e 	bne.w	401bca <_svfprintf_r+0x86e>
  4015ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4015b0:	9a08      	ldr	r2, [sp, #32]
  4015b2:	eba3 0b02 	sub.w	fp, r3, r2
  4015b6:	f1bb 0f00 	cmp.w	fp, #0
  4015ba:	f340 8306 	ble.w	401bca <_svfprintf_r+0x86e>
  4015be:	f1bb 0f10 	cmp.w	fp, #16
  4015c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4015c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4015c6:	dd29      	ble.n	40161c <_svfprintf_r+0x2c0>
  4015c8:	4643      	mov	r3, r8
  4015ca:	4621      	mov	r1, r4
  4015cc:	46a8      	mov	r8, r5
  4015ce:	2710      	movs	r7, #16
  4015d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4015d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4015d4:	e006      	b.n	4015e4 <_svfprintf_r+0x288>
  4015d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4015da:	f1bb 0f10 	cmp.w	fp, #16
  4015de:	f103 0308 	add.w	r3, r3, #8
  4015e2:	dd18      	ble.n	401616 <_svfprintf_r+0x2ba>
  4015e4:	3201      	adds	r2, #1
  4015e6:	48b7      	ldr	r0, [pc, #732]	; (4018c4 <_svfprintf_r+0x568>)
  4015e8:	9226      	str	r2, [sp, #152]	; 0x98
  4015ea:	3110      	adds	r1, #16
  4015ec:	2a07      	cmp	r2, #7
  4015ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4015f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4015f4:	ddef      	ble.n	4015d6 <_svfprintf_r+0x27a>
  4015f6:	aa25      	add	r2, sp, #148	; 0x94
  4015f8:	4629      	mov	r1, r5
  4015fa:	4620      	mov	r0, r4
  4015fc:	f002 ffca 	bl	404594 <__ssprint_r>
  401600:	2800      	cmp	r0, #0
  401602:	f47f af7d 	bne.w	401500 <_svfprintf_r+0x1a4>
  401606:	f1ab 0b10 	sub.w	fp, fp, #16
  40160a:	f1bb 0f10 	cmp.w	fp, #16
  40160e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401610:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401612:	464b      	mov	r3, r9
  401614:	dce6      	bgt.n	4015e4 <_svfprintf_r+0x288>
  401616:	4645      	mov	r5, r8
  401618:	460c      	mov	r4, r1
  40161a:	4698      	mov	r8, r3
  40161c:	3201      	adds	r2, #1
  40161e:	4ba9      	ldr	r3, [pc, #676]	; (4018c4 <_svfprintf_r+0x568>)
  401620:	9226      	str	r2, [sp, #152]	; 0x98
  401622:	445c      	add	r4, fp
  401624:	2a07      	cmp	r2, #7
  401626:	9427      	str	r4, [sp, #156]	; 0x9c
  401628:	e888 0808 	stmia.w	r8, {r3, fp}
  40162c:	f300 8498 	bgt.w	401f60 <_svfprintf_r+0xc04>
  401630:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401634:	f108 0808 	add.w	r8, r8, #8
  401638:	b177      	cbz	r7, 401658 <_svfprintf_r+0x2fc>
  40163a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40163c:	3301      	adds	r3, #1
  40163e:	3401      	adds	r4, #1
  401640:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401644:	2201      	movs	r2, #1
  401646:	2b07      	cmp	r3, #7
  401648:	9427      	str	r4, [sp, #156]	; 0x9c
  40164a:	9326      	str	r3, [sp, #152]	; 0x98
  40164c:	e888 0006 	stmia.w	r8, {r1, r2}
  401650:	f300 83db 	bgt.w	401e0a <_svfprintf_r+0xaae>
  401654:	f108 0808 	add.w	r8, r8, #8
  401658:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40165a:	b16b      	cbz	r3, 401678 <_svfprintf_r+0x31c>
  40165c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40165e:	3301      	adds	r3, #1
  401660:	3402      	adds	r4, #2
  401662:	a91e      	add	r1, sp, #120	; 0x78
  401664:	2202      	movs	r2, #2
  401666:	2b07      	cmp	r3, #7
  401668:	9427      	str	r4, [sp, #156]	; 0x9c
  40166a:	9326      	str	r3, [sp, #152]	; 0x98
  40166c:	e888 0006 	stmia.w	r8, {r1, r2}
  401670:	f300 83d6 	bgt.w	401e20 <_svfprintf_r+0xac4>
  401674:	f108 0808 	add.w	r8, r8, #8
  401678:	2d80      	cmp	r5, #128	; 0x80
  40167a:	f000 8315 	beq.w	401ca8 <_svfprintf_r+0x94c>
  40167e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401680:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401682:	1a9f      	subs	r7, r3, r2
  401684:	2f00      	cmp	r7, #0
  401686:	dd36      	ble.n	4016f6 <_svfprintf_r+0x39a>
  401688:	2f10      	cmp	r7, #16
  40168a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40168c:	4d8e      	ldr	r5, [pc, #568]	; (4018c8 <_svfprintf_r+0x56c>)
  40168e:	dd27      	ble.n	4016e0 <_svfprintf_r+0x384>
  401690:	4642      	mov	r2, r8
  401692:	4621      	mov	r1, r4
  401694:	46b0      	mov	r8, r6
  401696:	f04f 0b10 	mov.w	fp, #16
  40169a:	462e      	mov	r6, r5
  40169c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40169e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4016a0:	e004      	b.n	4016ac <_svfprintf_r+0x350>
  4016a2:	3f10      	subs	r7, #16
  4016a4:	2f10      	cmp	r7, #16
  4016a6:	f102 0208 	add.w	r2, r2, #8
  4016aa:	dd15      	ble.n	4016d8 <_svfprintf_r+0x37c>
  4016ac:	3301      	adds	r3, #1
  4016ae:	3110      	adds	r1, #16
  4016b0:	2b07      	cmp	r3, #7
  4016b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4016b4:	9326      	str	r3, [sp, #152]	; 0x98
  4016b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4016ba:	ddf2      	ble.n	4016a2 <_svfprintf_r+0x346>
  4016bc:	aa25      	add	r2, sp, #148	; 0x94
  4016be:	4629      	mov	r1, r5
  4016c0:	4620      	mov	r0, r4
  4016c2:	f002 ff67 	bl	404594 <__ssprint_r>
  4016c6:	2800      	cmp	r0, #0
  4016c8:	f47f af1a 	bne.w	401500 <_svfprintf_r+0x1a4>
  4016cc:	3f10      	subs	r7, #16
  4016ce:	2f10      	cmp	r7, #16
  4016d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4016d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4016d4:	464a      	mov	r2, r9
  4016d6:	dce9      	bgt.n	4016ac <_svfprintf_r+0x350>
  4016d8:	4635      	mov	r5, r6
  4016da:	460c      	mov	r4, r1
  4016dc:	4646      	mov	r6, r8
  4016de:	4690      	mov	r8, r2
  4016e0:	3301      	adds	r3, #1
  4016e2:	443c      	add	r4, r7
  4016e4:	2b07      	cmp	r3, #7
  4016e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4016e8:	9326      	str	r3, [sp, #152]	; 0x98
  4016ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4016ee:	f300 8381 	bgt.w	401df4 <_svfprintf_r+0xa98>
  4016f2:	f108 0808 	add.w	r8, r8, #8
  4016f6:	9b07      	ldr	r3, [sp, #28]
  4016f8:	05df      	lsls	r7, r3, #23
  4016fa:	f100 8268 	bmi.w	401bce <_svfprintf_r+0x872>
  4016fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401700:	990e      	ldr	r1, [sp, #56]	; 0x38
  401702:	f8c8 6000 	str.w	r6, [r8]
  401706:	3301      	adds	r3, #1
  401708:	440c      	add	r4, r1
  40170a:	2b07      	cmp	r3, #7
  40170c:	9427      	str	r4, [sp, #156]	; 0x9c
  40170e:	f8c8 1004 	str.w	r1, [r8, #4]
  401712:	9326      	str	r3, [sp, #152]	; 0x98
  401714:	f300 834d 	bgt.w	401db2 <_svfprintf_r+0xa56>
  401718:	f108 0808 	add.w	r8, r8, #8
  40171c:	9b07      	ldr	r3, [sp, #28]
  40171e:	075b      	lsls	r3, r3, #29
  401720:	d53a      	bpl.n	401798 <_svfprintf_r+0x43c>
  401722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401724:	9a08      	ldr	r2, [sp, #32]
  401726:	1a9d      	subs	r5, r3, r2
  401728:	2d00      	cmp	r5, #0
  40172a:	dd35      	ble.n	401798 <_svfprintf_r+0x43c>
  40172c:	2d10      	cmp	r5, #16
  40172e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401730:	dd20      	ble.n	401774 <_svfprintf_r+0x418>
  401732:	2610      	movs	r6, #16
  401734:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401736:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40173a:	e004      	b.n	401746 <_svfprintf_r+0x3ea>
  40173c:	3d10      	subs	r5, #16
  40173e:	2d10      	cmp	r5, #16
  401740:	f108 0808 	add.w	r8, r8, #8
  401744:	dd16      	ble.n	401774 <_svfprintf_r+0x418>
  401746:	3301      	adds	r3, #1
  401748:	4a5e      	ldr	r2, [pc, #376]	; (4018c4 <_svfprintf_r+0x568>)
  40174a:	9326      	str	r3, [sp, #152]	; 0x98
  40174c:	3410      	adds	r4, #16
  40174e:	2b07      	cmp	r3, #7
  401750:	9427      	str	r4, [sp, #156]	; 0x9c
  401752:	e888 0044 	stmia.w	r8, {r2, r6}
  401756:	ddf1      	ble.n	40173c <_svfprintf_r+0x3e0>
  401758:	aa25      	add	r2, sp, #148	; 0x94
  40175a:	4659      	mov	r1, fp
  40175c:	4638      	mov	r0, r7
  40175e:	f002 ff19 	bl	404594 <__ssprint_r>
  401762:	2800      	cmp	r0, #0
  401764:	f47f aecc 	bne.w	401500 <_svfprintf_r+0x1a4>
  401768:	3d10      	subs	r5, #16
  40176a:	2d10      	cmp	r5, #16
  40176c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40176e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401770:	46c8      	mov	r8, r9
  401772:	dce8      	bgt.n	401746 <_svfprintf_r+0x3ea>
  401774:	3301      	adds	r3, #1
  401776:	4a53      	ldr	r2, [pc, #332]	; (4018c4 <_svfprintf_r+0x568>)
  401778:	9326      	str	r3, [sp, #152]	; 0x98
  40177a:	442c      	add	r4, r5
  40177c:	2b07      	cmp	r3, #7
  40177e:	9427      	str	r4, [sp, #156]	; 0x9c
  401780:	e888 0024 	stmia.w	r8, {r2, r5}
  401784:	dd08      	ble.n	401798 <_svfprintf_r+0x43c>
  401786:	aa25      	add	r2, sp, #148	; 0x94
  401788:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40178a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40178c:	f002 ff02 	bl	404594 <__ssprint_r>
  401790:	2800      	cmp	r0, #0
  401792:	f47f aeb5 	bne.w	401500 <_svfprintf_r+0x1a4>
  401796:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401798:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40179a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40179c:	9908      	ldr	r1, [sp, #32]
  40179e:	428a      	cmp	r2, r1
  4017a0:	bfac      	ite	ge
  4017a2:	189b      	addge	r3, r3, r2
  4017a4:	185b      	addlt	r3, r3, r1
  4017a6:	9309      	str	r3, [sp, #36]	; 0x24
  4017a8:	2c00      	cmp	r4, #0
  4017aa:	f040 830d 	bne.w	401dc8 <_svfprintf_r+0xa6c>
  4017ae:	2300      	movs	r3, #0
  4017b0:	9326      	str	r3, [sp, #152]	; 0x98
  4017b2:	46c8      	mov	r8, r9
  4017b4:	e5f9      	b.n	4013aa <_svfprintf_r+0x4e>
  4017b6:	9311      	str	r3, [sp, #68]	; 0x44
  4017b8:	f01b 0320 	ands.w	r3, fp, #32
  4017bc:	f040 81e3 	bne.w	401b86 <_svfprintf_r+0x82a>
  4017c0:	f01b 0210 	ands.w	r2, fp, #16
  4017c4:	f040 842e 	bne.w	402024 <_svfprintf_r+0xcc8>
  4017c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4017cc:	f000 842a 	beq.w	402024 <_svfprintf_r+0xcc8>
  4017d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4017d2:	4613      	mov	r3, r2
  4017d4:	460a      	mov	r2, r1
  4017d6:	3204      	adds	r2, #4
  4017d8:	880c      	ldrh	r4, [r1, #0]
  4017da:	920f      	str	r2, [sp, #60]	; 0x3c
  4017dc:	2500      	movs	r5, #0
  4017de:	e6b0      	b.n	401542 <_svfprintf_r+0x1e6>
  4017e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4017e2:	9311      	str	r3, [sp, #68]	; 0x44
  4017e4:	6816      	ldr	r6, [r2, #0]
  4017e6:	2400      	movs	r4, #0
  4017e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4017ec:	1d15      	adds	r5, r2, #4
  4017ee:	2e00      	cmp	r6, #0
  4017f0:	f000 86a7 	beq.w	402542 <_svfprintf_r+0x11e6>
  4017f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4017f6:	1c53      	adds	r3, r2, #1
  4017f8:	f000 8609 	beq.w	40240e <_svfprintf_r+0x10b2>
  4017fc:	4621      	mov	r1, r4
  4017fe:	4630      	mov	r0, r6
  401800:	f002 fac6 	bl	403d90 <memchr>
  401804:	2800      	cmp	r0, #0
  401806:	f000 86e1 	beq.w	4025cc <_svfprintf_r+0x1270>
  40180a:	1b83      	subs	r3, r0, r6
  40180c:	930e      	str	r3, [sp, #56]	; 0x38
  40180e:	940a      	str	r4, [sp, #40]	; 0x28
  401810:	950f      	str	r5, [sp, #60]	; 0x3c
  401812:	f8cd b01c 	str.w	fp, [sp, #28]
  401816:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40181a:	9308      	str	r3, [sp, #32]
  40181c:	9412      	str	r4, [sp, #72]	; 0x48
  40181e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401822:	e6b3      	b.n	40158c <_svfprintf_r+0x230>
  401824:	f89a 3000 	ldrb.w	r3, [sl]
  401828:	2201      	movs	r2, #1
  40182a:	212b      	movs	r1, #43	; 0x2b
  40182c:	e5ee      	b.n	40140c <_svfprintf_r+0xb0>
  40182e:	f04b 0b20 	orr.w	fp, fp, #32
  401832:	f89a 3000 	ldrb.w	r3, [sl]
  401836:	e5e9      	b.n	40140c <_svfprintf_r+0xb0>
  401838:	9311      	str	r3, [sp, #68]	; 0x44
  40183a:	2a00      	cmp	r2, #0
  40183c:	f040 8795 	bne.w	40276a <_svfprintf_r+0x140e>
  401840:	4b22      	ldr	r3, [pc, #136]	; (4018cc <_svfprintf_r+0x570>)
  401842:	9318      	str	r3, [sp, #96]	; 0x60
  401844:	f01b 0f20 	tst.w	fp, #32
  401848:	f040 8111 	bne.w	401a6e <_svfprintf_r+0x712>
  40184c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40184e:	f01b 0f10 	tst.w	fp, #16
  401852:	4613      	mov	r3, r2
  401854:	f040 83e1 	bne.w	40201a <_svfprintf_r+0xcbe>
  401858:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40185c:	f000 83dd 	beq.w	40201a <_svfprintf_r+0xcbe>
  401860:	3304      	adds	r3, #4
  401862:	8814      	ldrh	r4, [r2, #0]
  401864:	930f      	str	r3, [sp, #60]	; 0x3c
  401866:	2500      	movs	r5, #0
  401868:	f01b 0f01 	tst.w	fp, #1
  40186c:	f000 810c 	beq.w	401a88 <_svfprintf_r+0x72c>
  401870:	ea54 0305 	orrs.w	r3, r4, r5
  401874:	f000 8108 	beq.w	401a88 <_svfprintf_r+0x72c>
  401878:	2330      	movs	r3, #48	; 0x30
  40187a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40187e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401882:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401886:	f04b 0b02 	orr.w	fp, fp, #2
  40188a:	2302      	movs	r3, #2
  40188c:	e659      	b.n	401542 <_svfprintf_r+0x1e6>
  40188e:	f89a 3000 	ldrb.w	r3, [sl]
  401892:	2900      	cmp	r1, #0
  401894:	f47f adba 	bne.w	40140c <_svfprintf_r+0xb0>
  401898:	2201      	movs	r2, #1
  40189a:	2120      	movs	r1, #32
  40189c:	e5b6      	b.n	40140c <_svfprintf_r+0xb0>
  40189e:	f04b 0b01 	orr.w	fp, fp, #1
  4018a2:	f89a 3000 	ldrb.w	r3, [sl]
  4018a6:	e5b1      	b.n	40140c <_svfprintf_r+0xb0>
  4018a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4018aa:	6823      	ldr	r3, [r4, #0]
  4018ac:	930d      	str	r3, [sp, #52]	; 0x34
  4018ae:	4618      	mov	r0, r3
  4018b0:	2800      	cmp	r0, #0
  4018b2:	4623      	mov	r3, r4
  4018b4:	f103 0304 	add.w	r3, r3, #4
  4018b8:	f6ff ae0a 	blt.w	4014d0 <_svfprintf_r+0x174>
  4018bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4018be:	f89a 3000 	ldrb.w	r3, [sl]
  4018c2:	e5a3      	b.n	40140c <_svfprintf_r+0xb0>
  4018c4:	00405ba4 	.word	0x00405ba4
  4018c8:	00405bb4 	.word	0x00405bb4
  4018cc:	00405b84 	.word	0x00405b84
  4018d0:	f04b 0b10 	orr.w	fp, fp, #16
  4018d4:	f01b 0f20 	tst.w	fp, #32
  4018d8:	9311      	str	r3, [sp, #68]	; 0x44
  4018da:	f43f ae23 	beq.w	401524 <_svfprintf_r+0x1c8>
  4018de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4018e0:	3507      	adds	r5, #7
  4018e2:	f025 0307 	bic.w	r3, r5, #7
  4018e6:	f103 0208 	add.w	r2, r3, #8
  4018ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4018ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4018f0:	2301      	movs	r3, #1
  4018f2:	e626      	b.n	401542 <_svfprintf_r+0x1e6>
  4018f4:	f89a 3000 	ldrb.w	r3, [sl]
  4018f8:	2b2a      	cmp	r3, #42	; 0x2a
  4018fa:	f10a 0401 	add.w	r4, sl, #1
  4018fe:	f000 8727 	beq.w	402750 <_svfprintf_r+0x13f4>
  401902:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401906:	2809      	cmp	r0, #9
  401908:	46a2      	mov	sl, r4
  40190a:	f200 86ad 	bhi.w	402668 <_svfprintf_r+0x130c>
  40190e:	2300      	movs	r3, #0
  401910:	461c      	mov	r4, r3
  401912:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401916:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40191a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40191e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401922:	2809      	cmp	r0, #9
  401924:	d9f5      	bls.n	401912 <_svfprintf_r+0x5b6>
  401926:	940a      	str	r4, [sp, #40]	; 0x28
  401928:	e572      	b.n	401410 <_svfprintf_r+0xb4>
  40192a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40192e:	f89a 3000 	ldrb.w	r3, [sl]
  401932:	e56b      	b.n	40140c <_svfprintf_r+0xb0>
  401934:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401938:	f89a 3000 	ldrb.w	r3, [sl]
  40193c:	e566      	b.n	40140c <_svfprintf_r+0xb0>
  40193e:	f89a 3000 	ldrb.w	r3, [sl]
  401942:	2b6c      	cmp	r3, #108	; 0x6c
  401944:	bf03      	ittte	eq
  401946:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40194a:	f04b 0b20 	orreq.w	fp, fp, #32
  40194e:	f10a 0a01 	addeq.w	sl, sl, #1
  401952:	f04b 0b10 	orrne.w	fp, fp, #16
  401956:	e559      	b.n	40140c <_svfprintf_r+0xb0>
  401958:	2a00      	cmp	r2, #0
  40195a:	f040 8711 	bne.w	402780 <_svfprintf_r+0x1424>
  40195e:	f01b 0f20 	tst.w	fp, #32
  401962:	f040 84f9 	bne.w	402358 <_svfprintf_r+0xffc>
  401966:	f01b 0f10 	tst.w	fp, #16
  40196a:	f040 84ac 	bne.w	4022c6 <_svfprintf_r+0xf6a>
  40196e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401972:	f000 84a8 	beq.w	4022c6 <_svfprintf_r+0xf6a>
  401976:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401978:	6813      	ldr	r3, [r2, #0]
  40197a:	3204      	adds	r2, #4
  40197c:	920f      	str	r2, [sp, #60]	; 0x3c
  40197e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401982:	801a      	strh	r2, [r3, #0]
  401984:	e511      	b.n	4013aa <_svfprintf_r+0x4e>
  401986:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401988:	4bb3      	ldr	r3, [pc, #716]	; (401c58 <_svfprintf_r+0x8fc>)
  40198a:	680c      	ldr	r4, [r1, #0]
  40198c:	9318      	str	r3, [sp, #96]	; 0x60
  40198e:	2230      	movs	r2, #48	; 0x30
  401990:	2378      	movs	r3, #120	; 0x78
  401992:	3104      	adds	r1, #4
  401994:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401998:	9311      	str	r3, [sp, #68]	; 0x44
  40199a:	f04b 0b02 	orr.w	fp, fp, #2
  40199e:	910f      	str	r1, [sp, #60]	; 0x3c
  4019a0:	2500      	movs	r5, #0
  4019a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4019a6:	2302      	movs	r3, #2
  4019a8:	e5cb      	b.n	401542 <_svfprintf_r+0x1e6>
  4019aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4019ac:	9311      	str	r3, [sp, #68]	; 0x44
  4019ae:	680a      	ldr	r2, [r1, #0]
  4019b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4019b4:	2300      	movs	r3, #0
  4019b6:	460a      	mov	r2, r1
  4019b8:	461f      	mov	r7, r3
  4019ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4019be:	3204      	adds	r2, #4
  4019c0:	2301      	movs	r3, #1
  4019c2:	9308      	str	r3, [sp, #32]
  4019c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4019c8:	970a      	str	r7, [sp, #40]	; 0x28
  4019ca:	9712      	str	r7, [sp, #72]	; 0x48
  4019cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4019ce:	930e      	str	r3, [sp, #56]	; 0x38
  4019d0:	ae28      	add	r6, sp, #160	; 0xa0
  4019d2:	e5df      	b.n	401594 <_svfprintf_r+0x238>
  4019d4:	9311      	str	r3, [sp, #68]	; 0x44
  4019d6:	2a00      	cmp	r2, #0
  4019d8:	f040 86ea 	bne.w	4027b0 <_svfprintf_r+0x1454>
  4019dc:	f01b 0f20 	tst.w	fp, #32
  4019e0:	d15d      	bne.n	401a9e <_svfprintf_r+0x742>
  4019e2:	f01b 0f10 	tst.w	fp, #16
  4019e6:	f040 8308 	bne.w	401ffa <_svfprintf_r+0xc9e>
  4019ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4019ee:	f000 8304 	beq.w	401ffa <_svfprintf_r+0xc9e>
  4019f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4019f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4019f8:	3104      	adds	r1, #4
  4019fa:	17e5      	asrs	r5, r4, #31
  4019fc:	4622      	mov	r2, r4
  4019fe:	462b      	mov	r3, r5
  401a00:	910f      	str	r1, [sp, #60]	; 0x3c
  401a02:	2a00      	cmp	r2, #0
  401a04:	f173 0300 	sbcs.w	r3, r3, #0
  401a08:	db58      	blt.n	401abc <_svfprintf_r+0x760>
  401a0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  401a0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401a10:	1c4a      	adds	r2, r1, #1
  401a12:	f04f 0301 	mov.w	r3, #1
  401a16:	f47f ad9b 	bne.w	401550 <_svfprintf_r+0x1f4>
  401a1a:	ea54 0205 	orrs.w	r2, r4, r5
  401a1e:	f000 81df 	beq.w	401de0 <_svfprintf_r+0xa84>
  401a22:	f8cd b01c 	str.w	fp, [sp, #28]
  401a26:	2b01      	cmp	r3, #1
  401a28:	f000 827b 	beq.w	401f22 <_svfprintf_r+0xbc6>
  401a2c:	2b02      	cmp	r3, #2
  401a2e:	f040 8206 	bne.w	401e3e <_svfprintf_r+0xae2>
  401a32:	9818      	ldr	r0, [sp, #96]	; 0x60
  401a34:	464e      	mov	r6, r9
  401a36:	0923      	lsrs	r3, r4, #4
  401a38:	f004 010f 	and.w	r1, r4, #15
  401a3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401a40:	092a      	lsrs	r2, r5, #4
  401a42:	461c      	mov	r4, r3
  401a44:	4615      	mov	r5, r2
  401a46:	5c43      	ldrb	r3, [r0, r1]
  401a48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401a4c:	ea54 0305 	orrs.w	r3, r4, r5
  401a50:	d1f1      	bne.n	401a36 <_svfprintf_r+0x6da>
  401a52:	eba9 0306 	sub.w	r3, r9, r6
  401a56:	930e      	str	r3, [sp, #56]	; 0x38
  401a58:	e590      	b.n	40157c <_svfprintf_r+0x220>
  401a5a:	9311      	str	r3, [sp, #68]	; 0x44
  401a5c:	2a00      	cmp	r2, #0
  401a5e:	f040 86a3 	bne.w	4027a8 <_svfprintf_r+0x144c>
  401a62:	4b7e      	ldr	r3, [pc, #504]	; (401c5c <_svfprintf_r+0x900>)
  401a64:	9318      	str	r3, [sp, #96]	; 0x60
  401a66:	f01b 0f20 	tst.w	fp, #32
  401a6a:	f43f aeef 	beq.w	40184c <_svfprintf_r+0x4f0>
  401a6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401a70:	3507      	adds	r5, #7
  401a72:	f025 0307 	bic.w	r3, r5, #7
  401a76:	f103 0208 	add.w	r2, r3, #8
  401a7a:	f01b 0f01 	tst.w	fp, #1
  401a7e:	920f      	str	r2, [sp, #60]	; 0x3c
  401a80:	e9d3 4500 	ldrd	r4, r5, [r3]
  401a84:	f47f aef4 	bne.w	401870 <_svfprintf_r+0x514>
  401a88:	2302      	movs	r3, #2
  401a8a:	e55a      	b.n	401542 <_svfprintf_r+0x1e6>
  401a8c:	9311      	str	r3, [sp, #68]	; 0x44
  401a8e:	2a00      	cmp	r2, #0
  401a90:	f040 8686 	bne.w	4027a0 <_svfprintf_r+0x1444>
  401a94:	f04b 0b10 	orr.w	fp, fp, #16
  401a98:	f01b 0f20 	tst.w	fp, #32
  401a9c:	d0a1      	beq.n	4019e2 <_svfprintf_r+0x686>
  401a9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401aa0:	3507      	adds	r5, #7
  401aa2:	f025 0507 	bic.w	r5, r5, #7
  401aa6:	e9d5 2300 	ldrd	r2, r3, [r5]
  401aaa:	2a00      	cmp	r2, #0
  401aac:	f105 0108 	add.w	r1, r5, #8
  401ab0:	461d      	mov	r5, r3
  401ab2:	f173 0300 	sbcs.w	r3, r3, #0
  401ab6:	910f      	str	r1, [sp, #60]	; 0x3c
  401ab8:	4614      	mov	r4, r2
  401aba:	daa6      	bge.n	401a0a <_svfprintf_r+0x6ae>
  401abc:	272d      	movs	r7, #45	; 0x2d
  401abe:	4264      	negs	r4, r4
  401ac0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401ac4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401ac8:	2301      	movs	r3, #1
  401aca:	e53d      	b.n	401548 <_svfprintf_r+0x1ec>
  401acc:	9311      	str	r3, [sp, #68]	; 0x44
  401ace:	2a00      	cmp	r2, #0
  401ad0:	f040 8662 	bne.w	402798 <_svfprintf_r+0x143c>
  401ad4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ad6:	3507      	adds	r5, #7
  401ad8:	f025 0307 	bic.w	r3, r5, #7
  401adc:	f103 0208 	add.w	r2, r3, #8
  401ae0:	920f      	str	r2, [sp, #60]	; 0x3c
  401ae2:	681a      	ldr	r2, [r3, #0]
  401ae4:	9215      	str	r2, [sp, #84]	; 0x54
  401ae6:	685b      	ldr	r3, [r3, #4]
  401ae8:	9314      	str	r3, [sp, #80]	; 0x50
  401aea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401aec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401aee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401af2:	4628      	mov	r0, r5
  401af4:	4621      	mov	r1, r4
  401af6:	f04f 32ff 	mov.w	r2, #4294967295
  401afa:	4b59      	ldr	r3, [pc, #356]	; (401c60 <_svfprintf_r+0x904>)
  401afc:	f003 fe10 	bl	405720 <__aeabi_dcmpun>
  401b00:	2800      	cmp	r0, #0
  401b02:	f040 834a 	bne.w	40219a <_svfprintf_r+0xe3e>
  401b06:	4628      	mov	r0, r5
  401b08:	4621      	mov	r1, r4
  401b0a:	f04f 32ff 	mov.w	r2, #4294967295
  401b0e:	4b54      	ldr	r3, [pc, #336]	; (401c60 <_svfprintf_r+0x904>)
  401b10:	f003 fde8 	bl	4056e4 <__aeabi_dcmple>
  401b14:	2800      	cmp	r0, #0
  401b16:	f040 8340 	bne.w	40219a <_svfprintf_r+0xe3e>
  401b1a:	a815      	add	r0, sp, #84	; 0x54
  401b1c:	c80d      	ldmia	r0, {r0, r2, r3}
  401b1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  401b20:	f003 fdd6 	bl	4056d0 <__aeabi_dcmplt>
  401b24:	2800      	cmp	r0, #0
  401b26:	f040 8530 	bne.w	40258a <_svfprintf_r+0x122e>
  401b2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401b2e:	4e4d      	ldr	r6, [pc, #308]	; (401c64 <_svfprintf_r+0x908>)
  401b30:	4b4d      	ldr	r3, [pc, #308]	; (401c68 <_svfprintf_r+0x90c>)
  401b32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401b36:	9007      	str	r0, [sp, #28]
  401b38:	9811      	ldr	r0, [sp, #68]	; 0x44
  401b3a:	2203      	movs	r2, #3
  401b3c:	2100      	movs	r1, #0
  401b3e:	9208      	str	r2, [sp, #32]
  401b40:	910a      	str	r1, [sp, #40]	; 0x28
  401b42:	2847      	cmp	r0, #71	; 0x47
  401b44:	bfd8      	it	le
  401b46:	461e      	movle	r6, r3
  401b48:	920e      	str	r2, [sp, #56]	; 0x38
  401b4a:	9112      	str	r1, [sp, #72]	; 0x48
  401b4c:	e51e      	b.n	40158c <_svfprintf_r+0x230>
  401b4e:	f04b 0b08 	orr.w	fp, fp, #8
  401b52:	f89a 3000 	ldrb.w	r3, [sl]
  401b56:	e459      	b.n	40140c <_svfprintf_r+0xb0>
  401b58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401b5c:	2300      	movs	r3, #0
  401b5e:	461c      	mov	r4, r3
  401b60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401b64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401b68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401b6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401b70:	2809      	cmp	r0, #9
  401b72:	d9f5      	bls.n	401b60 <_svfprintf_r+0x804>
  401b74:	940d      	str	r4, [sp, #52]	; 0x34
  401b76:	e44b      	b.n	401410 <_svfprintf_r+0xb4>
  401b78:	f04b 0b10 	orr.w	fp, fp, #16
  401b7c:	9311      	str	r3, [sp, #68]	; 0x44
  401b7e:	f01b 0320 	ands.w	r3, fp, #32
  401b82:	f43f ae1d 	beq.w	4017c0 <_svfprintf_r+0x464>
  401b86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401b88:	3507      	adds	r5, #7
  401b8a:	f025 0307 	bic.w	r3, r5, #7
  401b8e:	f103 0208 	add.w	r2, r3, #8
  401b92:	e9d3 4500 	ldrd	r4, r5, [r3]
  401b96:	920f      	str	r2, [sp, #60]	; 0x3c
  401b98:	2300      	movs	r3, #0
  401b9a:	e4d2      	b.n	401542 <_svfprintf_r+0x1e6>
  401b9c:	9311      	str	r3, [sp, #68]	; 0x44
  401b9e:	2a00      	cmp	r2, #0
  401ba0:	f040 85e7 	bne.w	402772 <_svfprintf_r+0x1416>
  401ba4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ba6:	2a00      	cmp	r2, #0
  401ba8:	f43f aca3 	beq.w	4014f2 <_svfprintf_r+0x196>
  401bac:	2300      	movs	r3, #0
  401bae:	2101      	movs	r1, #1
  401bb0:	461f      	mov	r7, r3
  401bb2:	9108      	str	r1, [sp, #32]
  401bb4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401bb8:	f8cd b01c 	str.w	fp, [sp, #28]
  401bbc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401bc0:	930a      	str	r3, [sp, #40]	; 0x28
  401bc2:	9312      	str	r3, [sp, #72]	; 0x48
  401bc4:	910e      	str	r1, [sp, #56]	; 0x38
  401bc6:	ae28      	add	r6, sp, #160	; 0xa0
  401bc8:	e4e4      	b.n	401594 <_svfprintf_r+0x238>
  401bca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401bcc:	e534      	b.n	401638 <_svfprintf_r+0x2dc>
  401bce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401bd0:	2b65      	cmp	r3, #101	; 0x65
  401bd2:	f340 80a7 	ble.w	401d24 <_svfprintf_r+0x9c8>
  401bd6:	a815      	add	r0, sp, #84	; 0x54
  401bd8:	c80d      	ldmia	r0, {r0, r2, r3}
  401bda:	9914      	ldr	r1, [sp, #80]	; 0x50
  401bdc:	f003 fd6e 	bl	4056bc <__aeabi_dcmpeq>
  401be0:	2800      	cmp	r0, #0
  401be2:	f000 8150 	beq.w	401e86 <_svfprintf_r+0xb2a>
  401be6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401be8:	4a20      	ldr	r2, [pc, #128]	; (401c6c <_svfprintf_r+0x910>)
  401bea:	f8c8 2000 	str.w	r2, [r8]
  401bee:	3301      	adds	r3, #1
  401bf0:	3401      	adds	r4, #1
  401bf2:	2201      	movs	r2, #1
  401bf4:	2b07      	cmp	r3, #7
  401bf6:	9427      	str	r4, [sp, #156]	; 0x9c
  401bf8:	9326      	str	r3, [sp, #152]	; 0x98
  401bfa:	f8c8 2004 	str.w	r2, [r8, #4]
  401bfe:	f300 836a 	bgt.w	4022d6 <_svfprintf_r+0xf7a>
  401c02:	f108 0808 	add.w	r8, r8, #8
  401c06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401c08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401c0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c0c:	4293      	cmp	r3, r2
  401c0e:	db03      	blt.n	401c18 <_svfprintf_r+0x8bc>
  401c10:	9b07      	ldr	r3, [sp, #28]
  401c12:	07dd      	lsls	r5, r3, #31
  401c14:	f57f ad82 	bpl.w	40171c <_svfprintf_r+0x3c0>
  401c18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  401c1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401c1e:	f8c8 2000 	str.w	r2, [r8]
  401c22:	3301      	adds	r3, #1
  401c24:	440c      	add	r4, r1
  401c26:	2b07      	cmp	r3, #7
  401c28:	f8c8 1004 	str.w	r1, [r8, #4]
  401c2c:	9427      	str	r4, [sp, #156]	; 0x9c
  401c2e:	9326      	str	r3, [sp, #152]	; 0x98
  401c30:	f300 839e 	bgt.w	402370 <_svfprintf_r+0x1014>
  401c34:	f108 0808 	add.w	r8, r8, #8
  401c38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401c3a:	1e5e      	subs	r6, r3, #1
  401c3c:	2e00      	cmp	r6, #0
  401c3e:	f77f ad6d 	ble.w	40171c <_svfprintf_r+0x3c0>
  401c42:	2e10      	cmp	r6, #16
  401c44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c46:	4d0a      	ldr	r5, [pc, #40]	; (401c70 <_svfprintf_r+0x914>)
  401c48:	f340 81f5 	ble.w	402036 <_svfprintf_r+0xcda>
  401c4c:	4622      	mov	r2, r4
  401c4e:	2710      	movs	r7, #16
  401c50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401c54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401c56:	e013      	b.n	401c80 <_svfprintf_r+0x924>
  401c58:	00405b84 	.word	0x00405b84
  401c5c:	00405b70 	.word	0x00405b70
  401c60:	7fefffff 	.word	0x7fefffff
  401c64:	00405b64 	.word	0x00405b64
  401c68:	00405b60 	.word	0x00405b60
  401c6c:	00405ba0 	.word	0x00405ba0
  401c70:	00405bb4 	.word	0x00405bb4
  401c74:	f108 0808 	add.w	r8, r8, #8
  401c78:	3e10      	subs	r6, #16
  401c7a:	2e10      	cmp	r6, #16
  401c7c:	f340 81da 	ble.w	402034 <_svfprintf_r+0xcd8>
  401c80:	3301      	adds	r3, #1
  401c82:	3210      	adds	r2, #16
  401c84:	2b07      	cmp	r3, #7
  401c86:	9227      	str	r2, [sp, #156]	; 0x9c
  401c88:	9326      	str	r3, [sp, #152]	; 0x98
  401c8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  401c8e:	ddf1      	ble.n	401c74 <_svfprintf_r+0x918>
  401c90:	aa25      	add	r2, sp, #148	; 0x94
  401c92:	4621      	mov	r1, r4
  401c94:	4658      	mov	r0, fp
  401c96:	f002 fc7d 	bl	404594 <__ssprint_r>
  401c9a:	2800      	cmp	r0, #0
  401c9c:	f47f ac30 	bne.w	401500 <_svfprintf_r+0x1a4>
  401ca0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401ca2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ca4:	46c8      	mov	r8, r9
  401ca6:	e7e7      	b.n	401c78 <_svfprintf_r+0x91c>
  401ca8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401caa:	9a08      	ldr	r2, [sp, #32]
  401cac:	1a9f      	subs	r7, r3, r2
  401cae:	2f00      	cmp	r7, #0
  401cb0:	f77f ace5 	ble.w	40167e <_svfprintf_r+0x322>
  401cb4:	2f10      	cmp	r7, #16
  401cb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401cb8:	4db6      	ldr	r5, [pc, #728]	; (401f94 <_svfprintf_r+0xc38>)
  401cba:	dd27      	ble.n	401d0c <_svfprintf_r+0x9b0>
  401cbc:	4642      	mov	r2, r8
  401cbe:	4621      	mov	r1, r4
  401cc0:	46b0      	mov	r8, r6
  401cc2:	f04f 0b10 	mov.w	fp, #16
  401cc6:	462e      	mov	r6, r5
  401cc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401cca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401ccc:	e004      	b.n	401cd8 <_svfprintf_r+0x97c>
  401cce:	3f10      	subs	r7, #16
  401cd0:	2f10      	cmp	r7, #16
  401cd2:	f102 0208 	add.w	r2, r2, #8
  401cd6:	dd15      	ble.n	401d04 <_svfprintf_r+0x9a8>
  401cd8:	3301      	adds	r3, #1
  401cda:	3110      	adds	r1, #16
  401cdc:	2b07      	cmp	r3, #7
  401cde:	9127      	str	r1, [sp, #156]	; 0x9c
  401ce0:	9326      	str	r3, [sp, #152]	; 0x98
  401ce2:	e882 0840 	stmia.w	r2, {r6, fp}
  401ce6:	ddf2      	ble.n	401cce <_svfprintf_r+0x972>
  401ce8:	aa25      	add	r2, sp, #148	; 0x94
  401cea:	4629      	mov	r1, r5
  401cec:	4620      	mov	r0, r4
  401cee:	f002 fc51 	bl	404594 <__ssprint_r>
  401cf2:	2800      	cmp	r0, #0
  401cf4:	f47f ac04 	bne.w	401500 <_svfprintf_r+0x1a4>
  401cf8:	3f10      	subs	r7, #16
  401cfa:	2f10      	cmp	r7, #16
  401cfc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401cfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d00:	464a      	mov	r2, r9
  401d02:	dce9      	bgt.n	401cd8 <_svfprintf_r+0x97c>
  401d04:	4635      	mov	r5, r6
  401d06:	460c      	mov	r4, r1
  401d08:	4646      	mov	r6, r8
  401d0a:	4690      	mov	r8, r2
  401d0c:	3301      	adds	r3, #1
  401d0e:	443c      	add	r4, r7
  401d10:	2b07      	cmp	r3, #7
  401d12:	9427      	str	r4, [sp, #156]	; 0x9c
  401d14:	9326      	str	r3, [sp, #152]	; 0x98
  401d16:	e888 00a0 	stmia.w	r8, {r5, r7}
  401d1a:	f300 8232 	bgt.w	402182 <_svfprintf_r+0xe26>
  401d1e:	f108 0808 	add.w	r8, r8, #8
  401d22:	e4ac      	b.n	40167e <_svfprintf_r+0x322>
  401d24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401d26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401d28:	2b01      	cmp	r3, #1
  401d2a:	f340 81fe 	ble.w	40212a <_svfprintf_r+0xdce>
  401d2e:	3701      	adds	r7, #1
  401d30:	3401      	adds	r4, #1
  401d32:	2301      	movs	r3, #1
  401d34:	2f07      	cmp	r7, #7
  401d36:	9427      	str	r4, [sp, #156]	; 0x9c
  401d38:	9726      	str	r7, [sp, #152]	; 0x98
  401d3a:	f8c8 6000 	str.w	r6, [r8]
  401d3e:	f8c8 3004 	str.w	r3, [r8, #4]
  401d42:	f300 8203 	bgt.w	40214c <_svfprintf_r+0xdf0>
  401d46:	f108 0808 	add.w	r8, r8, #8
  401d4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401d4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  401d4e:	f8c8 3000 	str.w	r3, [r8]
  401d52:	3701      	adds	r7, #1
  401d54:	4414      	add	r4, r2
  401d56:	2f07      	cmp	r7, #7
  401d58:	9427      	str	r4, [sp, #156]	; 0x9c
  401d5a:	9726      	str	r7, [sp, #152]	; 0x98
  401d5c:	f8c8 2004 	str.w	r2, [r8, #4]
  401d60:	f300 8200 	bgt.w	402164 <_svfprintf_r+0xe08>
  401d64:	f108 0808 	add.w	r8, r8, #8
  401d68:	a815      	add	r0, sp, #84	; 0x54
  401d6a:	c80d      	ldmia	r0, {r0, r2, r3}
  401d6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  401d6e:	f003 fca5 	bl	4056bc <__aeabi_dcmpeq>
  401d72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401d74:	2800      	cmp	r0, #0
  401d76:	f040 8101 	bne.w	401f7c <_svfprintf_r+0xc20>
  401d7a:	3b01      	subs	r3, #1
  401d7c:	3701      	adds	r7, #1
  401d7e:	3601      	adds	r6, #1
  401d80:	441c      	add	r4, r3
  401d82:	2f07      	cmp	r7, #7
  401d84:	9726      	str	r7, [sp, #152]	; 0x98
  401d86:	9427      	str	r4, [sp, #156]	; 0x9c
  401d88:	f8c8 6000 	str.w	r6, [r8]
  401d8c:	f8c8 3004 	str.w	r3, [r8, #4]
  401d90:	f300 8127 	bgt.w	401fe2 <_svfprintf_r+0xc86>
  401d94:	f108 0808 	add.w	r8, r8, #8
  401d98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  401d9a:	f8c8 2004 	str.w	r2, [r8, #4]
  401d9e:	3701      	adds	r7, #1
  401da0:	4414      	add	r4, r2
  401da2:	ab21      	add	r3, sp, #132	; 0x84
  401da4:	2f07      	cmp	r7, #7
  401da6:	9427      	str	r4, [sp, #156]	; 0x9c
  401da8:	9726      	str	r7, [sp, #152]	; 0x98
  401daa:	f8c8 3000 	str.w	r3, [r8]
  401dae:	f77f acb3 	ble.w	401718 <_svfprintf_r+0x3bc>
  401db2:	aa25      	add	r2, sp, #148	; 0x94
  401db4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401db6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401db8:	f002 fbec 	bl	404594 <__ssprint_r>
  401dbc:	2800      	cmp	r0, #0
  401dbe:	f47f ab9f 	bne.w	401500 <_svfprintf_r+0x1a4>
  401dc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401dc4:	46c8      	mov	r8, r9
  401dc6:	e4a9      	b.n	40171c <_svfprintf_r+0x3c0>
  401dc8:	aa25      	add	r2, sp, #148	; 0x94
  401dca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401dcc:	980c      	ldr	r0, [sp, #48]	; 0x30
  401dce:	f002 fbe1 	bl	404594 <__ssprint_r>
  401dd2:	2800      	cmp	r0, #0
  401dd4:	f43f aceb 	beq.w	4017ae <_svfprintf_r+0x452>
  401dd8:	f7ff bb92 	b.w	401500 <_svfprintf_r+0x1a4>
  401ddc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401de0:	2b01      	cmp	r3, #1
  401de2:	f000 8134 	beq.w	40204e <_svfprintf_r+0xcf2>
  401de6:	2b02      	cmp	r3, #2
  401de8:	d125      	bne.n	401e36 <_svfprintf_r+0xada>
  401dea:	f8cd b01c 	str.w	fp, [sp, #28]
  401dee:	2400      	movs	r4, #0
  401df0:	2500      	movs	r5, #0
  401df2:	e61e      	b.n	401a32 <_svfprintf_r+0x6d6>
  401df4:	aa25      	add	r2, sp, #148	; 0x94
  401df6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401df8:	980c      	ldr	r0, [sp, #48]	; 0x30
  401dfa:	f002 fbcb 	bl	404594 <__ssprint_r>
  401dfe:	2800      	cmp	r0, #0
  401e00:	f47f ab7e 	bne.w	401500 <_svfprintf_r+0x1a4>
  401e04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e06:	46c8      	mov	r8, r9
  401e08:	e475      	b.n	4016f6 <_svfprintf_r+0x39a>
  401e0a:	aa25      	add	r2, sp, #148	; 0x94
  401e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e10:	f002 fbc0 	bl	404594 <__ssprint_r>
  401e14:	2800      	cmp	r0, #0
  401e16:	f47f ab73 	bne.w	401500 <_svfprintf_r+0x1a4>
  401e1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e1c:	46c8      	mov	r8, r9
  401e1e:	e41b      	b.n	401658 <_svfprintf_r+0x2fc>
  401e20:	aa25      	add	r2, sp, #148	; 0x94
  401e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e24:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e26:	f002 fbb5 	bl	404594 <__ssprint_r>
  401e2a:	2800      	cmp	r0, #0
  401e2c:	f47f ab68 	bne.w	401500 <_svfprintf_r+0x1a4>
  401e30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e32:	46c8      	mov	r8, r9
  401e34:	e420      	b.n	401678 <_svfprintf_r+0x31c>
  401e36:	f8cd b01c 	str.w	fp, [sp, #28]
  401e3a:	2400      	movs	r4, #0
  401e3c:	2500      	movs	r5, #0
  401e3e:	4649      	mov	r1, r9
  401e40:	e000      	b.n	401e44 <_svfprintf_r+0xae8>
  401e42:	4631      	mov	r1, r6
  401e44:	08e2      	lsrs	r2, r4, #3
  401e46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401e4a:	08e8      	lsrs	r0, r5, #3
  401e4c:	f004 0307 	and.w	r3, r4, #7
  401e50:	4605      	mov	r5, r0
  401e52:	4614      	mov	r4, r2
  401e54:	3330      	adds	r3, #48	; 0x30
  401e56:	ea54 0205 	orrs.w	r2, r4, r5
  401e5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  401e5e:	f101 36ff 	add.w	r6, r1, #4294967295
  401e62:	d1ee      	bne.n	401e42 <_svfprintf_r+0xae6>
  401e64:	9a07      	ldr	r2, [sp, #28]
  401e66:	07d2      	lsls	r2, r2, #31
  401e68:	f57f adf3 	bpl.w	401a52 <_svfprintf_r+0x6f6>
  401e6c:	2b30      	cmp	r3, #48	; 0x30
  401e6e:	f43f adf0 	beq.w	401a52 <_svfprintf_r+0x6f6>
  401e72:	3902      	subs	r1, #2
  401e74:	2330      	movs	r3, #48	; 0x30
  401e76:	f806 3c01 	strb.w	r3, [r6, #-1]
  401e7a:	eba9 0301 	sub.w	r3, r9, r1
  401e7e:	930e      	str	r3, [sp, #56]	; 0x38
  401e80:	460e      	mov	r6, r1
  401e82:	f7ff bb7b 	b.w	40157c <_svfprintf_r+0x220>
  401e86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401e88:	2900      	cmp	r1, #0
  401e8a:	f340 822e 	ble.w	4022ea <_svfprintf_r+0xf8e>
  401e8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401e90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401e92:	4293      	cmp	r3, r2
  401e94:	bfa8      	it	ge
  401e96:	4613      	movge	r3, r2
  401e98:	2b00      	cmp	r3, #0
  401e9a:	461f      	mov	r7, r3
  401e9c:	dd0d      	ble.n	401eba <_svfprintf_r+0xb5e>
  401e9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ea0:	f8c8 6000 	str.w	r6, [r8]
  401ea4:	3301      	adds	r3, #1
  401ea6:	443c      	add	r4, r7
  401ea8:	2b07      	cmp	r3, #7
  401eaa:	9427      	str	r4, [sp, #156]	; 0x9c
  401eac:	f8c8 7004 	str.w	r7, [r8, #4]
  401eb0:	9326      	str	r3, [sp, #152]	; 0x98
  401eb2:	f300 831f 	bgt.w	4024f4 <_svfprintf_r+0x1198>
  401eb6:	f108 0808 	add.w	r8, r8, #8
  401eba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401ebc:	2f00      	cmp	r7, #0
  401ebe:	bfa8      	it	ge
  401ec0:	1bdb      	subge	r3, r3, r7
  401ec2:	2b00      	cmp	r3, #0
  401ec4:	461f      	mov	r7, r3
  401ec6:	f340 80d6 	ble.w	402076 <_svfprintf_r+0xd1a>
  401eca:	2f10      	cmp	r7, #16
  401ecc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ece:	4d31      	ldr	r5, [pc, #196]	; (401f94 <_svfprintf_r+0xc38>)
  401ed0:	f340 81ed 	ble.w	4022ae <_svfprintf_r+0xf52>
  401ed4:	4642      	mov	r2, r8
  401ed6:	4621      	mov	r1, r4
  401ed8:	46b0      	mov	r8, r6
  401eda:	f04f 0b10 	mov.w	fp, #16
  401ede:	462e      	mov	r6, r5
  401ee0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401ee2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401ee4:	e004      	b.n	401ef0 <_svfprintf_r+0xb94>
  401ee6:	3208      	adds	r2, #8
  401ee8:	3f10      	subs	r7, #16
  401eea:	2f10      	cmp	r7, #16
  401eec:	f340 81db 	ble.w	4022a6 <_svfprintf_r+0xf4a>
  401ef0:	3301      	adds	r3, #1
  401ef2:	3110      	adds	r1, #16
  401ef4:	2b07      	cmp	r3, #7
  401ef6:	9127      	str	r1, [sp, #156]	; 0x9c
  401ef8:	9326      	str	r3, [sp, #152]	; 0x98
  401efa:	e882 0840 	stmia.w	r2, {r6, fp}
  401efe:	ddf2      	ble.n	401ee6 <_svfprintf_r+0xb8a>
  401f00:	aa25      	add	r2, sp, #148	; 0x94
  401f02:	4629      	mov	r1, r5
  401f04:	4620      	mov	r0, r4
  401f06:	f002 fb45 	bl	404594 <__ssprint_r>
  401f0a:	2800      	cmp	r0, #0
  401f0c:	f47f aaf8 	bne.w	401500 <_svfprintf_r+0x1a4>
  401f10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401f12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f14:	464a      	mov	r2, r9
  401f16:	e7e7      	b.n	401ee8 <_svfprintf_r+0xb8c>
  401f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401f1a:	930e      	str	r3, [sp, #56]	; 0x38
  401f1c:	464e      	mov	r6, r9
  401f1e:	f7ff bb2d 	b.w	40157c <_svfprintf_r+0x220>
  401f22:	2d00      	cmp	r5, #0
  401f24:	bf08      	it	eq
  401f26:	2c0a      	cmpeq	r4, #10
  401f28:	f0c0 808f 	bcc.w	40204a <_svfprintf_r+0xcee>
  401f2c:	464e      	mov	r6, r9
  401f2e:	4620      	mov	r0, r4
  401f30:	4629      	mov	r1, r5
  401f32:	220a      	movs	r2, #10
  401f34:	2300      	movs	r3, #0
  401f36:	f003 fc31 	bl	40579c <__aeabi_uldivmod>
  401f3a:	3230      	adds	r2, #48	; 0x30
  401f3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401f40:	4620      	mov	r0, r4
  401f42:	4629      	mov	r1, r5
  401f44:	2300      	movs	r3, #0
  401f46:	220a      	movs	r2, #10
  401f48:	f003 fc28 	bl	40579c <__aeabi_uldivmod>
  401f4c:	4604      	mov	r4, r0
  401f4e:	460d      	mov	r5, r1
  401f50:	ea54 0305 	orrs.w	r3, r4, r5
  401f54:	d1eb      	bne.n	401f2e <_svfprintf_r+0xbd2>
  401f56:	eba9 0306 	sub.w	r3, r9, r6
  401f5a:	930e      	str	r3, [sp, #56]	; 0x38
  401f5c:	f7ff bb0e 	b.w	40157c <_svfprintf_r+0x220>
  401f60:	aa25      	add	r2, sp, #148	; 0x94
  401f62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f64:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f66:	f002 fb15 	bl	404594 <__ssprint_r>
  401f6a:	2800      	cmp	r0, #0
  401f6c:	f47f aac8 	bne.w	401500 <_svfprintf_r+0x1a4>
  401f70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f76:	46c8      	mov	r8, r9
  401f78:	f7ff bb5e 	b.w	401638 <_svfprintf_r+0x2dc>
  401f7c:	1e5e      	subs	r6, r3, #1
  401f7e:	2e00      	cmp	r6, #0
  401f80:	f77f af0a 	ble.w	401d98 <_svfprintf_r+0xa3c>
  401f84:	2e10      	cmp	r6, #16
  401f86:	4d03      	ldr	r5, [pc, #12]	; (401f94 <_svfprintf_r+0xc38>)
  401f88:	dd22      	ble.n	401fd0 <_svfprintf_r+0xc74>
  401f8a:	4622      	mov	r2, r4
  401f8c:	f04f 0b10 	mov.w	fp, #16
  401f90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401f92:	e006      	b.n	401fa2 <_svfprintf_r+0xc46>
  401f94:	00405bb4 	.word	0x00405bb4
  401f98:	3e10      	subs	r6, #16
  401f9a:	2e10      	cmp	r6, #16
  401f9c:	f108 0808 	add.w	r8, r8, #8
  401fa0:	dd15      	ble.n	401fce <_svfprintf_r+0xc72>
  401fa2:	3701      	adds	r7, #1
  401fa4:	3210      	adds	r2, #16
  401fa6:	2f07      	cmp	r7, #7
  401fa8:	9227      	str	r2, [sp, #156]	; 0x9c
  401faa:	9726      	str	r7, [sp, #152]	; 0x98
  401fac:	e888 0820 	stmia.w	r8, {r5, fp}
  401fb0:	ddf2      	ble.n	401f98 <_svfprintf_r+0xc3c>
  401fb2:	aa25      	add	r2, sp, #148	; 0x94
  401fb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fb6:	4620      	mov	r0, r4
  401fb8:	f002 faec 	bl	404594 <__ssprint_r>
  401fbc:	2800      	cmp	r0, #0
  401fbe:	f47f aa9f 	bne.w	401500 <_svfprintf_r+0x1a4>
  401fc2:	3e10      	subs	r6, #16
  401fc4:	2e10      	cmp	r6, #16
  401fc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401fc8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401fca:	46c8      	mov	r8, r9
  401fcc:	dce9      	bgt.n	401fa2 <_svfprintf_r+0xc46>
  401fce:	4614      	mov	r4, r2
  401fd0:	3701      	adds	r7, #1
  401fd2:	4434      	add	r4, r6
  401fd4:	2f07      	cmp	r7, #7
  401fd6:	9427      	str	r4, [sp, #156]	; 0x9c
  401fd8:	9726      	str	r7, [sp, #152]	; 0x98
  401fda:	e888 0060 	stmia.w	r8, {r5, r6}
  401fde:	f77f aed9 	ble.w	401d94 <_svfprintf_r+0xa38>
  401fe2:	aa25      	add	r2, sp, #148	; 0x94
  401fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fe8:	f002 fad4 	bl	404594 <__ssprint_r>
  401fec:	2800      	cmp	r0, #0
  401fee:	f47f aa87 	bne.w	401500 <_svfprintf_r+0x1a4>
  401ff2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ff4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401ff6:	46c8      	mov	r8, r9
  401ff8:	e6ce      	b.n	401d98 <_svfprintf_r+0xa3c>
  401ffa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ffc:	6814      	ldr	r4, [r2, #0]
  401ffe:	4613      	mov	r3, r2
  402000:	3304      	adds	r3, #4
  402002:	17e5      	asrs	r5, r4, #31
  402004:	930f      	str	r3, [sp, #60]	; 0x3c
  402006:	4622      	mov	r2, r4
  402008:	462b      	mov	r3, r5
  40200a:	e4fa      	b.n	401a02 <_svfprintf_r+0x6a6>
  40200c:	3204      	adds	r2, #4
  40200e:	681c      	ldr	r4, [r3, #0]
  402010:	920f      	str	r2, [sp, #60]	; 0x3c
  402012:	2301      	movs	r3, #1
  402014:	2500      	movs	r5, #0
  402016:	f7ff ba94 	b.w	401542 <_svfprintf_r+0x1e6>
  40201a:	681c      	ldr	r4, [r3, #0]
  40201c:	3304      	adds	r3, #4
  40201e:	930f      	str	r3, [sp, #60]	; 0x3c
  402020:	2500      	movs	r5, #0
  402022:	e421      	b.n	401868 <_svfprintf_r+0x50c>
  402024:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402026:	460a      	mov	r2, r1
  402028:	3204      	adds	r2, #4
  40202a:	680c      	ldr	r4, [r1, #0]
  40202c:	920f      	str	r2, [sp, #60]	; 0x3c
  40202e:	2500      	movs	r5, #0
  402030:	f7ff ba87 	b.w	401542 <_svfprintf_r+0x1e6>
  402034:	4614      	mov	r4, r2
  402036:	3301      	adds	r3, #1
  402038:	4434      	add	r4, r6
  40203a:	2b07      	cmp	r3, #7
  40203c:	9427      	str	r4, [sp, #156]	; 0x9c
  40203e:	9326      	str	r3, [sp, #152]	; 0x98
  402040:	e888 0060 	stmia.w	r8, {r5, r6}
  402044:	f77f ab68 	ble.w	401718 <_svfprintf_r+0x3bc>
  402048:	e6b3      	b.n	401db2 <_svfprintf_r+0xa56>
  40204a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40204e:	f8cd b01c 	str.w	fp, [sp, #28]
  402052:	ae42      	add	r6, sp, #264	; 0x108
  402054:	3430      	adds	r4, #48	; 0x30
  402056:	2301      	movs	r3, #1
  402058:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40205c:	930e      	str	r3, [sp, #56]	; 0x38
  40205e:	f7ff ba8d 	b.w	40157c <_svfprintf_r+0x220>
  402062:	aa25      	add	r2, sp, #148	; 0x94
  402064:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402066:	980c      	ldr	r0, [sp, #48]	; 0x30
  402068:	f002 fa94 	bl	404594 <__ssprint_r>
  40206c:	2800      	cmp	r0, #0
  40206e:	f47f aa47 	bne.w	401500 <_svfprintf_r+0x1a4>
  402072:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402074:	46c8      	mov	r8, r9
  402076:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402078:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40207a:	429a      	cmp	r2, r3
  40207c:	db44      	blt.n	402108 <_svfprintf_r+0xdac>
  40207e:	9b07      	ldr	r3, [sp, #28]
  402080:	07d9      	lsls	r1, r3, #31
  402082:	d441      	bmi.n	402108 <_svfprintf_r+0xdac>
  402084:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402086:	9812      	ldr	r0, [sp, #72]	; 0x48
  402088:	1a9a      	subs	r2, r3, r2
  40208a:	1a1d      	subs	r5, r3, r0
  40208c:	4295      	cmp	r5, r2
  40208e:	bfa8      	it	ge
  402090:	4615      	movge	r5, r2
  402092:	2d00      	cmp	r5, #0
  402094:	dd0e      	ble.n	4020b4 <_svfprintf_r+0xd58>
  402096:	9926      	ldr	r1, [sp, #152]	; 0x98
  402098:	f8c8 5004 	str.w	r5, [r8, #4]
  40209c:	3101      	adds	r1, #1
  40209e:	4406      	add	r6, r0
  4020a0:	442c      	add	r4, r5
  4020a2:	2907      	cmp	r1, #7
  4020a4:	f8c8 6000 	str.w	r6, [r8]
  4020a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4020aa:	9126      	str	r1, [sp, #152]	; 0x98
  4020ac:	f300 823b 	bgt.w	402526 <_svfprintf_r+0x11ca>
  4020b0:	f108 0808 	add.w	r8, r8, #8
  4020b4:	2d00      	cmp	r5, #0
  4020b6:	bfac      	ite	ge
  4020b8:	1b56      	subge	r6, r2, r5
  4020ba:	4616      	movlt	r6, r2
  4020bc:	2e00      	cmp	r6, #0
  4020be:	f77f ab2d 	ble.w	40171c <_svfprintf_r+0x3c0>
  4020c2:	2e10      	cmp	r6, #16
  4020c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020c6:	4db0      	ldr	r5, [pc, #704]	; (402388 <_svfprintf_r+0x102c>)
  4020c8:	ddb5      	ble.n	402036 <_svfprintf_r+0xcda>
  4020ca:	4622      	mov	r2, r4
  4020cc:	2710      	movs	r7, #16
  4020ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4020d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4020d4:	e004      	b.n	4020e0 <_svfprintf_r+0xd84>
  4020d6:	f108 0808 	add.w	r8, r8, #8
  4020da:	3e10      	subs	r6, #16
  4020dc:	2e10      	cmp	r6, #16
  4020de:	dda9      	ble.n	402034 <_svfprintf_r+0xcd8>
  4020e0:	3301      	adds	r3, #1
  4020e2:	3210      	adds	r2, #16
  4020e4:	2b07      	cmp	r3, #7
  4020e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4020e8:	9326      	str	r3, [sp, #152]	; 0x98
  4020ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020ee:	ddf2      	ble.n	4020d6 <_svfprintf_r+0xd7a>
  4020f0:	aa25      	add	r2, sp, #148	; 0x94
  4020f2:	4621      	mov	r1, r4
  4020f4:	4658      	mov	r0, fp
  4020f6:	f002 fa4d 	bl	404594 <__ssprint_r>
  4020fa:	2800      	cmp	r0, #0
  4020fc:	f47f aa00 	bne.w	401500 <_svfprintf_r+0x1a4>
  402100:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402102:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402104:	46c8      	mov	r8, r9
  402106:	e7e8      	b.n	4020da <_svfprintf_r+0xd7e>
  402108:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40210a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40210c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40210e:	f8c8 1000 	str.w	r1, [r8]
  402112:	3301      	adds	r3, #1
  402114:	4404      	add	r4, r0
  402116:	2b07      	cmp	r3, #7
  402118:	9427      	str	r4, [sp, #156]	; 0x9c
  40211a:	f8c8 0004 	str.w	r0, [r8, #4]
  40211e:	9326      	str	r3, [sp, #152]	; 0x98
  402120:	f300 81f5 	bgt.w	40250e <_svfprintf_r+0x11b2>
  402124:	f108 0808 	add.w	r8, r8, #8
  402128:	e7ac      	b.n	402084 <_svfprintf_r+0xd28>
  40212a:	9b07      	ldr	r3, [sp, #28]
  40212c:	07da      	lsls	r2, r3, #31
  40212e:	f53f adfe 	bmi.w	401d2e <_svfprintf_r+0x9d2>
  402132:	3701      	adds	r7, #1
  402134:	3401      	adds	r4, #1
  402136:	2301      	movs	r3, #1
  402138:	2f07      	cmp	r7, #7
  40213a:	9427      	str	r4, [sp, #156]	; 0x9c
  40213c:	9726      	str	r7, [sp, #152]	; 0x98
  40213e:	f8c8 6000 	str.w	r6, [r8]
  402142:	f8c8 3004 	str.w	r3, [r8, #4]
  402146:	f77f ae25 	ble.w	401d94 <_svfprintf_r+0xa38>
  40214a:	e74a      	b.n	401fe2 <_svfprintf_r+0xc86>
  40214c:	aa25      	add	r2, sp, #148	; 0x94
  40214e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402150:	980c      	ldr	r0, [sp, #48]	; 0x30
  402152:	f002 fa1f 	bl	404594 <__ssprint_r>
  402156:	2800      	cmp	r0, #0
  402158:	f47f a9d2 	bne.w	401500 <_svfprintf_r+0x1a4>
  40215c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40215e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402160:	46c8      	mov	r8, r9
  402162:	e5f2      	b.n	401d4a <_svfprintf_r+0x9ee>
  402164:	aa25      	add	r2, sp, #148	; 0x94
  402166:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402168:	980c      	ldr	r0, [sp, #48]	; 0x30
  40216a:	f002 fa13 	bl	404594 <__ssprint_r>
  40216e:	2800      	cmp	r0, #0
  402170:	f47f a9c6 	bne.w	401500 <_svfprintf_r+0x1a4>
  402174:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402176:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402178:	46c8      	mov	r8, r9
  40217a:	e5f5      	b.n	401d68 <_svfprintf_r+0xa0c>
  40217c:	464e      	mov	r6, r9
  40217e:	f7ff b9fd 	b.w	40157c <_svfprintf_r+0x220>
  402182:	aa25      	add	r2, sp, #148	; 0x94
  402184:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402186:	980c      	ldr	r0, [sp, #48]	; 0x30
  402188:	f002 fa04 	bl	404594 <__ssprint_r>
  40218c:	2800      	cmp	r0, #0
  40218e:	f47f a9b7 	bne.w	401500 <_svfprintf_r+0x1a4>
  402192:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402194:	46c8      	mov	r8, r9
  402196:	f7ff ba72 	b.w	40167e <_svfprintf_r+0x322>
  40219a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40219c:	4622      	mov	r2, r4
  40219e:	4620      	mov	r0, r4
  4021a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4021a2:	4623      	mov	r3, r4
  4021a4:	4621      	mov	r1, r4
  4021a6:	f003 fabb 	bl	405720 <__aeabi_dcmpun>
  4021aa:	2800      	cmp	r0, #0
  4021ac:	f040 8286 	bne.w	4026bc <_svfprintf_r+0x1360>
  4021b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4021b2:	3301      	adds	r3, #1
  4021b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4021b6:	f023 0320 	bic.w	r3, r3, #32
  4021ba:	930e      	str	r3, [sp, #56]	; 0x38
  4021bc:	f000 81e2 	beq.w	402584 <_svfprintf_r+0x1228>
  4021c0:	2b47      	cmp	r3, #71	; 0x47
  4021c2:	f000 811e 	beq.w	402402 <_svfprintf_r+0x10a6>
  4021c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4021ca:	9307      	str	r3, [sp, #28]
  4021cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4021ce:	1e1f      	subs	r7, r3, #0
  4021d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4021d2:	9308      	str	r3, [sp, #32]
  4021d4:	bfbb      	ittet	lt
  4021d6:	463b      	movlt	r3, r7
  4021d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4021dc:	2300      	movge	r3, #0
  4021de:	232d      	movlt	r3, #45	; 0x2d
  4021e0:	9310      	str	r3, [sp, #64]	; 0x40
  4021e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4021e4:	2b66      	cmp	r3, #102	; 0x66
  4021e6:	f000 81bb 	beq.w	402560 <_svfprintf_r+0x1204>
  4021ea:	2b46      	cmp	r3, #70	; 0x46
  4021ec:	f000 80df 	beq.w	4023ae <_svfprintf_r+0x1052>
  4021f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4021f2:	9a08      	ldr	r2, [sp, #32]
  4021f4:	2b45      	cmp	r3, #69	; 0x45
  4021f6:	bf0c      	ite	eq
  4021f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4021fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4021fc:	a823      	add	r0, sp, #140	; 0x8c
  4021fe:	a920      	add	r1, sp, #128	; 0x80
  402200:	bf08      	it	eq
  402202:	1c5d      	addeq	r5, r3, #1
  402204:	9004      	str	r0, [sp, #16]
  402206:	9103      	str	r1, [sp, #12]
  402208:	a81f      	add	r0, sp, #124	; 0x7c
  40220a:	2102      	movs	r1, #2
  40220c:	463b      	mov	r3, r7
  40220e:	9002      	str	r0, [sp, #8]
  402210:	9501      	str	r5, [sp, #4]
  402212:	9100      	str	r1, [sp, #0]
  402214:	980c      	ldr	r0, [sp, #48]	; 0x30
  402216:	f000 fbb3 	bl	402980 <_dtoa_r>
  40221a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40221c:	2b67      	cmp	r3, #103	; 0x67
  40221e:	4606      	mov	r6, r0
  402220:	f040 81e0 	bne.w	4025e4 <_svfprintf_r+0x1288>
  402224:	f01b 0f01 	tst.w	fp, #1
  402228:	f000 8246 	beq.w	4026b8 <_svfprintf_r+0x135c>
  40222c:	1974      	adds	r4, r6, r5
  40222e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402230:	9808      	ldr	r0, [sp, #32]
  402232:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402234:	4639      	mov	r1, r7
  402236:	f003 fa41 	bl	4056bc <__aeabi_dcmpeq>
  40223a:	2800      	cmp	r0, #0
  40223c:	f040 8165 	bne.w	40250a <_svfprintf_r+0x11ae>
  402240:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402242:	42a3      	cmp	r3, r4
  402244:	d206      	bcs.n	402254 <_svfprintf_r+0xef8>
  402246:	2130      	movs	r1, #48	; 0x30
  402248:	1c5a      	adds	r2, r3, #1
  40224a:	9223      	str	r2, [sp, #140]	; 0x8c
  40224c:	7019      	strb	r1, [r3, #0]
  40224e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402250:	429c      	cmp	r4, r3
  402252:	d8f9      	bhi.n	402248 <_svfprintf_r+0xeec>
  402254:	1b9b      	subs	r3, r3, r6
  402256:	9313      	str	r3, [sp, #76]	; 0x4c
  402258:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40225a:	2b47      	cmp	r3, #71	; 0x47
  40225c:	f000 80e9 	beq.w	402432 <_svfprintf_r+0x10d6>
  402260:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402262:	2b65      	cmp	r3, #101	; 0x65
  402264:	f340 81cd 	ble.w	402602 <_svfprintf_r+0x12a6>
  402268:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40226a:	2b66      	cmp	r3, #102	; 0x66
  40226c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40226e:	9312      	str	r3, [sp, #72]	; 0x48
  402270:	f000 819e 	beq.w	4025b0 <_svfprintf_r+0x1254>
  402274:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402276:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402278:	4619      	mov	r1, r3
  40227a:	4291      	cmp	r1, r2
  40227c:	f300 818a 	bgt.w	402594 <_svfprintf_r+0x1238>
  402280:	f01b 0f01 	tst.w	fp, #1
  402284:	f040 8213 	bne.w	4026ae <_svfprintf_r+0x1352>
  402288:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40228c:	9308      	str	r3, [sp, #32]
  40228e:	2367      	movs	r3, #103	; 0x67
  402290:	920e      	str	r2, [sp, #56]	; 0x38
  402292:	9311      	str	r3, [sp, #68]	; 0x44
  402294:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402296:	2b00      	cmp	r3, #0
  402298:	f040 80c4 	bne.w	402424 <_svfprintf_r+0x10c8>
  40229c:	930a      	str	r3, [sp, #40]	; 0x28
  40229e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022a2:	f7ff b973 	b.w	40158c <_svfprintf_r+0x230>
  4022a6:	4635      	mov	r5, r6
  4022a8:	460c      	mov	r4, r1
  4022aa:	4646      	mov	r6, r8
  4022ac:	4690      	mov	r8, r2
  4022ae:	3301      	adds	r3, #1
  4022b0:	443c      	add	r4, r7
  4022b2:	2b07      	cmp	r3, #7
  4022b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4022b6:	9326      	str	r3, [sp, #152]	; 0x98
  4022b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4022bc:	f73f aed1 	bgt.w	402062 <_svfprintf_r+0xd06>
  4022c0:	f108 0808 	add.w	r8, r8, #8
  4022c4:	e6d7      	b.n	402076 <_svfprintf_r+0xd1a>
  4022c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022c8:	6813      	ldr	r3, [r2, #0]
  4022ca:	3204      	adds	r2, #4
  4022cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4022ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4022d0:	601a      	str	r2, [r3, #0]
  4022d2:	f7ff b86a 	b.w	4013aa <_svfprintf_r+0x4e>
  4022d6:	aa25      	add	r2, sp, #148	; 0x94
  4022d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022dc:	f002 f95a 	bl	404594 <__ssprint_r>
  4022e0:	2800      	cmp	r0, #0
  4022e2:	f47f a90d 	bne.w	401500 <_svfprintf_r+0x1a4>
  4022e6:	46c8      	mov	r8, r9
  4022e8:	e48d      	b.n	401c06 <_svfprintf_r+0x8aa>
  4022ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022ec:	4a27      	ldr	r2, [pc, #156]	; (40238c <_svfprintf_r+0x1030>)
  4022ee:	f8c8 2000 	str.w	r2, [r8]
  4022f2:	3301      	adds	r3, #1
  4022f4:	3401      	adds	r4, #1
  4022f6:	2201      	movs	r2, #1
  4022f8:	2b07      	cmp	r3, #7
  4022fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4022fc:	9326      	str	r3, [sp, #152]	; 0x98
  4022fe:	f8c8 2004 	str.w	r2, [r8, #4]
  402302:	dc72      	bgt.n	4023ea <_svfprintf_r+0x108e>
  402304:	f108 0808 	add.w	r8, r8, #8
  402308:	b929      	cbnz	r1, 402316 <_svfprintf_r+0xfba>
  40230a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40230c:	b91b      	cbnz	r3, 402316 <_svfprintf_r+0xfba>
  40230e:	9b07      	ldr	r3, [sp, #28]
  402310:	07d8      	lsls	r0, r3, #31
  402312:	f57f aa03 	bpl.w	40171c <_svfprintf_r+0x3c0>
  402316:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402318:	9819      	ldr	r0, [sp, #100]	; 0x64
  40231a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40231c:	f8c8 2000 	str.w	r2, [r8]
  402320:	3301      	adds	r3, #1
  402322:	4602      	mov	r2, r0
  402324:	4422      	add	r2, r4
  402326:	2b07      	cmp	r3, #7
  402328:	9227      	str	r2, [sp, #156]	; 0x9c
  40232a:	f8c8 0004 	str.w	r0, [r8, #4]
  40232e:	9326      	str	r3, [sp, #152]	; 0x98
  402330:	f300 818d 	bgt.w	40264e <_svfprintf_r+0x12f2>
  402334:	f108 0808 	add.w	r8, r8, #8
  402338:	2900      	cmp	r1, #0
  40233a:	f2c0 8165 	blt.w	402608 <_svfprintf_r+0x12ac>
  40233e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402340:	f8c8 6000 	str.w	r6, [r8]
  402344:	3301      	adds	r3, #1
  402346:	188c      	adds	r4, r1, r2
  402348:	2b07      	cmp	r3, #7
  40234a:	9427      	str	r4, [sp, #156]	; 0x9c
  40234c:	9326      	str	r3, [sp, #152]	; 0x98
  40234e:	f8c8 1004 	str.w	r1, [r8, #4]
  402352:	f77f a9e1 	ble.w	401718 <_svfprintf_r+0x3bc>
  402356:	e52c      	b.n	401db2 <_svfprintf_r+0xa56>
  402358:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40235a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40235c:	6813      	ldr	r3, [r2, #0]
  40235e:	17cd      	asrs	r5, r1, #31
  402360:	4608      	mov	r0, r1
  402362:	3204      	adds	r2, #4
  402364:	4629      	mov	r1, r5
  402366:	920f      	str	r2, [sp, #60]	; 0x3c
  402368:	e9c3 0100 	strd	r0, r1, [r3]
  40236c:	f7ff b81d 	b.w	4013aa <_svfprintf_r+0x4e>
  402370:	aa25      	add	r2, sp, #148	; 0x94
  402372:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402374:	980c      	ldr	r0, [sp, #48]	; 0x30
  402376:	f002 f90d 	bl	404594 <__ssprint_r>
  40237a:	2800      	cmp	r0, #0
  40237c:	f47f a8c0 	bne.w	401500 <_svfprintf_r+0x1a4>
  402380:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402382:	46c8      	mov	r8, r9
  402384:	e458      	b.n	401c38 <_svfprintf_r+0x8dc>
  402386:	bf00      	nop
  402388:	00405bb4 	.word	0x00405bb4
  40238c:	00405ba0 	.word	0x00405ba0
  402390:	2140      	movs	r1, #64	; 0x40
  402392:	980c      	ldr	r0, [sp, #48]	; 0x30
  402394:	f001 fa4a 	bl	40382c <_malloc_r>
  402398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40239a:	6010      	str	r0, [r2, #0]
  40239c:	6110      	str	r0, [r2, #16]
  40239e:	2800      	cmp	r0, #0
  4023a0:	f000 81f2 	beq.w	402788 <_svfprintf_r+0x142c>
  4023a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4023a6:	2340      	movs	r3, #64	; 0x40
  4023a8:	6153      	str	r3, [r2, #20]
  4023aa:	f7fe bfee 	b.w	40138a <_svfprintf_r+0x2e>
  4023ae:	a823      	add	r0, sp, #140	; 0x8c
  4023b0:	a920      	add	r1, sp, #128	; 0x80
  4023b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4023b4:	9004      	str	r0, [sp, #16]
  4023b6:	9103      	str	r1, [sp, #12]
  4023b8:	a81f      	add	r0, sp, #124	; 0x7c
  4023ba:	2103      	movs	r1, #3
  4023bc:	9002      	str	r0, [sp, #8]
  4023be:	9a08      	ldr	r2, [sp, #32]
  4023c0:	9401      	str	r4, [sp, #4]
  4023c2:	463b      	mov	r3, r7
  4023c4:	9100      	str	r1, [sp, #0]
  4023c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023c8:	f000 fada 	bl	402980 <_dtoa_r>
  4023cc:	4625      	mov	r5, r4
  4023ce:	4606      	mov	r6, r0
  4023d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4023d2:	2b46      	cmp	r3, #70	; 0x46
  4023d4:	eb06 0405 	add.w	r4, r6, r5
  4023d8:	f47f af29 	bne.w	40222e <_svfprintf_r+0xed2>
  4023dc:	7833      	ldrb	r3, [r6, #0]
  4023de:	2b30      	cmp	r3, #48	; 0x30
  4023e0:	f000 8178 	beq.w	4026d4 <_svfprintf_r+0x1378>
  4023e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4023e6:	442c      	add	r4, r5
  4023e8:	e721      	b.n	40222e <_svfprintf_r+0xed2>
  4023ea:	aa25      	add	r2, sp, #148	; 0x94
  4023ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023f0:	f002 f8d0 	bl	404594 <__ssprint_r>
  4023f4:	2800      	cmp	r0, #0
  4023f6:	f47f a883 	bne.w	401500 <_svfprintf_r+0x1a4>
  4023fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4023fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023fe:	46c8      	mov	r8, r9
  402400:	e782      	b.n	402308 <_svfprintf_r+0xfac>
  402402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402404:	2b00      	cmp	r3, #0
  402406:	bf08      	it	eq
  402408:	2301      	moveq	r3, #1
  40240a:	930a      	str	r3, [sp, #40]	; 0x28
  40240c:	e6db      	b.n	4021c6 <_svfprintf_r+0xe6a>
  40240e:	4630      	mov	r0, r6
  402410:	940a      	str	r4, [sp, #40]	; 0x28
  402412:	f7fe ff35 	bl	401280 <strlen>
  402416:	950f      	str	r5, [sp, #60]	; 0x3c
  402418:	900e      	str	r0, [sp, #56]	; 0x38
  40241a:	f8cd b01c 	str.w	fp, [sp, #28]
  40241e:	4603      	mov	r3, r0
  402420:	f7ff b9f9 	b.w	401816 <_svfprintf_r+0x4ba>
  402424:	272d      	movs	r7, #45	; 0x2d
  402426:	2300      	movs	r3, #0
  402428:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40242c:	930a      	str	r3, [sp, #40]	; 0x28
  40242e:	f7ff b8ae 	b.w	40158e <_svfprintf_r+0x232>
  402432:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402434:	9312      	str	r3, [sp, #72]	; 0x48
  402436:	461a      	mov	r2, r3
  402438:	3303      	adds	r3, #3
  40243a:	db04      	blt.n	402446 <_svfprintf_r+0x10ea>
  40243c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40243e:	4619      	mov	r1, r3
  402440:	4291      	cmp	r1, r2
  402442:	f6bf af17 	bge.w	402274 <_svfprintf_r+0xf18>
  402446:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402448:	3b02      	subs	r3, #2
  40244a:	9311      	str	r3, [sp, #68]	; 0x44
  40244c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402450:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402454:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402456:	3b01      	subs	r3, #1
  402458:	2b00      	cmp	r3, #0
  40245a:	931f      	str	r3, [sp, #124]	; 0x7c
  40245c:	bfbd      	ittte	lt
  40245e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402460:	f1c3 0301 	rsblt	r3, r3, #1
  402464:	222d      	movlt	r2, #45	; 0x2d
  402466:	222b      	movge	r2, #43	; 0x2b
  402468:	2b09      	cmp	r3, #9
  40246a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40246e:	f340 8116 	ble.w	40269e <_svfprintf_r+0x1342>
  402472:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402476:	4620      	mov	r0, r4
  402478:	4dab      	ldr	r5, [pc, #684]	; (402728 <_svfprintf_r+0x13cc>)
  40247a:	e000      	b.n	40247e <_svfprintf_r+0x1122>
  40247c:	4610      	mov	r0, r2
  40247e:	fb85 1203 	smull	r1, r2, r5, r3
  402482:	17d9      	asrs	r1, r3, #31
  402484:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402488:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40248c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402490:	3230      	adds	r2, #48	; 0x30
  402492:	2909      	cmp	r1, #9
  402494:	f800 2c01 	strb.w	r2, [r0, #-1]
  402498:	460b      	mov	r3, r1
  40249a:	f100 32ff 	add.w	r2, r0, #4294967295
  40249e:	dced      	bgt.n	40247c <_svfprintf_r+0x1120>
  4024a0:	3330      	adds	r3, #48	; 0x30
  4024a2:	3802      	subs	r0, #2
  4024a4:	b2d9      	uxtb	r1, r3
  4024a6:	4284      	cmp	r4, r0
  4024a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4024ac:	f240 8165 	bls.w	40277a <_svfprintf_r+0x141e>
  4024b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4024b4:	4613      	mov	r3, r2
  4024b6:	e001      	b.n	4024bc <_svfprintf_r+0x1160>
  4024b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4024bc:	f800 1b01 	strb.w	r1, [r0], #1
  4024c0:	42a3      	cmp	r3, r4
  4024c2:	d1f9      	bne.n	4024b8 <_svfprintf_r+0x115c>
  4024c4:	3301      	adds	r3, #1
  4024c6:	1a9b      	subs	r3, r3, r2
  4024c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4024cc:	4413      	add	r3, r2
  4024ce:	aa21      	add	r2, sp, #132	; 0x84
  4024d0:	1a9b      	subs	r3, r3, r2
  4024d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4024d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4024d6:	2a01      	cmp	r2, #1
  4024d8:	4413      	add	r3, r2
  4024da:	930e      	str	r3, [sp, #56]	; 0x38
  4024dc:	f340 8119 	ble.w	402712 <_svfprintf_r+0x13b6>
  4024e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4024e4:	4413      	add	r3, r2
  4024e6:	930e      	str	r3, [sp, #56]	; 0x38
  4024e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4024ec:	9308      	str	r3, [sp, #32]
  4024ee:	2300      	movs	r3, #0
  4024f0:	9312      	str	r3, [sp, #72]	; 0x48
  4024f2:	e6cf      	b.n	402294 <_svfprintf_r+0xf38>
  4024f4:	aa25      	add	r2, sp, #148	; 0x94
  4024f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024fa:	f002 f84b 	bl	404594 <__ssprint_r>
  4024fe:	2800      	cmp	r0, #0
  402500:	f47e affe 	bne.w	401500 <_svfprintf_r+0x1a4>
  402504:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402506:	46c8      	mov	r8, r9
  402508:	e4d7      	b.n	401eba <_svfprintf_r+0xb5e>
  40250a:	4623      	mov	r3, r4
  40250c:	e6a2      	b.n	402254 <_svfprintf_r+0xef8>
  40250e:	aa25      	add	r2, sp, #148	; 0x94
  402510:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402512:	980c      	ldr	r0, [sp, #48]	; 0x30
  402514:	f002 f83e 	bl	404594 <__ssprint_r>
  402518:	2800      	cmp	r0, #0
  40251a:	f47e aff1 	bne.w	401500 <_svfprintf_r+0x1a4>
  40251e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402520:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402522:	46c8      	mov	r8, r9
  402524:	e5ae      	b.n	402084 <_svfprintf_r+0xd28>
  402526:	aa25      	add	r2, sp, #148	; 0x94
  402528:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40252a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40252c:	f002 f832 	bl	404594 <__ssprint_r>
  402530:	2800      	cmp	r0, #0
  402532:	f47e afe5 	bne.w	401500 <_svfprintf_r+0x1a4>
  402536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402538:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40253a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40253c:	1a9a      	subs	r2, r3, r2
  40253e:	46c8      	mov	r8, r9
  402540:	e5b8      	b.n	4020b4 <_svfprintf_r+0xd58>
  402542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402544:	9612      	str	r6, [sp, #72]	; 0x48
  402546:	2b06      	cmp	r3, #6
  402548:	bf28      	it	cs
  40254a:	2306      	movcs	r3, #6
  40254c:	960a      	str	r6, [sp, #40]	; 0x28
  40254e:	4637      	mov	r7, r6
  402550:	9308      	str	r3, [sp, #32]
  402552:	950f      	str	r5, [sp, #60]	; 0x3c
  402554:	f8cd b01c 	str.w	fp, [sp, #28]
  402558:	930e      	str	r3, [sp, #56]	; 0x38
  40255a:	4e74      	ldr	r6, [pc, #464]	; (40272c <_svfprintf_r+0x13d0>)
  40255c:	f7ff b816 	b.w	40158c <_svfprintf_r+0x230>
  402560:	a823      	add	r0, sp, #140	; 0x8c
  402562:	a920      	add	r1, sp, #128	; 0x80
  402564:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402566:	9004      	str	r0, [sp, #16]
  402568:	9103      	str	r1, [sp, #12]
  40256a:	a81f      	add	r0, sp, #124	; 0x7c
  40256c:	2103      	movs	r1, #3
  40256e:	9002      	str	r0, [sp, #8]
  402570:	9a08      	ldr	r2, [sp, #32]
  402572:	9501      	str	r5, [sp, #4]
  402574:	463b      	mov	r3, r7
  402576:	9100      	str	r1, [sp, #0]
  402578:	980c      	ldr	r0, [sp, #48]	; 0x30
  40257a:	f000 fa01 	bl	402980 <_dtoa_r>
  40257e:	4606      	mov	r6, r0
  402580:	1944      	adds	r4, r0, r5
  402582:	e72b      	b.n	4023dc <_svfprintf_r+0x1080>
  402584:	2306      	movs	r3, #6
  402586:	930a      	str	r3, [sp, #40]	; 0x28
  402588:	e61d      	b.n	4021c6 <_svfprintf_r+0xe6a>
  40258a:	272d      	movs	r7, #45	; 0x2d
  40258c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402590:	f7ff bacd 	b.w	401b2e <_svfprintf_r+0x7d2>
  402594:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402596:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402598:	4413      	add	r3, r2
  40259a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40259c:	930e      	str	r3, [sp, #56]	; 0x38
  40259e:	2a00      	cmp	r2, #0
  4025a0:	f340 80b0 	ble.w	402704 <_svfprintf_r+0x13a8>
  4025a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4025a8:	9308      	str	r3, [sp, #32]
  4025aa:	2367      	movs	r3, #103	; 0x67
  4025ac:	9311      	str	r3, [sp, #68]	; 0x44
  4025ae:	e671      	b.n	402294 <_svfprintf_r+0xf38>
  4025b0:	2b00      	cmp	r3, #0
  4025b2:	f340 80c3 	ble.w	40273c <_svfprintf_r+0x13e0>
  4025b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4025b8:	2a00      	cmp	r2, #0
  4025ba:	f040 8099 	bne.w	4026f0 <_svfprintf_r+0x1394>
  4025be:	f01b 0f01 	tst.w	fp, #1
  4025c2:	f040 8095 	bne.w	4026f0 <_svfprintf_r+0x1394>
  4025c6:	9308      	str	r3, [sp, #32]
  4025c8:	930e      	str	r3, [sp, #56]	; 0x38
  4025ca:	e663      	b.n	402294 <_svfprintf_r+0xf38>
  4025cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025ce:	9308      	str	r3, [sp, #32]
  4025d0:	930e      	str	r3, [sp, #56]	; 0x38
  4025d2:	900a      	str	r0, [sp, #40]	; 0x28
  4025d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4025d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4025da:	9012      	str	r0, [sp, #72]	; 0x48
  4025dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025e0:	f7fe bfd4 	b.w	40158c <_svfprintf_r+0x230>
  4025e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025e6:	2b47      	cmp	r3, #71	; 0x47
  4025e8:	f47f ae20 	bne.w	40222c <_svfprintf_r+0xed0>
  4025ec:	f01b 0f01 	tst.w	fp, #1
  4025f0:	f47f aeee 	bne.w	4023d0 <_svfprintf_r+0x1074>
  4025f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4025f6:	1b9b      	subs	r3, r3, r6
  4025f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4025fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4025fc:	2b47      	cmp	r3, #71	; 0x47
  4025fe:	f43f af18 	beq.w	402432 <_svfprintf_r+0x10d6>
  402602:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402604:	9312      	str	r3, [sp, #72]	; 0x48
  402606:	e721      	b.n	40244c <_svfprintf_r+0x10f0>
  402608:	424f      	negs	r7, r1
  40260a:	3110      	adds	r1, #16
  40260c:	4d48      	ldr	r5, [pc, #288]	; (402730 <_svfprintf_r+0x13d4>)
  40260e:	da2f      	bge.n	402670 <_svfprintf_r+0x1314>
  402610:	2410      	movs	r4, #16
  402612:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402616:	e004      	b.n	402622 <_svfprintf_r+0x12c6>
  402618:	f108 0808 	add.w	r8, r8, #8
  40261c:	3f10      	subs	r7, #16
  40261e:	2f10      	cmp	r7, #16
  402620:	dd26      	ble.n	402670 <_svfprintf_r+0x1314>
  402622:	3301      	adds	r3, #1
  402624:	3210      	adds	r2, #16
  402626:	2b07      	cmp	r3, #7
  402628:	9227      	str	r2, [sp, #156]	; 0x9c
  40262a:	9326      	str	r3, [sp, #152]	; 0x98
  40262c:	f8c8 5000 	str.w	r5, [r8]
  402630:	f8c8 4004 	str.w	r4, [r8, #4]
  402634:	ddf0      	ble.n	402618 <_svfprintf_r+0x12bc>
  402636:	aa25      	add	r2, sp, #148	; 0x94
  402638:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40263a:	4658      	mov	r0, fp
  40263c:	f001 ffaa 	bl	404594 <__ssprint_r>
  402640:	2800      	cmp	r0, #0
  402642:	f47e af5d 	bne.w	401500 <_svfprintf_r+0x1a4>
  402646:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402648:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40264a:	46c8      	mov	r8, r9
  40264c:	e7e6      	b.n	40261c <_svfprintf_r+0x12c0>
  40264e:	aa25      	add	r2, sp, #148	; 0x94
  402650:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402652:	980c      	ldr	r0, [sp, #48]	; 0x30
  402654:	f001 ff9e 	bl	404594 <__ssprint_r>
  402658:	2800      	cmp	r0, #0
  40265a:	f47e af51 	bne.w	401500 <_svfprintf_r+0x1a4>
  40265e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402660:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402662:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402664:	46c8      	mov	r8, r9
  402666:	e667      	b.n	402338 <_svfprintf_r+0xfdc>
  402668:	2000      	movs	r0, #0
  40266a:	900a      	str	r0, [sp, #40]	; 0x28
  40266c:	f7fe bed0 	b.w	401410 <_svfprintf_r+0xb4>
  402670:	3301      	adds	r3, #1
  402672:	443a      	add	r2, r7
  402674:	2b07      	cmp	r3, #7
  402676:	e888 00a0 	stmia.w	r8, {r5, r7}
  40267a:	9227      	str	r2, [sp, #156]	; 0x9c
  40267c:	9326      	str	r3, [sp, #152]	; 0x98
  40267e:	f108 0808 	add.w	r8, r8, #8
  402682:	f77f ae5c 	ble.w	40233e <_svfprintf_r+0xfe2>
  402686:	aa25      	add	r2, sp, #148	; 0x94
  402688:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40268a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40268c:	f001 ff82 	bl	404594 <__ssprint_r>
  402690:	2800      	cmp	r0, #0
  402692:	f47e af35 	bne.w	401500 <_svfprintf_r+0x1a4>
  402696:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402698:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40269a:	46c8      	mov	r8, r9
  40269c:	e64f      	b.n	40233e <_svfprintf_r+0xfe2>
  40269e:	3330      	adds	r3, #48	; 0x30
  4026a0:	2230      	movs	r2, #48	; 0x30
  4026a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4026a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4026aa:	ab22      	add	r3, sp, #136	; 0x88
  4026ac:	e70f      	b.n	4024ce <_svfprintf_r+0x1172>
  4026ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4026b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4026b2:	4413      	add	r3, r2
  4026b4:	930e      	str	r3, [sp, #56]	; 0x38
  4026b6:	e775      	b.n	4025a4 <_svfprintf_r+0x1248>
  4026b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4026ba:	e5cb      	b.n	402254 <_svfprintf_r+0xef8>
  4026bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4026be:	4e1d      	ldr	r6, [pc, #116]	; (402734 <_svfprintf_r+0x13d8>)
  4026c0:	2b00      	cmp	r3, #0
  4026c2:	bfb6      	itet	lt
  4026c4:	272d      	movlt	r7, #45	; 0x2d
  4026c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4026ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4026ce:	4b1a      	ldr	r3, [pc, #104]	; (402738 <_svfprintf_r+0x13dc>)
  4026d0:	f7ff ba2f 	b.w	401b32 <_svfprintf_r+0x7d6>
  4026d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4026d6:	9808      	ldr	r0, [sp, #32]
  4026d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4026da:	4639      	mov	r1, r7
  4026dc:	f002 ffee 	bl	4056bc <__aeabi_dcmpeq>
  4026e0:	2800      	cmp	r0, #0
  4026e2:	f47f ae7f 	bne.w	4023e4 <_svfprintf_r+0x1088>
  4026e6:	f1c5 0501 	rsb	r5, r5, #1
  4026ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4026ec:	442c      	add	r4, r5
  4026ee:	e59e      	b.n	40222e <_svfprintf_r+0xed2>
  4026f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4026f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4026f4:	4413      	add	r3, r2
  4026f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4026f8:	441a      	add	r2, r3
  4026fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4026fe:	920e      	str	r2, [sp, #56]	; 0x38
  402700:	9308      	str	r3, [sp, #32]
  402702:	e5c7      	b.n	402294 <_svfprintf_r+0xf38>
  402704:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402706:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402708:	f1c3 0301 	rsb	r3, r3, #1
  40270c:	441a      	add	r2, r3
  40270e:	4613      	mov	r3, r2
  402710:	e7d0      	b.n	4026b4 <_svfprintf_r+0x1358>
  402712:	f01b 0301 	ands.w	r3, fp, #1
  402716:	9312      	str	r3, [sp, #72]	; 0x48
  402718:	f47f aee2 	bne.w	4024e0 <_svfprintf_r+0x1184>
  40271c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40271e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402722:	9308      	str	r3, [sp, #32]
  402724:	e5b6      	b.n	402294 <_svfprintf_r+0xf38>
  402726:	bf00      	nop
  402728:	66666667 	.word	0x66666667
  40272c:	00405b98 	.word	0x00405b98
  402730:	00405bb4 	.word	0x00405bb4
  402734:	00405b6c 	.word	0x00405b6c
  402738:	00405b68 	.word	0x00405b68
  40273c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40273e:	b913      	cbnz	r3, 402746 <_svfprintf_r+0x13ea>
  402740:	f01b 0f01 	tst.w	fp, #1
  402744:	d002      	beq.n	40274c <_svfprintf_r+0x13f0>
  402746:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402748:	3301      	adds	r3, #1
  40274a:	e7d4      	b.n	4026f6 <_svfprintf_r+0x139a>
  40274c:	2301      	movs	r3, #1
  40274e:	e73a      	b.n	4025c6 <_svfprintf_r+0x126a>
  402750:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402752:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402756:	6828      	ldr	r0, [r5, #0]
  402758:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40275c:	900a      	str	r0, [sp, #40]	; 0x28
  40275e:	4628      	mov	r0, r5
  402760:	3004      	adds	r0, #4
  402762:	46a2      	mov	sl, r4
  402764:	900f      	str	r0, [sp, #60]	; 0x3c
  402766:	f7fe be51 	b.w	40140c <_svfprintf_r+0xb0>
  40276a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40276e:	f7ff b867 	b.w	401840 <_svfprintf_r+0x4e4>
  402772:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402776:	f7ff ba15 	b.w	401ba4 <_svfprintf_r+0x848>
  40277a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40277e:	e6a6      	b.n	4024ce <_svfprintf_r+0x1172>
  402780:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402784:	f7ff b8eb 	b.w	40195e <_svfprintf_r+0x602>
  402788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40278a:	230c      	movs	r3, #12
  40278c:	6013      	str	r3, [r2, #0]
  40278e:	f04f 33ff 	mov.w	r3, #4294967295
  402792:	9309      	str	r3, [sp, #36]	; 0x24
  402794:	f7fe bebd 	b.w	401512 <_svfprintf_r+0x1b6>
  402798:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40279c:	f7ff b99a 	b.w	401ad4 <_svfprintf_r+0x778>
  4027a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4027a4:	f7ff b976 	b.w	401a94 <_svfprintf_r+0x738>
  4027a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4027ac:	f7ff b959 	b.w	401a62 <_svfprintf_r+0x706>
  4027b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4027b4:	f7ff b912 	b.w	4019dc <_svfprintf_r+0x680>

004027b8 <__utoa>:
  4027b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4027ba:	f8df e078 	ldr.w	lr, [pc, #120]	; 402834 <__utoa+0x7c>
  4027be:	4616      	mov	r6, r2
  4027c0:	4604      	mov	r4, r0
  4027c2:	460f      	mov	r7, r1
  4027c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4027c8:	b08b      	sub	sp, #44	; 0x2c
  4027ca:	466d      	mov	r5, sp
  4027cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  4027ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4027d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  4027d4:	e89e 0003 	ldmia.w	lr, {r0, r1}
  4027d8:	1eb3      	subs	r3, r6, #2
  4027da:	f845 0b04 	str.w	r0, [r5], #4
  4027de:	2b22      	cmp	r3, #34	; 0x22
  4027e0:	7029      	strb	r1, [r5, #0]
  4027e2:	d822      	bhi.n	40282a <__utoa+0x72>
  4027e4:	1e7d      	subs	r5, r7, #1
  4027e6:	4628      	mov	r0, r5
  4027e8:	2200      	movs	r2, #0
  4027ea:	e000      	b.n	4027ee <__utoa+0x36>
  4027ec:	461a      	mov	r2, r3
  4027ee:	fbb4 f1f6 	udiv	r1, r4, r6
  4027f2:	ab0a      	add	r3, sp, #40	; 0x28
  4027f4:	fb06 4411 	mls	r4, r6, r1, r4
  4027f8:	4423      	add	r3, r4
  4027fa:	460c      	mov	r4, r1
  4027fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
  402800:	f800 3f01 	strb.w	r3, [r0, #1]!
  402804:	1c53      	adds	r3, r2, #1
  402806:	2900      	cmp	r1, #0
  402808:	d1f0      	bne.n	4027ec <__utoa+0x34>
  40280a:	54f9      	strb	r1, [r7, r3]
  40280c:	18bb      	adds	r3, r7, r2
  40280e:	b14a      	cbz	r2, 402824 <__utoa+0x6c>
  402810:	7819      	ldrb	r1, [r3, #0]
  402812:	7868      	ldrb	r0, [r5, #1]
  402814:	f805 1f01 	strb.w	r1, [r5, #1]!
  402818:	3401      	adds	r4, #1
  40281a:	1b11      	subs	r1, r2, r4
  40281c:	428c      	cmp	r4, r1
  40281e:	f803 0901 	strb.w	r0, [r3], #-1
  402822:	dbf5      	blt.n	402810 <__utoa+0x58>
  402824:	4638      	mov	r0, r7
  402826:	b00b      	add	sp, #44	; 0x2c
  402828:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40282a:	2000      	movs	r0, #0
  40282c:	7038      	strb	r0, [r7, #0]
  40282e:	b00b      	add	sp, #44	; 0x2c
  402830:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402832:	bf00      	nop
  402834:	00405bc4 	.word	0x00405bc4

00402838 <register_fini>:
  402838:	4b02      	ldr	r3, [pc, #8]	; (402844 <register_fini+0xc>)
  40283a:	b113      	cbz	r3, 402842 <register_fini+0xa>
  40283c:	4802      	ldr	r0, [pc, #8]	; (402848 <register_fini+0x10>)
  40283e:	f000 b805 	b.w	40284c <atexit>
  402842:	4770      	bx	lr
  402844:	00000000 	.word	0x00000000
  402848:	004037d5 	.word	0x004037d5

0040284c <atexit>:
  40284c:	2300      	movs	r3, #0
  40284e:	4601      	mov	r1, r0
  402850:	461a      	mov	r2, r3
  402852:	4618      	mov	r0, r3
  402854:	f001 bf1c 	b.w	404690 <__register_exitproc>

00402858 <quorem>:
  402858:	6902      	ldr	r2, [r0, #16]
  40285a:	690b      	ldr	r3, [r1, #16]
  40285c:	4293      	cmp	r3, r2
  40285e:	f300 808d 	bgt.w	40297c <quorem+0x124>
  402862:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402866:	f103 38ff 	add.w	r8, r3, #4294967295
  40286a:	f101 0714 	add.w	r7, r1, #20
  40286e:	f100 0b14 	add.w	fp, r0, #20
  402872:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402876:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40287a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40287e:	b083      	sub	sp, #12
  402880:	3201      	adds	r2, #1
  402882:	fbb3 f9f2 	udiv	r9, r3, r2
  402886:	eb0b 0304 	add.w	r3, fp, r4
  40288a:	9400      	str	r4, [sp, #0]
  40288c:	eb07 0a04 	add.w	sl, r7, r4
  402890:	9301      	str	r3, [sp, #4]
  402892:	f1b9 0f00 	cmp.w	r9, #0
  402896:	d039      	beq.n	40290c <quorem+0xb4>
  402898:	2500      	movs	r5, #0
  40289a:	462e      	mov	r6, r5
  40289c:	46bc      	mov	ip, r7
  40289e:	46de      	mov	lr, fp
  4028a0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4028a4:	f8de 3000 	ldr.w	r3, [lr]
  4028a8:	b2a2      	uxth	r2, r4
  4028aa:	fb09 5502 	mla	r5, r9, r2, r5
  4028ae:	0c22      	lsrs	r2, r4, #16
  4028b0:	0c2c      	lsrs	r4, r5, #16
  4028b2:	fb09 4202 	mla	r2, r9, r2, r4
  4028b6:	b2ad      	uxth	r5, r5
  4028b8:	1b75      	subs	r5, r6, r5
  4028ba:	b296      	uxth	r6, r2
  4028bc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4028c0:	fa15 f383 	uxtah	r3, r5, r3
  4028c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4028c8:	b29b      	uxth	r3, r3
  4028ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4028ce:	45e2      	cmp	sl, ip
  4028d0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4028d4:	f84e 3b04 	str.w	r3, [lr], #4
  4028d8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4028dc:	d2e0      	bcs.n	4028a0 <quorem+0x48>
  4028de:	9b00      	ldr	r3, [sp, #0]
  4028e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4028e4:	b993      	cbnz	r3, 40290c <quorem+0xb4>
  4028e6:	9c01      	ldr	r4, [sp, #4]
  4028e8:	1f23      	subs	r3, r4, #4
  4028ea:	459b      	cmp	fp, r3
  4028ec:	d20c      	bcs.n	402908 <quorem+0xb0>
  4028ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4028f2:	b94b      	cbnz	r3, 402908 <quorem+0xb0>
  4028f4:	f1a4 0308 	sub.w	r3, r4, #8
  4028f8:	e002      	b.n	402900 <quorem+0xa8>
  4028fa:	681a      	ldr	r2, [r3, #0]
  4028fc:	3b04      	subs	r3, #4
  4028fe:	b91a      	cbnz	r2, 402908 <quorem+0xb0>
  402900:	459b      	cmp	fp, r3
  402902:	f108 38ff 	add.w	r8, r8, #4294967295
  402906:	d3f8      	bcc.n	4028fa <quorem+0xa2>
  402908:	f8c0 8010 	str.w	r8, [r0, #16]
  40290c:	4604      	mov	r4, r0
  40290e:	f001 fd33 	bl	404378 <__mcmp>
  402912:	2800      	cmp	r0, #0
  402914:	db2e      	blt.n	402974 <quorem+0x11c>
  402916:	f109 0901 	add.w	r9, r9, #1
  40291a:	465d      	mov	r5, fp
  40291c:	2300      	movs	r3, #0
  40291e:	f857 1b04 	ldr.w	r1, [r7], #4
  402922:	6828      	ldr	r0, [r5, #0]
  402924:	b28a      	uxth	r2, r1
  402926:	1a9a      	subs	r2, r3, r2
  402928:	0c0b      	lsrs	r3, r1, #16
  40292a:	fa12 f280 	uxtah	r2, r2, r0
  40292e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402932:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402936:	b292      	uxth	r2, r2
  402938:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40293c:	45ba      	cmp	sl, r7
  40293e:	f845 2b04 	str.w	r2, [r5], #4
  402942:	ea4f 4323 	mov.w	r3, r3, asr #16
  402946:	d2ea      	bcs.n	40291e <quorem+0xc6>
  402948:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40294c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402950:	b982      	cbnz	r2, 402974 <quorem+0x11c>
  402952:	1f1a      	subs	r2, r3, #4
  402954:	4593      	cmp	fp, r2
  402956:	d20b      	bcs.n	402970 <quorem+0x118>
  402958:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40295c:	b942      	cbnz	r2, 402970 <quorem+0x118>
  40295e:	3b08      	subs	r3, #8
  402960:	e002      	b.n	402968 <quorem+0x110>
  402962:	681a      	ldr	r2, [r3, #0]
  402964:	3b04      	subs	r3, #4
  402966:	b91a      	cbnz	r2, 402970 <quorem+0x118>
  402968:	459b      	cmp	fp, r3
  40296a:	f108 38ff 	add.w	r8, r8, #4294967295
  40296e:	d3f8      	bcc.n	402962 <quorem+0x10a>
  402970:	f8c4 8010 	str.w	r8, [r4, #16]
  402974:	4648      	mov	r0, r9
  402976:	b003      	add	sp, #12
  402978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40297c:	2000      	movs	r0, #0
  40297e:	4770      	bx	lr

00402980 <_dtoa_r>:
  402980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402984:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402986:	b09b      	sub	sp, #108	; 0x6c
  402988:	4604      	mov	r4, r0
  40298a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40298c:	4692      	mov	sl, r2
  40298e:	469b      	mov	fp, r3
  402990:	b141      	cbz	r1, 4029a4 <_dtoa_r+0x24>
  402992:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402994:	604a      	str	r2, [r1, #4]
  402996:	2301      	movs	r3, #1
  402998:	4093      	lsls	r3, r2
  40299a:	608b      	str	r3, [r1, #8]
  40299c:	f001 fb14 	bl	403fc8 <_Bfree>
  4029a0:	2300      	movs	r3, #0
  4029a2:	6423      	str	r3, [r4, #64]	; 0x40
  4029a4:	f1bb 0f00 	cmp.w	fp, #0
  4029a8:	465d      	mov	r5, fp
  4029aa:	db35      	blt.n	402a18 <_dtoa_r+0x98>
  4029ac:	2300      	movs	r3, #0
  4029ae:	6033      	str	r3, [r6, #0]
  4029b0:	4b9d      	ldr	r3, [pc, #628]	; (402c28 <_dtoa_r+0x2a8>)
  4029b2:	43ab      	bics	r3, r5
  4029b4:	d015      	beq.n	4029e2 <_dtoa_r+0x62>
  4029b6:	4650      	mov	r0, sl
  4029b8:	4659      	mov	r1, fp
  4029ba:	2200      	movs	r2, #0
  4029bc:	2300      	movs	r3, #0
  4029be:	f002 fe7d 	bl	4056bc <__aeabi_dcmpeq>
  4029c2:	4680      	mov	r8, r0
  4029c4:	2800      	cmp	r0, #0
  4029c6:	d02d      	beq.n	402a24 <_dtoa_r+0xa4>
  4029c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4029ca:	2301      	movs	r3, #1
  4029cc:	6013      	str	r3, [r2, #0]
  4029ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4029d0:	2b00      	cmp	r3, #0
  4029d2:	f000 80bd 	beq.w	402b50 <_dtoa_r+0x1d0>
  4029d6:	4895      	ldr	r0, [pc, #596]	; (402c2c <_dtoa_r+0x2ac>)
  4029d8:	6018      	str	r0, [r3, #0]
  4029da:	3801      	subs	r0, #1
  4029dc:	b01b      	add	sp, #108	; 0x6c
  4029de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4029e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4029e8:	6013      	str	r3, [r2, #0]
  4029ea:	f1ba 0f00 	cmp.w	sl, #0
  4029ee:	d10d      	bne.n	402a0c <_dtoa_r+0x8c>
  4029f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4029f4:	b955      	cbnz	r5, 402a0c <_dtoa_r+0x8c>
  4029f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4029f8:	488d      	ldr	r0, [pc, #564]	; (402c30 <_dtoa_r+0x2b0>)
  4029fa:	2b00      	cmp	r3, #0
  4029fc:	d0ee      	beq.n	4029dc <_dtoa_r+0x5c>
  4029fe:	f100 0308 	add.w	r3, r0, #8
  402a02:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402a04:	6013      	str	r3, [r2, #0]
  402a06:	b01b      	add	sp, #108	; 0x6c
  402a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402a0e:	4889      	ldr	r0, [pc, #548]	; (402c34 <_dtoa_r+0x2b4>)
  402a10:	2b00      	cmp	r3, #0
  402a12:	d0e3      	beq.n	4029dc <_dtoa_r+0x5c>
  402a14:	1cc3      	adds	r3, r0, #3
  402a16:	e7f4      	b.n	402a02 <_dtoa_r+0x82>
  402a18:	2301      	movs	r3, #1
  402a1a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  402a1e:	6033      	str	r3, [r6, #0]
  402a20:	46ab      	mov	fp, r5
  402a22:	e7c5      	b.n	4029b0 <_dtoa_r+0x30>
  402a24:	aa18      	add	r2, sp, #96	; 0x60
  402a26:	ab19      	add	r3, sp, #100	; 0x64
  402a28:	9201      	str	r2, [sp, #4]
  402a2a:	9300      	str	r3, [sp, #0]
  402a2c:	4652      	mov	r2, sl
  402a2e:	465b      	mov	r3, fp
  402a30:	4620      	mov	r0, r4
  402a32:	f001 fd41 	bl	4044b8 <__d2b>
  402a36:	0d2b      	lsrs	r3, r5, #20
  402a38:	4681      	mov	r9, r0
  402a3a:	d071      	beq.n	402b20 <_dtoa_r+0x1a0>
  402a3c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402a40:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402a44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402a46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  402a4a:	4650      	mov	r0, sl
  402a4c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402a50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402a54:	2200      	movs	r2, #0
  402a56:	4b78      	ldr	r3, [pc, #480]	; (402c38 <_dtoa_r+0x2b8>)
  402a58:	f002 fa14 	bl	404e84 <__aeabi_dsub>
  402a5c:	a36c      	add	r3, pc, #432	; (adr r3, 402c10 <_dtoa_r+0x290>)
  402a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a62:	f002 fbc3 	bl	4051ec <__aeabi_dmul>
  402a66:	a36c      	add	r3, pc, #432	; (adr r3, 402c18 <_dtoa_r+0x298>)
  402a68:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a6c:	f002 fa0c 	bl	404e88 <__adddf3>
  402a70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402a74:	4630      	mov	r0, r6
  402a76:	f002 fb53 	bl	405120 <__aeabi_i2d>
  402a7a:	a369      	add	r3, pc, #420	; (adr r3, 402c20 <_dtoa_r+0x2a0>)
  402a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a80:	f002 fbb4 	bl	4051ec <__aeabi_dmul>
  402a84:	4602      	mov	r2, r0
  402a86:	460b      	mov	r3, r1
  402a88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a8c:	f002 f9fc 	bl	404e88 <__adddf3>
  402a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402a94:	f002 fe5a 	bl	40574c <__aeabi_d2iz>
  402a98:	2200      	movs	r2, #0
  402a9a:	9002      	str	r0, [sp, #8]
  402a9c:	2300      	movs	r3, #0
  402a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402aa2:	f002 fe15 	bl	4056d0 <__aeabi_dcmplt>
  402aa6:	2800      	cmp	r0, #0
  402aa8:	f040 8173 	bne.w	402d92 <_dtoa_r+0x412>
  402aac:	9d02      	ldr	r5, [sp, #8]
  402aae:	2d16      	cmp	r5, #22
  402ab0:	f200 815d 	bhi.w	402d6e <_dtoa_r+0x3ee>
  402ab4:	4b61      	ldr	r3, [pc, #388]	; (402c3c <_dtoa_r+0x2bc>)
  402ab6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  402aba:	e9d3 0100 	ldrd	r0, r1, [r3]
  402abe:	4652      	mov	r2, sl
  402ac0:	465b      	mov	r3, fp
  402ac2:	f002 fe23 	bl	40570c <__aeabi_dcmpgt>
  402ac6:	2800      	cmp	r0, #0
  402ac8:	f000 81c5 	beq.w	402e56 <_dtoa_r+0x4d6>
  402acc:	1e6b      	subs	r3, r5, #1
  402ace:	9302      	str	r3, [sp, #8]
  402ad0:	2300      	movs	r3, #0
  402ad2:	930e      	str	r3, [sp, #56]	; 0x38
  402ad4:	1bbf      	subs	r7, r7, r6
  402ad6:	1e7b      	subs	r3, r7, #1
  402ad8:	9306      	str	r3, [sp, #24]
  402ada:	f100 8154 	bmi.w	402d86 <_dtoa_r+0x406>
  402ade:	2300      	movs	r3, #0
  402ae0:	9308      	str	r3, [sp, #32]
  402ae2:	9b02      	ldr	r3, [sp, #8]
  402ae4:	2b00      	cmp	r3, #0
  402ae6:	f2c0 8145 	blt.w	402d74 <_dtoa_r+0x3f4>
  402aea:	9a06      	ldr	r2, [sp, #24]
  402aec:	930d      	str	r3, [sp, #52]	; 0x34
  402aee:	4611      	mov	r1, r2
  402af0:	4419      	add	r1, r3
  402af2:	2300      	movs	r3, #0
  402af4:	9106      	str	r1, [sp, #24]
  402af6:	930c      	str	r3, [sp, #48]	; 0x30
  402af8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402afa:	2b09      	cmp	r3, #9
  402afc:	d82a      	bhi.n	402b54 <_dtoa_r+0x1d4>
  402afe:	2b05      	cmp	r3, #5
  402b00:	f340 865b 	ble.w	4037ba <_dtoa_r+0xe3a>
  402b04:	3b04      	subs	r3, #4
  402b06:	9324      	str	r3, [sp, #144]	; 0x90
  402b08:	2500      	movs	r5, #0
  402b0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b0c:	3b02      	subs	r3, #2
  402b0e:	2b03      	cmp	r3, #3
  402b10:	f200 8642 	bhi.w	403798 <_dtoa_r+0xe18>
  402b14:	e8df f013 	tbh	[pc, r3, lsl #1]
  402b18:	02c903d4 	.word	0x02c903d4
  402b1c:	046103df 	.word	0x046103df
  402b20:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402b22:	9e19      	ldr	r6, [sp, #100]	; 0x64
  402b24:	443e      	add	r6, r7
  402b26:	f206 4332 	addw	r3, r6, #1074	; 0x432
  402b2a:	2b20      	cmp	r3, #32
  402b2c:	f340 818e 	ble.w	402e4c <_dtoa_r+0x4cc>
  402b30:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402b34:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402b38:	409d      	lsls	r5, r3
  402b3a:	fa2a f000 	lsr.w	r0, sl, r0
  402b3e:	4328      	orrs	r0, r5
  402b40:	f002 fade 	bl	405100 <__aeabi_ui2d>
  402b44:	2301      	movs	r3, #1
  402b46:	3e01      	subs	r6, #1
  402b48:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402b4c:	9314      	str	r3, [sp, #80]	; 0x50
  402b4e:	e781      	b.n	402a54 <_dtoa_r+0xd4>
  402b50:	483b      	ldr	r0, [pc, #236]	; (402c40 <_dtoa_r+0x2c0>)
  402b52:	e743      	b.n	4029dc <_dtoa_r+0x5c>
  402b54:	2100      	movs	r1, #0
  402b56:	6461      	str	r1, [r4, #68]	; 0x44
  402b58:	4620      	mov	r0, r4
  402b5a:	9125      	str	r1, [sp, #148]	; 0x94
  402b5c:	f001 fa0e 	bl	403f7c <_Balloc>
  402b60:	f04f 33ff 	mov.w	r3, #4294967295
  402b64:	930a      	str	r3, [sp, #40]	; 0x28
  402b66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402b68:	930f      	str	r3, [sp, #60]	; 0x3c
  402b6a:	2301      	movs	r3, #1
  402b6c:	9004      	str	r0, [sp, #16]
  402b6e:	6420      	str	r0, [r4, #64]	; 0x40
  402b70:	9224      	str	r2, [sp, #144]	; 0x90
  402b72:	930b      	str	r3, [sp, #44]	; 0x2c
  402b74:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402b76:	2b00      	cmp	r3, #0
  402b78:	f2c0 80d9 	blt.w	402d2e <_dtoa_r+0x3ae>
  402b7c:	9a02      	ldr	r2, [sp, #8]
  402b7e:	2a0e      	cmp	r2, #14
  402b80:	f300 80d5 	bgt.w	402d2e <_dtoa_r+0x3ae>
  402b84:	4b2d      	ldr	r3, [pc, #180]	; (402c3c <_dtoa_r+0x2bc>)
  402b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402b92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402b94:	2b00      	cmp	r3, #0
  402b96:	f2c0 83ba 	blt.w	40330e <_dtoa_r+0x98e>
  402b9a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  402b9e:	4650      	mov	r0, sl
  402ba0:	462a      	mov	r2, r5
  402ba2:	4633      	mov	r3, r6
  402ba4:	4659      	mov	r1, fp
  402ba6:	f002 fc4b 	bl	405440 <__aeabi_ddiv>
  402baa:	f002 fdcf 	bl	40574c <__aeabi_d2iz>
  402bae:	4680      	mov	r8, r0
  402bb0:	f002 fab6 	bl	405120 <__aeabi_i2d>
  402bb4:	462a      	mov	r2, r5
  402bb6:	4633      	mov	r3, r6
  402bb8:	f002 fb18 	bl	4051ec <__aeabi_dmul>
  402bbc:	460b      	mov	r3, r1
  402bbe:	4602      	mov	r2, r0
  402bc0:	4659      	mov	r1, fp
  402bc2:	4650      	mov	r0, sl
  402bc4:	f002 f95e 	bl	404e84 <__aeabi_dsub>
  402bc8:	9d04      	ldr	r5, [sp, #16]
  402bca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  402bce:	702b      	strb	r3, [r5, #0]
  402bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402bd2:	2b01      	cmp	r3, #1
  402bd4:	4606      	mov	r6, r0
  402bd6:	460f      	mov	r7, r1
  402bd8:	f105 0501 	add.w	r5, r5, #1
  402bdc:	d068      	beq.n	402cb0 <_dtoa_r+0x330>
  402bde:	2200      	movs	r2, #0
  402be0:	4b18      	ldr	r3, [pc, #96]	; (402c44 <_dtoa_r+0x2c4>)
  402be2:	f002 fb03 	bl	4051ec <__aeabi_dmul>
  402be6:	2200      	movs	r2, #0
  402be8:	2300      	movs	r3, #0
  402bea:	4606      	mov	r6, r0
  402bec:	460f      	mov	r7, r1
  402bee:	f002 fd65 	bl	4056bc <__aeabi_dcmpeq>
  402bf2:	2800      	cmp	r0, #0
  402bf4:	f040 8088 	bne.w	402d08 <_dtoa_r+0x388>
  402bf8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  402bfc:	f04f 0a00 	mov.w	sl, #0
  402c00:	f8df b040 	ldr.w	fp, [pc, #64]	; 402c44 <_dtoa_r+0x2c4>
  402c04:	940c      	str	r4, [sp, #48]	; 0x30
  402c06:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  402c0a:	e028      	b.n	402c5e <_dtoa_r+0x2de>
  402c0c:	f3af 8000 	nop.w
  402c10:	636f4361 	.word	0x636f4361
  402c14:	3fd287a7 	.word	0x3fd287a7
  402c18:	8b60c8b3 	.word	0x8b60c8b3
  402c1c:	3fc68a28 	.word	0x3fc68a28
  402c20:	509f79fb 	.word	0x509f79fb
  402c24:	3fd34413 	.word	0x3fd34413
  402c28:	7ff00000 	.word	0x7ff00000
  402c2c:	00405ba1 	.word	0x00405ba1
  402c30:	00405bec 	.word	0x00405bec
  402c34:	00405bf8 	.word	0x00405bf8
  402c38:	3ff80000 	.word	0x3ff80000
  402c3c:	00405c28 	.word	0x00405c28
  402c40:	00405ba0 	.word	0x00405ba0
  402c44:	40240000 	.word	0x40240000
  402c48:	f002 fad0 	bl	4051ec <__aeabi_dmul>
  402c4c:	2200      	movs	r2, #0
  402c4e:	2300      	movs	r3, #0
  402c50:	4606      	mov	r6, r0
  402c52:	460f      	mov	r7, r1
  402c54:	f002 fd32 	bl	4056bc <__aeabi_dcmpeq>
  402c58:	2800      	cmp	r0, #0
  402c5a:	f040 83c1 	bne.w	4033e0 <_dtoa_r+0xa60>
  402c5e:	4642      	mov	r2, r8
  402c60:	464b      	mov	r3, r9
  402c62:	4630      	mov	r0, r6
  402c64:	4639      	mov	r1, r7
  402c66:	f002 fbeb 	bl	405440 <__aeabi_ddiv>
  402c6a:	f002 fd6f 	bl	40574c <__aeabi_d2iz>
  402c6e:	4604      	mov	r4, r0
  402c70:	f002 fa56 	bl	405120 <__aeabi_i2d>
  402c74:	4642      	mov	r2, r8
  402c76:	464b      	mov	r3, r9
  402c78:	f002 fab8 	bl	4051ec <__aeabi_dmul>
  402c7c:	4602      	mov	r2, r0
  402c7e:	460b      	mov	r3, r1
  402c80:	4630      	mov	r0, r6
  402c82:	4639      	mov	r1, r7
  402c84:	f002 f8fe 	bl	404e84 <__aeabi_dsub>
  402c88:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  402c8c:	9e04      	ldr	r6, [sp, #16]
  402c8e:	f805 eb01 	strb.w	lr, [r5], #1
  402c92:	eba5 0e06 	sub.w	lr, r5, r6
  402c96:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402c98:	45b6      	cmp	lr, r6
  402c9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402c9e:	4652      	mov	r2, sl
  402ca0:	465b      	mov	r3, fp
  402ca2:	d1d1      	bne.n	402c48 <_dtoa_r+0x2c8>
  402ca4:	46a0      	mov	r8, r4
  402ca6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  402caa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402cac:	4606      	mov	r6, r0
  402cae:	460f      	mov	r7, r1
  402cb0:	4632      	mov	r2, r6
  402cb2:	463b      	mov	r3, r7
  402cb4:	4630      	mov	r0, r6
  402cb6:	4639      	mov	r1, r7
  402cb8:	f002 f8e6 	bl	404e88 <__adddf3>
  402cbc:	4606      	mov	r6, r0
  402cbe:	460f      	mov	r7, r1
  402cc0:	4602      	mov	r2, r0
  402cc2:	460b      	mov	r3, r1
  402cc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402cc8:	f002 fd02 	bl	4056d0 <__aeabi_dcmplt>
  402ccc:	b948      	cbnz	r0, 402ce2 <_dtoa_r+0x362>
  402cce:	4632      	mov	r2, r6
  402cd0:	463b      	mov	r3, r7
  402cd2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402cd6:	f002 fcf1 	bl	4056bc <__aeabi_dcmpeq>
  402cda:	b1a8      	cbz	r0, 402d08 <_dtoa_r+0x388>
  402cdc:	f018 0f01 	tst.w	r8, #1
  402ce0:	d012      	beq.n	402d08 <_dtoa_r+0x388>
  402ce2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402ce6:	9a04      	ldr	r2, [sp, #16]
  402ce8:	1e6b      	subs	r3, r5, #1
  402cea:	e004      	b.n	402cf6 <_dtoa_r+0x376>
  402cec:	429a      	cmp	r2, r3
  402cee:	f000 8401 	beq.w	4034f4 <_dtoa_r+0xb74>
  402cf2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402cf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  402cfa:	f103 0501 	add.w	r5, r3, #1
  402cfe:	d0f5      	beq.n	402cec <_dtoa_r+0x36c>
  402d00:	f108 0801 	add.w	r8, r8, #1
  402d04:	f883 8000 	strb.w	r8, [r3]
  402d08:	4649      	mov	r1, r9
  402d0a:	4620      	mov	r0, r4
  402d0c:	f001 f95c 	bl	403fc8 <_Bfree>
  402d10:	2200      	movs	r2, #0
  402d12:	9b02      	ldr	r3, [sp, #8]
  402d14:	702a      	strb	r2, [r5, #0]
  402d16:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402d18:	3301      	adds	r3, #1
  402d1a:	6013      	str	r3, [r2, #0]
  402d1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402d1e:	2b00      	cmp	r3, #0
  402d20:	f000 839e 	beq.w	403460 <_dtoa_r+0xae0>
  402d24:	9804      	ldr	r0, [sp, #16]
  402d26:	601d      	str	r5, [r3, #0]
  402d28:	b01b      	add	sp, #108	; 0x6c
  402d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402d30:	2a00      	cmp	r2, #0
  402d32:	d03e      	beq.n	402db2 <_dtoa_r+0x432>
  402d34:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402d36:	2a01      	cmp	r2, #1
  402d38:	f340 8311 	ble.w	40335e <_dtoa_r+0x9de>
  402d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402d40:	1e5f      	subs	r7, r3, #1
  402d42:	42ba      	cmp	r2, r7
  402d44:	f2c0 838f 	blt.w	403466 <_dtoa_r+0xae6>
  402d48:	1bd7      	subs	r7, r2, r7
  402d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d4c:	2b00      	cmp	r3, #0
  402d4e:	f2c0 848b 	blt.w	403668 <_dtoa_r+0xce8>
  402d52:	9d08      	ldr	r5, [sp, #32]
  402d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d56:	9a08      	ldr	r2, [sp, #32]
  402d58:	441a      	add	r2, r3
  402d5a:	9208      	str	r2, [sp, #32]
  402d5c:	9a06      	ldr	r2, [sp, #24]
  402d5e:	2101      	movs	r1, #1
  402d60:	441a      	add	r2, r3
  402d62:	4620      	mov	r0, r4
  402d64:	9206      	str	r2, [sp, #24]
  402d66:	f001 f9c9 	bl	4040fc <__i2b>
  402d6a:	4606      	mov	r6, r0
  402d6c:	e024      	b.n	402db8 <_dtoa_r+0x438>
  402d6e:	2301      	movs	r3, #1
  402d70:	930e      	str	r3, [sp, #56]	; 0x38
  402d72:	e6af      	b.n	402ad4 <_dtoa_r+0x154>
  402d74:	9a08      	ldr	r2, [sp, #32]
  402d76:	9b02      	ldr	r3, [sp, #8]
  402d78:	1ad2      	subs	r2, r2, r3
  402d7a:	425b      	negs	r3, r3
  402d7c:	930c      	str	r3, [sp, #48]	; 0x30
  402d7e:	2300      	movs	r3, #0
  402d80:	9208      	str	r2, [sp, #32]
  402d82:	930d      	str	r3, [sp, #52]	; 0x34
  402d84:	e6b8      	b.n	402af8 <_dtoa_r+0x178>
  402d86:	f1c7 0301 	rsb	r3, r7, #1
  402d8a:	9308      	str	r3, [sp, #32]
  402d8c:	2300      	movs	r3, #0
  402d8e:	9306      	str	r3, [sp, #24]
  402d90:	e6a7      	b.n	402ae2 <_dtoa_r+0x162>
  402d92:	9d02      	ldr	r5, [sp, #8]
  402d94:	4628      	mov	r0, r5
  402d96:	f002 f9c3 	bl	405120 <__aeabi_i2d>
  402d9a:	4602      	mov	r2, r0
  402d9c:	460b      	mov	r3, r1
  402d9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402da2:	f002 fc8b 	bl	4056bc <__aeabi_dcmpeq>
  402da6:	2800      	cmp	r0, #0
  402da8:	f47f ae80 	bne.w	402aac <_dtoa_r+0x12c>
  402dac:	1e6b      	subs	r3, r5, #1
  402dae:	9302      	str	r3, [sp, #8]
  402db0:	e67c      	b.n	402aac <_dtoa_r+0x12c>
  402db2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402db4:	9d08      	ldr	r5, [sp, #32]
  402db6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  402db8:	2d00      	cmp	r5, #0
  402dba:	dd0c      	ble.n	402dd6 <_dtoa_r+0x456>
  402dbc:	9906      	ldr	r1, [sp, #24]
  402dbe:	2900      	cmp	r1, #0
  402dc0:	460b      	mov	r3, r1
  402dc2:	dd08      	ble.n	402dd6 <_dtoa_r+0x456>
  402dc4:	42a9      	cmp	r1, r5
  402dc6:	9a08      	ldr	r2, [sp, #32]
  402dc8:	bfa8      	it	ge
  402dca:	462b      	movge	r3, r5
  402dcc:	1ad2      	subs	r2, r2, r3
  402dce:	1aed      	subs	r5, r5, r3
  402dd0:	1acb      	subs	r3, r1, r3
  402dd2:	9208      	str	r2, [sp, #32]
  402dd4:	9306      	str	r3, [sp, #24]
  402dd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402dd8:	b1d3      	cbz	r3, 402e10 <_dtoa_r+0x490>
  402dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402ddc:	2b00      	cmp	r3, #0
  402dde:	f000 82b7 	beq.w	403350 <_dtoa_r+0x9d0>
  402de2:	2f00      	cmp	r7, #0
  402de4:	dd10      	ble.n	402e08 <_dtoa_r+0x488>
  402de6:	4631      	mov	r1, r6
  402de8:	463a      	mov	r2, r7
  402dea:	4620      	mov	r0, r4
  402dec:	f001 fa22 	bl	404234 <__pow5mult>
  402df0:	464a      	mov	r2, r9
  402df2:	4601      	mov	r1, r0
  402df4:	4606      	mov	r6, r0
  402df6:	4620      	mov	r0, r4
  402df8:	f001 f98a 	bl	404110 <__multiply>
  402dfc:	4649      	mov	r1, r9
  402dfe:	4680      	mov	r8, r0
  402e00:	4620      	mov	r0, r4
  402e02:	f001 f8e1 	bl	403fc8 <_Bfree>
  402e06:	46c1      	mov	r9, r8
  402e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402e0a:	1bda      	subs	r2, r3, r7
  402e0c:	f040 82a1 	bne.w	403352 <_dtoa_r+0x9d2>
  402e10:	2101      	movs	r1, #1
  402e12:	4620      	mov	r0, r4
  402e14:	f001 f972 	bl	4040fc <__i2b>
  402e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	4680      	mov	r8, r0
  402e1e:	dd1c      	ble.n	402e5a <_dtoa_r+0x4da>
  402e20:	4601      	mov	r1, r0
  402e22:	461a      	mov	r2, r3
  402e24:	4620      	mov	r0, r4
  402e26:	f001 fa05 	bl	404234 <__pow5mult>
  402e2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e2c:	2b01      	cmp	r3, #1
  402e2e:	4680      	mov	r8, r0
  402e30:	f340 8254 	ble.w	4032dc <_dtoa_r+0x95c>
  402e34:	2300      	movs	r3, #0
  402e36:	930c      	str	r3, [sp, #48]	; 0x30
  402e38:	f8d8 3010 	ldr.w	r3, [r8, #16]
  402e3c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  402e40:	6918      	ldr	r0, [r3, #16]
  402e42:	f001 f90b 	bl	40405c <__hi0bits>
  402e46:	f1c0 0020 	rsb	r0, r0, #32
  402e4a:	e010      	b.n	402e6e <_dtoa_r+0x4ee>
  402e4c:	f1c3 0520 	rsb	r5, r3, #32
  402e50:	fa0a f005 	lsl.w	r0, sl, r5
  402e54:	e674      	b.n	402b40 <_dtoa_r+0x1c0>
  402e56:	900e      	str	r0, [sp, #56]	; 0x38
  402e58:	e63c      	b.n	402ad4 <_dtoa_r+0x154>
  402e5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e5c:	2b01      	cmp	r3, #1
  402e5e:	f340 8287 	ble.w	403370 <_dtoa_r+0x9f0>
  402e62:	2300      	movs	r3, #0
  402e64:	930c      	str	r3, [sp, #48]	; 0x30
  402e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e68:	2001      	movs	r0, #1
  402e6a:	2b00      	cmp	r3, #0
  402e6c:	d1e4      	bne.n	402e38 <_dtoa_r+0x4b8>
  402e6e:	9a06      	ldr	r2, [sp, #24]
  402e70:	4410      	add	r0, r2
  402e72:	f010 001f 	ands.w	r0, r0, #31
  402e76:	f000 80a1 	beq.w	402fbc <_dtoa_r+0x63c>
  402e7a:	f1c0 0320 	rsb	r3, r0, #32
  402e7e:	2b04      	cmp	r3, #4
  402e80:	f340 849e 	ble.w	4037c0 <_dtoa_r+0xe40>
  402e84:	9b08      	ldr	r3, [sp, #32]
  402e86:	f1c0 001c 	rsb	r0, r0, #28
  402e8a:	4403      	add	r3, r0
  402e8c:	9308      	str	r3, [sp, #32]
  402e8e:	4613      	mov	r3, r2
  402e90:	4403      	add	r3, r0
  402e92:	4405      	add	r5, r0
  402e94:	9306      	str	r3, [sp, #24]
  402e96:	9b08      	ldr	r3, [sp, #32]
  402e98:	2b00      	cmp	r3, #0
  402e9a:	dd05      	ble.n	402ea8 <_dtoa_r+0x528>
  402e9c:	4649      	mov	r1, r9
  402e9e:	461a      	mov	r2, r3
  402ea0:	4620      	mov	r0, r4
  402ea2:	f001 fa17 	bl	4042d4 <__lshift>
  402ea6:	4681      	mov	r9, r0
  402ea8:	9b06      	ldr	r3, [sp, #24]
  402eaa:	2b00      	cmp	r3, #0
  402eac:	dd05      	ble.n	402eba <_dtoa_r+0x53a>
  402eae:	4641      	mov	r1, r8
  402eb0:	461a      	mov	r2, r3
  402eb2:	4620      	mov	r0, r4
  402eb4:	f001 fa0e 	bl	4042d4 <__lshift>
  402eb8:	4680      	mov	r8, r0
  402eba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ebc:	2b00      	cmp	r3, #0
  402ebe:	f040 8086 	bne.w	402fce <_dtoa_r+0x64e>
  402ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	f340 8266 	ble.w	403396 <_dtoa_r+0xa16>
  402eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402ecc:	2b00      	cmp	r3, #0
  402ece:	f000 8098 	beq.w	403002 <_dtoa_r+0x682>
  402ed2:	2d00      	cmp	r5, #0
  402ed4:	dd05      	ble.n	402ee2 <_dtoa_r+0x562>
  402ed6:	4631      	mov	r1, r6
  402ed8:	462a      	mov	r2, r5
  402eda:	4620      	mov	r0, r4
  402edc:	f001 f9fa 	bl	4042d4 <__lshift>
  402ee0:	4606      	mov	r6, r0
  402ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402ee4:	2b00      	cmp	r3, #0
  402ee6:	f040 8337 	bne.w	403558 <_dtoa_r+0xbd8>
  402eea:	9606      	str	r6, [sp, #24]
  402eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402eee:	9a04      	ldr	r2, [sp, #16]
  402ef0:	f8dd b018 	ldr.w	fp, [sp, #24]
  402ef4:	3b01      	subs	r3, #1
  402ef6:	18d3      	adds	r3, r2, r3
  402ef8:	930b      	str	r3, [sp, #44]	; 0x2c
  402efa:	f00a 0301 	and.w	r3, sl, #1
  402efe:	930c      	str	r3, [sp, #48]	; 0x30
  402f00:	4617      	mov	r7, r2
  402f02:	46c2      	mov	sl, r8
  402f04:	4651      	mov	r1, sl
  402f06:	4648      	mov	r0, r9
  402f08:	f7ff fca6 	bl	402858 <quorem>
  402f0c:	4631      	mov	r1, r6
  402f0e:	4605      	mov	r5, r0
  402f10:	4648      	mov	r0, r9
  402f12:	f001 fa31 	bl	404378 <__mcmp>
  402f16:	465a      	mov	r2, fp
  402f18:	900a      	str	r0, [sp, #40]	; 0x28
  402f1a:	4651      	mov	r1, sl
  402f1c:	4620      	mov	r0, r4
  402f1e:	f001 fa47 	bl	4043b0 <__mdiff>
  402f22:	68c2      	ldr	r2, [r0, #12]
  402f24:	4680      	mov	r8, r0
  402f26:	f105 0330 	add.w	r3, r5, #48	; 0x30
  402f2a:	2a00      	cmp	r2, #0
  402f2c:	f040 822b 	bne.w	403386 <_dtoa_r+0xa06>
  402f30:	4601      	mov	r1, r0
  402f32:	4648      	mov	r0, r9
  402f34:	9308      	str	r3, [sp, #32]
  402f36:	f001 fa1f 	bl	404378 <__mcmp>
  402f3a:	4641      	mov	r1, r8
  402f3c:	9006      	str	r0, [sp, #24]
  402f3e:	4620      	mov	r0, r4
  402f40:	f001 f842 	bl	403fc8 <_Bfree>
  402f44:	9a06      	ldr	r2, [sp, #24]
  402f46:	9b08      	ldr	r3, [sp, #32]
  402f48:	b932      	cbnz	r2, 402f58 <_dtoa_r+0x5d8>
  402f4a:	9924      	ldr	r1, [sp, #144]	; 0x90
  402f4c:	b921      	cbnz	r1, 402f58 <_dtoa_r+0x5d8>
  402f4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402f50:	2a00      	cmp	r2, #0
  402f52:	f000 83ef 	beq.w	403734 <_dtoa_r+0xdb4>
  402f56:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402f58:	990a      	ldr	r1, [sp, #40]	; 0x28
  402f5a:	2900      	cmp	r1, #0
  402f5c:	f2c0 829f 	blt.w	40349e <_dtoa_r+0xb1e>
  402f60:	d105      	bne.n	402f6e <_dtoa_r+0x5ee>
  402f62:	9924      	ldr	r1, [sp, #144]	; 0x90
  402f64:	b919      	cbnz	r1, 402f6e <_dtoa_r+0x5ee>
  402f66:	990c      	ldr	r1, [sp, #48]	; 0x30
  402f68:	2900      	cmp	r1, #0
  402f6a:	f000 8298 	beq.w	40349e <_dtoa_r+0xb1e>
  402f6e:	2a00      	cmp	r2, #0
  402f70:	f300 8306 	bgt.w	403580 <_dtoa_r+0xc00>
  402f74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f76:	703b      	strb	r3, [r7, #0]
  402f78:	f107 0801 	add.w	r8, r7, #1
  402f7c:	4297      	cmp	r7, r2
  402f7e:	4645      	mov	r5, r8
  402f80:	f000 830c 	beq.w	40359c <_dtoa_r+0xc1c>
  402f84:	4649      	mov	r1, r9
  402f86:	2300      	movs	r3, #0
  402f88:	220a      	movs	r2, #10
  402f8a:	4620      	mov	r0, r4
  402f8c:	f001 f826 	bl	403fdc <__multadd>
  402f90:	455e      	cmp	r6, fp
  402f92:	4681      	mov	r9, r0
  402f94:	4631      	mov	r1, r6
  402f96:	f04f 0300 	mov.w	r3, #0
  402f9a:	f04f 020a 	mov.w	r2, #10
  402f9e:	4620      	mov	r0, r4
  402fa0:	f000 81eb 	beq.w	40337a <_dtoa_r+0x9fa>
  402fa4:	f001 f81a 	bl	403fdc <__multadd>
  402fa8:	4659      	mov	r1, fp
  402faa:	4606      	mov	r6, r0
  402fac:	2300      	movs	r3, #0
  402fae:	220a      	movs	r2, #10
  402fb0:	4620      	mov	r0, r4
  402fb2:	f001 f813 	bl	403fdc <__multadd>
  402fb6:	4647      	mov	r7, r8
  402fb8:	4683      	mov	fp, r0
  402fba:	e7a3      	b.n	402f04 <_dtoa_r+0x584>
  402fbc:	201c      	movs	r0, #28
  402fbe:	9b08      	ldr	r3, [sp, #32]
  402fc0:	4403      	add	r3, r0
  402fc2:	9308      	str	r3, [sp, #32]
  402fc4:	9b06      	ldr	r3, [sp, #24]
  402fc6:	4403      	add	r3, r0
  402fc8:	4405      	add	r5, r0
  402fca:	9306      	str	r3, [sp, #24]
  402fcc:	e763      	b.n	402e96 <_dtoa_r+0x516>
  402fce:	4641      	mov	r1, r8
  402fd0:	4648      	mov	r0, r9
  402fd2:	f001 f9d1 	bl	404378 <__mcmp>
  402fd6:	2800      	cmp	r0, #0
  402fd8:	f6bf af73 	bge.w	402ec2 <_dtoa_r+0x542>
  402fdc:	9f02      	ldr	r7, [sp, #8]
  402fde:	4649      	mov	r1, r9
  402fe0:	2300      	movs	r3, #0
  402fe2:	220a      	movs	r2, #10
  402fe4:	4620      	mov	r0, r4
  402fe6:	3f01      	subs	r7, #1
  402fe8:	9702      	str	r7, [sp, #8]
  402fea:	f000 fff7 	bl	403fdc <__multadd>
  402fee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402ff0:	4681      	mov	r9, r0
  402ff2:	2b00      	cmp	r3, #0
  402ff4:	f040 83b6 	bne.w	403764 <_dtoa_r+0xde4>
  402ff8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402ffa:	2b00      	cmp	r3, #0
  402ffc:	f340 83bf 	ble.w	40377e <_dtoa_r+0xdfe>
  403000:	930a      	str	r3, [sp, #40]	; 0x28
  403002:	f8dd b010 	ldr.w	fp, [sp, #16]
  403006:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403008:	465d      	mov	r5, fp
  40300a:	e002      	b.n	403012 <_dtoa_r+0x692>
  40300c:	f000 ffe6 	bl	403fdc <__multadd>
  403010:	4681      	mov	r9, r0
  403012:	4641      	mov	r1, r8
  403014:	4648      	mov	r0, r9
  403016:	f7ff fc1f 	bl	402858 <quorem>
  40301a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40301e:	f805 ab01 	strb.w	sl, [r5], #1
  403022:	eba5 030b 	sub.w	r3, r5, fp
  403026:	42bb      	cmp	r3, r7
  403028:	f04f 020a 	mov.w	r2, #10
  40302c:	f04f 0300 	mov.w	r3, #0
  403030:	4649      	mov	r1, r9
  403032:	4620      	mov	r0, r4
  403034:	dbea      	blt.n	40300c <_dtoa_r+0x68c>
  403036:	9b04      	ldr	r3, [sp, #16]
  403038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40303a:	2a01      	cmp	r2, #1
  40303c:	bfac      	ite	ge
  40303e:	189b      	addge	r3, r3, r2
  403040:	3301      	addlt	r3, #1
  403042:	461d      	mov	r5, r3
  403044:	f04f 0b00 	mov.w	fp, #0
  403048:	4649      	mov	r1, r9
  40304a:	2201      	movs	r2, #1
  40304c:	4620      	mov	r0, r4
  40304e:	f001 f941 	bl	4042d4 <__lshift>
  403052:	4641      	mov	r1, r8
  403054:	4681      	mov	r9, r0
  403056:	f001 f98f 	bl	404378 <__mcmp>
  40305a:	2800      	cmp	r0, #0
  40305c:	f340 823d 	ble.w	4034da <_dtoa_r+0xb5a>
  403060:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403064:	9904      	ldr	r1, [sp, #16]
  403066:	1e6b      	subs	r3, r5, #1
  403068:	e004      	b.n	403074 <_dtoa_r+0x6f4>
  40306a:	428b      	cmp	r3, r1
  40306c:	f000 81ae 	beq.w	4033cc <_dtoa_r+0xa4c>
  403070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403074:	2a39      	cmp	r2, #57	; 0x39
  403076:	f103 0501 	add.w	r5, r3, #1
  40307a:	d0f6      	beq.n	40306a <_dtoa_r+0x6ea>
  40307c:	3201      	adds	r2, #1
  40307e:	701a      	strb	r2, [r3, #0]
  403080:	4641      	mov	r1, r8
  403082:	4620      	mov	r0, r4
  403084:	f000 ffa0 	bl	403fc8 <_Bfree>
  403088:	2e00      	cmp	r6, #0
  40308a:	f43f ae3d 	beq.w	402d08 <_dtoa_r+0x388>
  40308e:	f1bb 0f00 	cmp.w	fp, #0
  403092:	d005      	beq.n	4030a0 <_dtoa_r+0x720>
  403094:	45b3      	cmp	fp, r6
  403096:	d003      	beq.n	4030a0 <_dtoa_r+0x720>
  403098:	4659      	mov	r1, fp
  40309a:	4620      	mov	r0, r4
  40309c:	f000 ff94 	bl	403fc8 <_Bfree>
  4030a0:	4631      	mov	r1, r6
  4030a2:	4620      	mov	r0, r4
  4030a4:	f000 ff90 	bl	403fc8 <_Bfree>
  4030a8:	e62e      	b.n	402d08 <_dtoa_r+0x388>
  4030aa:	2300      	movs	r3, #0
  4030ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4030ae:	9b02      	ldr	r3, [sp, #8]
  4030b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4030b2:	4413      	add	r3, r2
  4030b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4030b6:	3301      	adds	r3, #1
  4030b8:	2b01      	cmp	r3, #1
  4030ba:	461f      	mov	r7, r3
  4030bc:	461e      	mov	r6, r3
  4030be:	930a      	str	r3, [sp, #40]	; 0x28
  4030c0:	bfb8      	it	lt
  4030c2:	2701      	movlt	r7, #1
  4030c4:	2100      	movs	r1, #0
  4030c6:	2f17      	cmp	r7, #23
  4030c8:	6461      	str	r1, [r4, #68]	; 0x44
  4030ca:	d90a      	bls.n	4030e2 <_dtoa_r+0x762>
  4030cc:	2201      	movs	r2, #1
  4030ce:	2304      	movs	r3, #4
  4030d0:	005b      	lsls	r3, r3, #1
  4030d2:	f103 0014 	add.w	r0, r3, #20
  4030d6:	4287      	cmp	r7, r0
  4030d8:	4611      	mov	r1, r2
  4030da:	f102 0201 	add.w	r2, r2, #1
  4030de:	d2f7      	bcs.n	4030d0 <_dtoa_r+0x750>
  4030e0:	6461      	str	r1, [r4, #68]	; 0x44
  4030e2:	4620      	mov	r0, r4
  4030e4:	f000 ff4a 	bl	403f7c <_Balloc>
  4030e8:	2e0e      	cmp	r6, #14
  4030ea:	9004      	str	r0, [sp, #16]
  4030ec:	6420      	str	r0, [r4, #64]	; 0x40
  4030ee:	f63f ad41 	bhi.w	402b74 <_dtoa_r+0x1f4>
  4030f2:	2d00      	cmp	r5, #0
  4030f4:	f43f ad3e 	beq.w	402b74 <_dtoa_r+0x1f4>
  4030f8:	9902      	ldr	r1, [sp, #8]
  4030fa:	2900      	cmp	r1, #0
  4030fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403100:	f340 8202 	ble.w	403508 <_dtoa_r+0xb88>
  403104:	4bb8      	ldr	r3, [pc, #736]	; (4033e8 <_dtoa_r+0xa68>)
  403106:	f001 020f 	and.w	r2, r1, #15
  40310a:	110d      	asrs	r5, r1, #4
  40310c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403110:	06e9      	lsls	r1, r5, #27
  403112:	e9d3 6700 	ldrd	r6, r7, [r3]
  403116:	f140 81ae 	bpl.w	403476 <_dtoa_r+0xaf6>
  40311a:	4bb4      	ldr	r3, [pc, #720]	; (4033ec <_dtoa_r+0xa6c>)
  40311c:	4650      	mov	r0, sl
  40311e:	4659      	mov	r1, fp
  403120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403124:	f002 f98c 	bl	405440 <__aeabi_ddiv>
  403128:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40312c:	f005 050f 	and.w	r5, r5, #15
  403130:	f04f 0a03 	mov.w	sl, #3
  403134:	b18d      	cbz	r5, 40315a <_dtoa_r+0x7da>
  403136:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4033ec <_dtoa_r+0xa6c>
  40313a:	07ea      	lsls	r2, r5, #31
  40313c:	d509      	bpl.n	403152 <_dtoa_r+0x7d2>
  40313e:	4630      	mov	r0, r6
  403140:	4639      	mov	r1, r7
  403142:	e9d8 2300 	ldrd	r2, r3, [r8]
  403146:	f002 f851 	bl	4051ec <__aeabi_dmul>
  40314a:	f10a 0a01 	add.w	sl, sl, #1
  40314e:	4606      	mov	r6, r0
  403150:	460f      	mov	r7, r1
  403152:	106d      	asrs	r5, r5, #1
  403154:	f108 0808 	add.w	r8, r8, #8
  403158:	d1ef      	bne.n	40313a <_dtoa_r+0x7ba>
  40315a:	463b      	mov	r3, r7
  40315c:	4632      	mov	r2, r6
  40315e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403162:	f002 f96d 	bl	405440 <__aeabi_ddiv>
  403166:	4607      	mov	r7, r0
  403168:	4688      	mov	r8, r1
  40316a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40316c:	b143      	cbz	r3, 403180 <_dtoa_r+0x800>
  40316e:	2200      	movs	r2, #0
  403170:	4b9f      	ldr	r3, [pc, #636]	; (4033f0 <_dtoa_r+0xa70>)
  403172:	4638      	mov	r0, r7
  403174:	4641      	mov	r1, r8
  403176:	f002 faab 	bl	4056d0 <__aeabi_dcmplt>
  40317a:	2800      	cmp	r0, #0
  40317c:	f040 8286 	bne.w	40368c <_dtoa_r+0xd0c>
  403180:	4650      	mov	r0, sl
  403182:	f001 ffcd 	bl	405120 <__aeabi_i2d>
  403186:	463a      	mov	r2, r7
  403188:	4643      	mov	r3, r8
  40318a:	f002 f82f 	bl	4051ec <__aeabi_dmul>
  40318e:	4b99      	ldr	r3, [pc, #612]	; (4033f4 <_dtoa_r+0xa74>)
  403190:	2200      	movs	r2, #0
  403192:	f001 fe79 	bl	404e88 <__adddf3>
  403196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403198:	4605      	mov	r5, r0
  40319a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40319e:	2b00      	cmp	r3, #0
  4031a0:	f000 813e 	beq.w	403420 <_dtoa_r+0xaa0>
  4031a4:	9b02      	ldr	r3, [sp, #8]
  4031a6:	9315      	str	r3, [sp, #84]	; 0x54
  4031a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031aa:	9312      	str	r3, [sp, #72]	; 0x48
  4031ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4031ae:	2b00      	cmp	r3, #0
  4031b0:	f000 81fa 	beq.w	4035a8 <_dtoa_r+0xc28>
  4031b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031b6:	4b8c      	ldr	r3, [pc, #560]	; (4033e8 <_dtoa_r+0xa68>)
  4031b8:	498f      	ldr	r1, [pc, #572]	; (4033f8 <_dtoa_r+0xa78>)
  4031ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4031be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4031c2:	2000      	movs	r0, #0
  4031c4:	f002 f93c 	bl	405440 <__aeabi_ddiv>
  4031c8:	462a      	mov	r2, r5
  4031ca:	4633      	mov	r3, r6
  4031cc:	f001 fe5a 	bl	404e84 <__aeabi_dsub>
  4031d0:	4682      	mov	sl, r0
  4031d2:	468b      	mov	fp, r1
  4031d4:	4638      	mov	r0, r7
  4031d6:	4641      	mov	r1, r8
  4031d8:	f002 fab8 	bl	40574c <__aeabi_d2iz>
  4031dc:	4605      	mov	r5, r0
  4031de:	f001 ff9f 	bl	405120 <__aeabi_i2d>
  4031e2:	4602      	mov	r2, r0
  4031e4:	460b      	mov	r3, r1
  4031e6:	4638      	mov	r0, r7
  4031e8:	4641      	mov	r1, r8
  4031ea:	f001 fe4b 	bl	404e84 <__aeabi_dsub>
  4031ee:	3530      	adds	r5, #48	; 0x30
  4031f0:	fa5f f885 	uxtb.w	r8, r5
  4031f4:	9d04      	ldr	r5, [sp, #16]
  4031f6:	4606      	mov	r6, r0
  4031f8:	460f      	mov	r7, r1
  4031fa:	f885 8000 	strb.w	r8, [r5]
  4031fe:	4602      	mov	r2, r0
  403200:	460b      	mov	r3, r1
  403202:	4650      	mov	r0, sl
  403204:	4659      	mov	r1, fp
  403206:	3501      	adds	r5, #1
  403208:	f002 fa80 	bl	40570c <__aeabi_dcmpgt>
  40320c:	2800      	cmp	r0, #0
  40320e:	d154      	bne.n	4032ba <_dtoa_r+0x93a>
  403210:	4632      	mov	r2, r6
  403212:	463b      	mov	r3, r7
  403214:	2000      	movs	r0, #0
  403216:	4976      	ldr	r1, [pc, #472]	; (4033f0 <_dtoa_r+0xa70>)
  403218:	f001 fe34 	bl	404e84 <__aeabi_dsub>
  40321c:	4602      	mov	r2, r0
  40321e:	460b      	mov	r3, r1
  403220:	4650      	mov	r0, sl
  403222:	4659      	mov	r1, fp
  403224:	f002 fa72 	bl	40570c <__aeabi_dcmpgt>
  403228:	2800      	cmp	r0, #0
  40322a:	f040 8270 	bne.w	40370e <_dtoa_r+0xd8e>
  40322e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403230:	2a01      	cmp	r2, #1
  403232:	f000 8111 	beq.w	403458 <_dtoa_r+0xad8>
  403236:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403238:	9a04      	ldr	r2, [sp, #16]
  40323a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40323e:	4413      	add	r3, r2
  403240:	4699      	mov	r9, r3
  403242:	e00d      	b.n	403260 <_dtoa_r+0x8e0>
  403244:	2000      	movs	r0, #0
  403246:	496a      	ldr	r1, [pc, #424]	; (4033f0 <_dtoa_r+0xa70>)
  403248:	f001 fe1c 	bl	404e84 <__aeabi_dsub>
  40324c:	4652      	mov	r2, sl
  40324e:	465b      	mov	r3, fp
  403250:	f002 fa3e 	bl	4056d0 <__aeabi_dcmplt>
  403254:	2800      	cmp	r0, #0
  403256:	f040 8258 	bne.w	40370a <_dtoa_r+0xd8a>
  40325a:	454d      	cmp	r5, r9
  40325c:	f000 80fa 	beq.w	403454 <_dtoa_r+0xad4>
  403260:	4650      	mov	r0, sl
  403262:	4659      	mov	r1, fp
  403264:	2200      	movs	r2, #0
  403266:	4b65      	ldr	r3, [pc, #404]	; (4033fc <_dtoa_r+0xa7c>)
  403268:	f001 ffc0 	bl	4051ec <__aeabi_dmul>
  40326c:	2200      	movs	r2, #0
  40326e:	4b63      	ldr	r3, [pc, #396]	; (4033fc <_dtoa_r+0xa7c>)
  403270:	4682      	mov	sl, r0
  403272:	468b      	mov	fp, r1
  403274:	4630      	mov	r0, r6
  403276:	4639      	mov	r1, r7
  403278:	f001 ffb8 	bl	4051ec <__aeabi_dmul>
  40327c:	460f      	mov	r7, r1
  40327e:	4606      	mov	r6, r0
  403280:	f002 fa64 	bl	40574c <__aeabi_d2iz>
  403284:	4680      	mov	r8, r0
  403286:	f001 ff4b 	bl	405120 <__aeabi_i2d>
  40328a:	4602      	mov	r2, r0
  40328c:	460b      	mov	r3, r1
  40328e:	4630      	mov	r0, r6
  403290:	4639      	mov	r1, r7
  403292:	f001 fdf7 	bl	404e84 <__aeabi_dsub>
  403296:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40329a:	fa5f f888 	uxtb.w	r8, r8
  40329e:	4652      	mov	r2, sl
  4032a0:	465b      	mov	r3, fp
  4032a2:	f805 8b01 	strb.w	r8, [r5], #1
  4032a6:	4606      	mov	r6, r0
  4032a8:	460f      	mov	r7, r1
  4032aa:	f002 fa11 	bl	4056d0 <__aeabi_dcmplt>
  4032ae:	4632      	mov	r2, r6
  4032b0:	463b      	mov	r3, r7
  4032b2:	2800      	cmp	r0, #0
  4032b4:	d0c6      	beq.n	403244 <_dtoa_r+0x8c4>
  4032b6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4032ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4032bc:	9302      	str	r3, [sp, #8]
  4032be:	e523      	b.n	402d08 <_dtoa_r+0x388>
  4032c0:	2300      	movs	r3, #0
  4032c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4032c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4032c6:	2b00      	cmp	r3, #0
  4032c8:	f340 80dc 	ble.w	403484 <_dtoa_r+0xb04>
  4032cc:	461f      	mov	r7, r3
  4032ce:	461e      	mov	r6, r3
  4032d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4032d2:	930a      	str	r3, [sp, #40]	; 0x28
  4032d4:	e6f6      	b.n	4030c4 <_dtoa_r+0x744>
  4032d6:	2301      	movs	r3, #1
  4032d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4032da:	e7f3      	b.n	4032c4 <_dtoa_r+0x944>
  4032dc:	f1ba 0f00 	cmp.w	sl, #0
  4032e0:	f47f ada8 	bne.w	402e34 <_dtoa_r+0x4b4>
  4032e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4032e8:	2b00      	cmp	r3, #0
  4032ea:	f47f adba 	bne.w	402e62 <_dtoa_r+0x4e2>
  4032ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4032f2:	0d3f      	lsrs	r7, r7, #20
  4032f4:	053f      	lsls	r7, r7, #20
  4032f6:	2f00      	cmp	r7, #0
  4032f8:	f000 820d 	beq.w	403716 <_dtoa_r+0xd96>
  4032fc:	9b08      	ldr	r3, [sp, #32]
  4032fe:	3301      	adds	r3, #1
  403300:	9308      	str	r3, [sp, #32]
  403302:	9b06      	ldr	r3, [sp, #24]
  403304:	3301      	adds	r3, #1
  403306:	9306      	str	r3, [sp, #24]
  403308:	2301      	movs	r3, #1
  40330a:	930c      	str	r3, [sp, #48]	; 0x30
  40330c:	e5ab      	b.n	402e66 <_dtoa_r+0x4e6>
  40330e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403310:	2b00      	cmp	r3, #0
  403312:	f73f ac42 	bgt.w	402b9a <_dtoa_r+0x21a>
  403316:	f040 8221 	bne.w	40375c <_dtoa_r+0xddc>
  40331a:	2200      	movs	r2, #0
  40331c:	4b38      	ldr	r3, [pc, #224]	; (403400 <_dtoa_r+0xa80>)
  40331e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403322:	f001 ff63 	bl	4051ec <__aeabi_dmul>
  403326:	4652      	mov	r2, sl
  403328:	465b      	mov	r3, fp
  40332a:	f002 f9e5 	bl	4056f8 <__aeabi_dcmpge>
  40332e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403332:	4646      	mov	r6, r8
  403334:	2800      	cmp	r0, #0
  403336:	d041      	beq.n	4033bc <_dtoa_r+0xa3c>
  403338:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40333a:	9d04      	ldr	r5, [sp, #16]
  40333c:	43db      	mvns	r3, r3
  40333e:	9302      	str	r3, [sp, #8]
  403340:	4641      	mov	r1, r8
  403342:	4620      	mov	r0, r4
  403344:	f000 fe40 	bl	403fc8 <_Bfree>
  403348:	2e00      	cmp	r6, #0
  40334a:	f43f acdd 	beq.w	402d08 <_dtoa_r+0x388>
  40334e:	e6a7      	b.n	4030a0 <_dtoa_r+0x720>
  403350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403352:	4649      	mov	r1, r9
  403354:	4620      	mov	r0, r4
  403356:	f000 ff6d 	bl	404234 <__pow5mult>
  40335a:	4681      	mov	r9, r0
  40335c:	e558      	b.n	402e10 <_dtoa_r+0x490>
  40335e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403360:	2a00      	cmp	r2, #0
  403362:	f000 8187 	beq.w	403674 <_dtoa_r+0xcf4>
  403366:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40336a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40336c:	9d08      	ldr	r5, [sp, #32]
  40336e:	e4f2      	b.n	402d56 <_dtoa_r+0x3d6>
  403370:	f1ba 0f00 	cmp.w	sl, #0
  403374:	f47f ad75 	bne.w	402e62 <_dtoa_r+0x4e2>
  403378:	e7b4      	b.n	4032e4 <_dtoa_r+0x964>
  40337a:	f000 fe2f 	bl	403fdc <__multadd>
  40337e:	4647      	mov	r7, r8
  403380:	4606      	mov	r6, r0
  403382:	4683      	mov	fp, r0
  403384:	e5be      	b.n	402f04 <_dtoa_r+0x584>
  403386:	4601      	mov	r1, r0
  403388:	4620      	mov	r0, r4
  40338a:	9306      	str	r3, [sp, #24]
  40338c:	f000 fe1c 	bl	403fc8 <_Bfree>
  403390:	2201      	movs	r2, #1
  403392:	9b06      	ldr	r3, [sp, #24]
  403394:	e5e0      	b.n	402f58 <_dtoa_r+0x5d8>
  403396:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403398:	2b02      	cmp	r3, #2
  40339a:	f77f ad96 	ble.w	402eca <_dtoa_r+0x54a>
  40339e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033a0:	2b00      	cmp	r3, #0
  4033a2:	d1c9      	bne.n	403338 <_dtoa_r+0x9b8>
  4033a4:	4641      	mov	r1, r8
  4033a6:	2205      	movs	r2, #5
  4033a8:	4620      	mov	r0, r4
  4033aa:	f000 fe17 	bl	403fdc <__multadd>
  4033ae:	4601      	mov	r1, r0
  4033b0:	4680      	mov	r8, r0
  4033b2:	4648      	mov	r0, r9
  4033b4:	f000 ffe0 	bl	404378 <__mcmp>
  4033b8:	2800      	cmp	r0, #0
  4033ba:	ddbd      	ble.n	403338 <_dtoa_r+0x9b8>
  4033bc:	9a02      	ldr	r2, [sp, #8]
  4033be:	9904      	ldr	r1, [sp, #16]
  4033c0:	2331      	movs	r3, #49	; 0x31
  4033c2:	3201      	adds	r2, #1
  4033c4:	9202      	str	r2, [sp, #8]
  4033c6:	700b      	strb	r3, [r1, #0]
  4033c8:	1c4d      	adds	r5, r1, #1
  4033ca:	e7b9      	b.n	403340 <_dtoa_r+0x9c0>
  4033cc:	9a02      	ldr	r2, [sp, #8]
  4033ce:	3201      	adds	r2, #1
  4033d0:	9202      	str	r2, [sp, #8]
  4033d2:	9a04      	ldr	r2, [sp, #16]
  4033d4:	2331      	movs	r3, #49	; 0x31
  4033d6:	7013      	strb	r3, [r2, #0]
  4033d8:	e652      	b.n	403080 <_dtoa_r+0x700>
  4033da:	2301      	movs	r3, #1
  4033dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4033de:	e666      	b.n	4030ae <_dtoa_r+0x72e>
  4033e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4033e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4033e6:	e48f      	b.n	402d08 <_dtoa_r+0x388>
  4033e8:	00405c28 	.word	0x00405c28
  4033ec:	00405c00 	.word	0x00405c00
  4033f0:	3ff00000 	.word	0x3ff00000
  4033f4:	401c0000 	.word	0x401c0000
  4033f8:	3fe00000 	.word	0x3fe00000
  4033fc:	40240000 	.word	0x40240000
  403400:	40140000 	.word	0x40140000
  403404:	4650      	mov	r0, sl
  403406:	f001 fe8b 	bl	405120 <__aeabi_i2d>
  40340a:	463a      	mov	r2, r7
  40340c:	4643      	mov	r3, r8
  40340e:	f001 feed 	bl	4051ec <__aeabi_dmul>
  403412:	2200      	movs	r2, #0
  403414:	4bc1      	ldr	r3, [pc, #772]	; (40371c <_dtoa_r+0xd9c>)
  403416:	f001 fd37 	bl	404e88 <__adddf3>
  40341a:	4605      	mov	r5, r0
  40341c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403420:	4641      	mov	r1, r8
  403422:	2200      	movs	r2, #0
  403424:	4bbe      	ldr	r3, [pc, #760]	; (403720 <_dtoa_r+0xda0>)
  403426:	4638      	mov	r0, r7
  403428:	f001 fd2c 	bl	404e84 <__aeabi_dsub>
  40342c:	462a      	mov	r2, r5
  40342e:	4633      	mov	r3, r6
  403430:	4682      	mov	sl, r0
  403432:	468b      	mov	fp, r1
  403434:	f002 f96a 	bl	40570c <__aeabi_dcmpgt>
  403438:	4680      	mov	r8, r0
  40343a:	2800      	cmp	r0, #0
  40343c:	f040 8110 	bne.w	403660 <_dtoa_r+0xce0>
  403440:	462a      	mov	r2, r5
  403442:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403446:	4650      	mov	r0, sl
  403448:	4659      	mov	r1, fp
  40344a:	f002 f941 	bl	4056d0 <__aeabi_dcmplt>
  40344e:	b118      	cbz	r0, 403458 <_dtoa_r+0xad8>
  403450:	4646      	mov	r6, r8
  403452:	e771      	b.n	403338 <_dtoa_r+0x9b8>
  403454:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403458:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40345c:	f7ff bb8a 	b.w	402b74 <_dtoa_r+0x1f4>
  403460:	9804      	ldr	r0, [sp, #16]
  403462:	f7ff babb 	b.w	4029dc <_dtoa_r+0x5c>
  403466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403468:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40346a:	970c      	str	r7, [sp, #48]	; 0x30
  40346c:	1afb      	subs	r3, r7, r3
  40346e:	441a      	add	r2, r3
  403470:	920d      	str	r2, [sp, #52]	; 0x34
  403472:	2700      	movs	r7, #0
  403474:	e469      	b.n	402d4a <_dtoa_r+0x3ca>
  403476:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40347a:	f04f 0a02 	mov.w	sl, #2
  40347e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403482:	e657      	b.n	403134 <_dtoa_r+0x7b4>
  403484:	2100      	movs	r1, #0
  403486:	2301      	movs	r3, #1
  403488:	6461      	str	r1, [r4, #68]	; 0x44
  40348a:	4620      	mov	r0, r4
  40348c:	9325      	str	r3, [sp, #148]	; 0x94
  40348e:	f000 fd75 	bl	403f7c <_Balloc>
  403492:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403494:	9004      	str	r0, [sp, #16]
  403496:	6420      	str	r0, [r4, #64]	; 0x40
  403498:	930a      	str	r3, [sp, #40]	; 0x28
  40349a:	930f      	str	r3, [sp, #60]	; 0x3c
  40349c:	e629      	b.n	4030f2 <_dtoa_r+0x772>
  40349e:	2a00      	cmp	r2, #0
  4034a0:	46d0      	mov	r8, sl
  4034a2:	f8cd b018 	str.w	fp, [sp, #24]
  4034a6:	469a      	mov	sl, r3
  4034a8:	dd11      	ble.n	4034ce <_dtoa_r+0xb4e>
  4034aa:	4649      	mov	r1, r9
  4034ac:	2201      	movs	r2, #1
  4034ae:	4620      	mov	r0, r4
  4034b0:	f000 ff10 	bl	4042d4 <__lshift>
  4034b4:	4641      	mov	r1, r8
  4034b6:	4681      	mov	r9, r0
  4034b8:	f000 ff5e 	bl	404378 <__mcmp>
  4034bc:	2800      	cmp	r0, #0
  4034be:	f340 8146 	ble.w	40374e <_dtoa_r+0xdce>
  4034c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4034c6:	f000 8106 	beq.w	4036d6 <_dtoa_r+0xd56>
  4034ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4034ce:	46b3      	mov	fp, r6
  4034d0:	f887 a000 	strb.w	sl, [r7]
  4034d4:	1c7d      	adds	r5, r7, #1
  4034d6:	9e06      	ldr	r6, [sp, #24]
  4034d8:	e5d2      	b.n	403080 <_dtoa_r+0x700>
  4034da:	d104      	bne.n	4034e6 <_dtoa_r+0xb66>
  4034dc:	f01a 0f01 	tst.w	sl, #1
  4034e0:	d001      	beq.n	4034e6 <_dtoa_r+0xb66>
  4034e2:	e5bd      	b.n	403060 <_dtoa_r+0x6e0>
  4034e4:	4615      	mov	r5, r2
  4034e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4034ea:	2b30      	cmp	r3, #48	; 0x30
  4034ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4034f0:	d0f8      	beq.n	4034e4 <_dtoa_r+0xb64>
  4034f2:	e5c5      	b.n	403080 <_dtoa_r+0x700>
  4034f4:	9904      	ldr	r1, [sp, #16]
  4034f6:	2230      	movs	r2, #48	; 0x30
  4034f8:	700a      	strb	r2, [r1, #0]
  4034fa:	9a02      	ldr	r2, [sp, #8]
  4034fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403500:	3201      	adds	r2, #1
  403502:	9202      	str	r2, [sp, #8]
  403504:	f7ff bbfc 	b.w	402d00 <_dtoa_r+0x380>
  403508:	f000 80bb 	beq.w	403682 <_dtoa_r+0xd02>
  40350c:	9b02      	ldr	r3, [sp, #8]
  40350e:	425d      	negs	r5, r3
  403510:	4b84      	ldr	r3, [pc, #528]	; (403724 <_dtoa_r+0xda4>)
  403512:	f005 020f 	and.w	r2, r5, #15
  403516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40351a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40351e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403522:	f001 fe63 	bl	4051ec <__aeabi_dmul>
  403526:	112d      	asrs	r5, r5, #4
  403528:	4607      	mov	r7, r0
  40352a:	4688      	mov	r8, r1
  40352c:	f000 812c 	beq.w	403788 <_dtoa_r+0xe08>
  403530:	4e7d      	ldr	r6, [pc, #500]	; (403728 <_dtoa_r+0xda8>)
  403532:	f04f 0a02 	mov.w	sl, #2
  403536:	07eb      	lsls	r3, r5, #31
  403538:	d509      	bpl.n	40354e <_dtoa_r+0xbce>
  40353a:	4638      	mov	r0, r7
  40353c:	4641      	mov	r1, r8
  40353e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403542:	f001 fe53 	bl	4051ec <__aeabi_dmul>
  403546:	f10a 0a01 	add.w	sl, sl, #1
  40354a:	4607      	mov	r7, r0
  40354c:	4688      	mov	r8, r1
  40354e:	106d      	asrs	r5, r5, #1
  403550:	f106 0608 	add.w	r6, r6, #8
  403554:	d1ef      	bne.n	403536 <_dtoa_r+0xbb6>
  403556:	e608      	b.n	40316a <_dtoa_r+0x7ea>
  403558:	6871      	ldr	r1, [r6, #4]
  40355a:	4620      	mov	r0, r4
  40355c:	f000 fd0e 	bl	403f7c <_Balloc>
  403560:	6933      	ldr	r3, [r6, #16]
  403562:	3302      	adds	r3, #2
  403564:	009a      	lsls	r2, r3, #2
  403566:	4605      	mov	r5, r0
  403568:	f106 010c 	add.w	r1, r6, #12
  40356c:	300c      	adds	r0, #12
  40356e:	f000 fc5f 	bl	403e30 <memcpy>
  403572:	4629      	mov	r1, r5
  403574:	2201      	movs	r2, #1
  403576:	4620      	mov	r0, r4
  403578:	f000 feac 	bl	4042d4 <__lshift>
  40357c:	9006      	str	r0, [sp, #24]
  40357e:	e4b5      	b.n	402eec <_dtoa_r+0x56c>
  403580:	2b39      	cmp	r3, #57	; 0x39
  403582:	f8cd b018 	str.w	fp, [sp, #24]
  403586:	46d0      	mov	r8, sl
  403588:	f000 80a5 	beq.w	4036d6 <_dtoa_r+0xd56>
  40358c:	f103 0a01 	add.w	sl, r3, #1
  403590:	46b3      	mov	fp, r6
  403592:	f887 a000 	strb.w	sl, [r7]
  403596:	1c7d      	adds	r5, r7, #1
  403598:	9e06      	ldr	r6, [sp, #24]
  40359a:	e571      	b.n	403080 <_dtoa_r+0x700>
  40359c:	465a      	mov	r2, fp
  40359e:	46d0      	mov	r8, sl
  4035a0:	46b3      	mov	fp, r6
  4035a2:	469a      	mov	sl, r3
  4035a4:	4616      	mov	r6, r2
  4035a6:	e54f      	b.n	403048 <_dtoa_r+0x6c8>
  4035a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035aa:	495e      	ldr	r1, [pc, #376]	; (403724 <_dtoa_r+0xda4>)
  4035ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4035b0:	462a      	mov	r2, r5
  4035b2:	4633      	mov	r3, r6
  4035b4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4035b8:	f001 fe18 	bl	4051ec <__aeabi_dmul>
  4035bc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4035c0:	4638      	mov	r0, r7
  4035c2:	4641      	mov	r1, r8
  4035c4:	f002 f8c2 	bl	40574c <__aeabi_d2iz>
  4035c8:	4605      	mov	r5, r0
  4035ca:	f001 fda9 	bl	405120 <__aeabi_i2d>
  4035ce:	460b      	mov	r3, r1
  4035d0:	4602      	mov	r2, r0
  4035d2:	4641      	mov	r1, r8
  4035d4:	4638      	mov	r0, r7
  4035d6:	f001 fc55 	bl	404e84 <__aeabi_dsub>
  4035da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035dc:	460f      	mov	r7, r1
  4035de:	9904      	ldr	r1, [sp, #16]
  4035e0:	3530      	adds	r5, #48	; 0x30
  4035e2:	2b01      	cmp	r3, #1
  4035e4:	700d      	strb	r5, [r1, #0]
  4035e6:	4606      	mov	r6, r0
  4035e8:	f101 0501 	add.w	r5, r1, #1
  4035ec:	d026      	beq.n	40363c <_dtoa_r+0xcbc>
  4035ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035f0:	9a04      	ldr	r2, [sp, #16]
  4035f2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403730 <_dtoa_r+0xdb0>
  4035f6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4035fa:	4413      	add	r3, r2
  4035fc:	f04f 0a00 	mov.w	sl, #0
  403600:	4699      	mov	r9, r3
  403602:	4652      	mov	r2, sl
  403604:	465b      	mov	r3, fp
  403606:	4630      	mov	r0, r6
  403608:	4639      	mov	r1, r7
  40360a:	f001 fdef 	bl	4051ec <__aeabi_dmul>
  40360e:	460f      	mov	r7, r1
  403610:	4606      	mov	r6, r0
  403612:	f002 f89b 	bl	40574c <__aeabi_d2iz>
  403616:	4680      	mov	r8, r0
  403618:	f001 fd82 	bl	405120 <__aeabi_i2d>
  40361c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403620:	4602      	mov	r2, r0
  403622:	460b      	mov	r3, r1
  403624:	4630      	mov	r0, r6
  403626:	4639      	mov	r1, r7
  403628:	f001 fc2c 	bl	404e84 <__aeabi_dsub>
  40362c:	f805 8b01 	strb.w	r8, [r5], #1
  403630:	454d      	cmp	r5, r9
  403632:	4606      	mov	r6, r0
  403634:	460f      	mov	r7, r1
  403636:	d1e4      	bne.n	403602 <_dtoa_r+0xc82>
  403638:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40363c:	4b3b      	ldr	r3, [pc, #236]	; (40372c <_dtoa_r+0xdac>)
  40363e:	2200      	movs	r2, #0
  403640:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403644:	f001 fc20 	bl	404e88 <__adddf3>
  403648:	4632      	mov	r2, r6
  40364a:	463b      	mov	r3, r7
  40364c:	f002 f840 	bl	4056d0 <__aeabi_dcmplt>
  403650:	2800      	cmp	r0, #0
  403652:	d046      	beq.n	4036e2 <_dtoa_r+0xd62>
  403654:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403656:	9302      	str	r3, [sp, #8]
  403658:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40365c:	f7ff bb43 	b.w	402ce6 <_dtoa_r+0x366>
  403660:	f04f 0800 	mov.w	r8, #0
  403664:	4646      	mov	r6, r8
  403666:	e6a9      	b.n	4033bc <_dtoa_r+0xa3c>
  403668:	9b08      	ldr	r3, [sp, #32]
  40366a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40366c:	1a9d      	subs	r5, r3, r2
  40366e:	2300      	movs	r3, #0
  403670:	f7ff bb71 	b.w	402d56 <_dtoa_r+0x3d6>
  403674:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403676:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403678:	9d08      	ldr	r5, [sp, #32]
  40367a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40367e:	f7ff bb6a 	b.w	402d56 <_dtoa_r+0x3d6>
  403682:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403686:	f04f 0a02 	mov.w	sl, #2
  40368a:	e56e      	b.n	40316a <_dtoa_r+0x7ea>
  40368c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40368e:	2b00      	cmp	r3, #0
  403690:	f43f aeb8 	beq.w	403404 <_dtoa_r+0xa84>
  403694:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403696:	2b00      	cmp	r3, #0
  403698:	f77f aede 	ble.w	403458 <_dtoa_r+0xad8>
  40369c:	2200      	movs	r2, #0
  40369e:	4b24      	ldr	r3, [pc, #144]	; (403730 <_dtoa_r+0xdb0>)
  4036a0:	4638      	mov	r0, r7
  4036a2:	4641      	mov	r1, r8
  4036a4:	f001 fda2 	bl	4051ec <__aeabi_dmul>
  4036a8:	4607      	mov	r7, r0
  4036aa:	4688      	mov	r8, r1
  4036ac:	f10a 0001 	add.w	r0, sl, #1
  4036b0:	f001 fd36 	bl	405120 <__aeabi_i2d>
  4036b4:	463a      	mov	r2, r7
  4036b6:	4643      	mov	r3, r8
  4036b8:	f001 fd98 	bl	4051ec <__aeabi_dmul>
  4036bc:	2200      	movs	r2, #0
  4036be:	4b17      	ldr	r3, [pc, #92]	; (40371c <_dtoa_r+0xd9c>)
  4036c0:	f001 fbe2 	bl	404e88 <__adddf3>
  4036c4:	9a02      	ldr	r2, [sp, #8]
  4036c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4036c8:	9312      	str	r3, [sp, #72]	; 0x48
  4036ca:	3a01      	subs	r2, #1
  4036cc:	4605      	mov	r5, r0
  4036ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4036d2:	9215      	str	r2, [sp, #84]	; 0x54
  4036d4:	e56a      	b.n	4031ac <_dtoa_r+0x82c>
  4036d6:	2239      	movs	r2, #57	; 0x39
  4036d8:	46b3      	mov	fp, r6
  4036da:	703a      	strb	r2, [r7, #0]
  4036dc:	9e06      	ldr	r6, [sp, #24]
  4036de:	1c7d      	adds	r5, r7, #1
  4036e0:	e4c0      	b.n	403064 <_dtoa_r+0x6e4>
  4036e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4036e6:	2000      	movs	r0, #0
  4036e8:	4910      	ldr	r1, [pc, #64]	; (40372c <_dtoa_r+0xdac>)
  4036ea:	f001 fbcb 	bl	404e84 <__aeabi_dsub>
  4036ee:	4632      	mov	r2, r6
  4036f0:	463b      	mov	r3, r7
  4036f2:	f002 f80b 	bl	40570c <__aeabi_dcmpgt>
  4036f6:	b908      	cbnz	r0, 4036fc <_dtoa_r+0xd7c>
  4036f8:	e6ae      	b.n	403458 <_dtoa_r+0xad8>
  4036fa:	4615      	mov	r5, r2
  4036fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403700:	2b30      	cmp	r3, #48	; 0x30
  403702:	f105 32ff 	add.w	r2, r5, #4294967295
  403706:	d0f8      	beq.n	4036fa <_dtoa_r+0xd7a>
  403708:	e5d7      	b.n	4032ba <_dtoa_r+0x93a>
  40370a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40370e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403710:	9302      	str	r3, [sp, #8]
  403712:	f7ff bae8 	b.w	402ce6 <_dtoa_r+0x366>
  403716:	970c      	str	r7, [sp, #48]	; 0x30
  403718:	f7ff bba5 	b.w	402e66 <_dtoa_r+0x4e6>
  40371c:	401c0000 	.word	0x401c0000
  403720:	40140000 	.word	0x40140000
  403724:	00405c28 	.word	0x00405c28
  403728:	00405c00 	.word	0x00405c00
  40372c:	3fe00000 	.word	0x3fe00000
  403730:	40240000 	.word	0x40240000
  403734:	2b39      	cmp	r3, #57	; 0x39
  403736:	f8cd b018 	str.w	fp, [sp, #24]
  40373a:	46d0      	mov	r8, sl
  40373c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403740:	469a      	mov	sl, r3
  403742:	d0c8      	beq.n	4036d6 <_dtoa_r+0xd56>
  403744:	f1bb 0f00 	cmp.w	fp, #0
  403748:	f73f aebf 	bgt.w	4034ca <_dtoa_r+0xb4a>
  40374c:	e6bf      	b.n	4034ce <_dtoa_r+0xb4e>
  40374e:	f47f aebe 	bne.w	4034ce <_dtoa_r+0xb4e>
  403752:	f01a 0f01 	tst.w	sl, #1
  403756:	f43f aeba 	beq.w	4034ce <_dtoa_r+0xb4e>
  40375a:	e6b2      	b.n	4034c2 <_dtoa_r+0xb42>
  40375c:	f04f 0800 	mov.w	r8, #0
  403760:	4646      	mov	r6, r8
  403762:	e5e9      	b.n	403338 <_dtoa_r+0x9b8>
  403764:	4631      	mov	r1, r6
  403766:	2300      	movs	r3, #0
  403768:	220a      	movs	r2, #10
  40376a:	4620      	mov	r0, r4
  40376c:	f000 fc36 	bl	403fdc <__multadd>
  403770:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403772:	2b00      	cmp	r3, #0
  403774:	4606      	mov	r6, r0
  403776:	dd0a      	ble.n	40378e <_dtoa_r+0xe0e>
  403778:	930a      	str	r3, [sp, #40]	; 0x28
  40377a:	f7ff bbaa 	b.w	402ed2 <_dtoa_r+0x552>
  40377e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403780:	2b02      	cmp	r3, #2
  403782:	dc23      	bgt.n	4037cc <_dtoa_r+0xe4c>
  403784:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403786:	e43b      	b.n	403000 <_dtoa_r+0x680>
  403788:	f04f 0a02 	mov.w	sl, #2
  40378c:	e4ed      	b.n	40316a <_dtoa_r+0x7ea>
  40378e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403790:	2b02      	cmp	r3, #2
  403792:	dc1b      	bgt.n	4037cc <_dtoa_r+0xe4c>
  403794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403796:	e7ef      	b.n	403778 <_dtoa_r+0xdf8>
  403798:	2500      	movs	r5, #0
  40379a:	6465      	str	r5, [r4, #68]	; 0x44
  40379c:	4629      	mov	r1, r5
  40379e:	4620      	mov	r0, r4
  4037a0:	f000 fbec 	bl	403f7c <_Balloc>
  4037a4:	f04f 33ff 	mov.w	r3, #4294967295
  4037a8:	930a      	str	r3, [sp, #40]	; 0x28
  4037aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4037ac:	2301      	movs	r3, #1
  4037ae:	9004      	str	r0, [sp, #16]
  4037b0:	9525      	str	r5, [sp, #148]	; 0x94
  4037b2:	6420      	str	r0, [r4, #64]	; 0x40
  4037b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4037b6:	f7ff b9dd 	b.w	402b74 <_dtoa_r+0x1f4>
  4037ba:	2501      	movs	r5, #1
  4037bc:	f7ff b9a5 	b.w	402b0a <_dtoa_r+0x18a>
  4037c0:	f43f ab69 	beq.w	402e96 <_dtoa_r+0x516>
  4037c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4037c8:	f7ff bbf9 	b.w	402fbe <_dtoa_r+0x63e>
  4037cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4037ce:	930a      	str	r3, [sp, #40]	; 0x28
  4037d0:	e5e5      	b.n	40339e <_dtoa_r+0xa1e>
  4037d2:	bf00      	nop

004037d4 <__libc_fini_array>:
  4037d4:	b538      	push	{r3, r4, r5, lr}
  4037d6:	4c0a      	ldr	r4, [pc, #40]	; (403800 <__libc_fini_array+0x2c>)
  4037d8:	4d0a      	ldr	r5, [pc, #40]	; (403804 <__libc_fini_array+0x30>)
  4037da:	1b64      	subs	r4, r4, r5
  4037dc:	10a4      	asrs	r4, r4, #2
  4037de:	d00a      	beq.n	4037f6 <__libc_fini_array+0x22>
  4037e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4037e4:	3b01      	subs	r3, #1
  4037e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4037ea:	3c01      	subs	r4, #1
  4037ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4037f0:	4798      	blx	r3
  4037f2:	2c00      	cmp	r4, #0
  4037f4:	d1f9      	bne.n	4037ea <__libc_fini_array+0x16>
  4037f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4037fa:	f002 bb13 	b.w	405e24 <_fini>
  4037fe:	bf00      	nop
  403800:	00405e34 	.word	0x00405e34
  403804:	00405e30 	.word	0x00405e30

00403808 <_localeconv_r>:
  403808:	4a04      	ldr	r2, [pc, #16]	; (40381c <_localeconv_r+0x14>)
  40380a:	4b05      	ldr	r3, [pc, #20]	; (403820 <_localeconv_r+0x18>)
  40380c:	6812      	ldr	r2, [r2, #0]
  40380e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403810:	2800      	cmp	r0, #0
  403812:	bf08      	it	eq
  403814:	4618      	moveq	r0, r3
  403816:	30f0      	adds	r0, #240	; 0xf0
  403818:	4770      	bx	lr
  40381a:	bf00      	nop
  40381c:	2040000c 	.word	0x2040000c
  403820:	2040084c 	.word	0x2040084c

00403824 <__retarget_lock_acquire_recursive>:
  403824:	4770      	bx	lr
  403826:	bf00      	nop

00403828 <__retarget_lock_release_recursive>:
  403828:	4770      	bx	lr
  40382a:	bf00      	nop

0040382c <_malloc_r>:
  40382c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403830:	f101 060b 	add.w	r6, r1, #11
  403834:	2e16      	cmp	r6, #22
  403836:	b083      	sub	sp, #12
  403838:	4605      	mov	r5, r0
  40383a:	f240 809e 	bls.w	40397a <_malloc_r+0x14e>
  40383e:	f036 0607 	bics.w	r6, r6, #7
  403842:	f100 80bd 	bmi.w	4039c0 <_malloc_r+0x194>
  403846:	42b1      	cmp	r1, r6
  403848:	f200 80ba 	bhi.w	4039c0 <_malloc_r+0x194>
  40384c:	f000 fb8a 	bl	403f64 <__malloc_lock>
  403850:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403854:	f0c0 8293 	bcc.w	403d7e <_malloc_r+0x552>
  403858:	0a73      	lsrs	r3, r6, #9
  40385a:	f000 80b8 	beq.w	4039ce <_malloc_r+0x1a2>
  40385e:	2b04      	cmp	r3, #4
  403860:	f200 8179 	bhi.w	403b56 <_malloc_r+0x32a>
  403864:	09b3      	lsrs	r3, r6, #6
  403866:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40386a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40386e:	00c3      	lsls	r3, r0, #3
  403870:	4fbf      	ldr	r7, [pc, #764]	; (403b70 <_malloc_r+0x344>)
  403872:	443b      	add	r3, r7
  403874:	f1a3 0108 	sub.w	r1, r3, #8
  403878:	685c      	ldr	r4, [r3, #4]
  40387a:	42a1      	cmp	r1, r4
  40387c:	d106      	bne.n	40388c <_malloc_r+0x60>
  40387e:	e00c      	b.n	40389a <_malloc_r+0x6e>
  403880:	2a00      	cmp	r2, #0
  403882:	f280 80aa 	bge.w	4039da <_malloc_r+0x1ae>
  403886:	68e4      	ldr	r4, [r4, #12]
  403888:	42a1      	cmp	r1, r4
  40388a:	d006      	beq.n	40389a <_malloc_r+0x6e>
  40388c:	6863      	ldr	r3, [r4, #4]
  40388e:	f023 0303 	bic.w	r3, r3, #3
  403892:	1b9a      	subs	r2, r3, r6
  403894:	2a0f      	cmp	r2, #15
  403896:	ddf3      	ble.n	403880 <_malloc_r+0x54>
  403898:	4670      	mov	r0, lr
  40389a:	693c      	ldr	r4, [r7, #16]
  40389c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403b84 <_malloc_r+0x358>
  4038a0:	4574      	cmp	r4, lr
  4038a2:	f000 81ab 	beq.w	403bfc <_malloc_r+0x3d0>
  4038a6:	6863      	ldr	r3, [r4, #4]
  4038a8:	f023 0303 	bic.w	r3, r3, #3
  4038ac:	1b9a      	subs	r2, r3, r6
  4038ae:	2a0f      	cmp	r2, #15
  4038b0:	f300 8190 	bgt.w	403bd4 <_malloc_r+0x3a8>
  4038b4:	2a00      	cmp	r2, #0
  4038b6:	f8c7 e014 	str.w	lr, [r7, #20]
  4038ba:	f8c7 e010 	str.w	lr, [r7, #16]
  4038be:	f280 809d 	bge.w	4039fc <_malloc_r+0x1d0>
  4038c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4038c6:	f080 8161 	bcs.w	403b8c <_malloc_r+0x360>
  4038ca:	08db      	lsrs	r3, r3, #3
  4038cc:	f103 0c01 	add.w	ip, r3, #1
  4038d0:	1099      	asrs	r1, r3, #2
  4038d2:	687a      	ldr	r2, [r7, #4]
  4038d4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4038d8:	f8c4 8008 	str.w	r8, [r4, #8]
  4038dc:	2301      	movs	r3, #1
  4038de:	408b      	lsls	r3, r1
  4038e0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4038e4:	4313      	orrs	r3, r2
  4038e6:	3908      	subs	r1, #8
  4038e8:	60e1      	str	r1, [r4, #12]
  4038ea:	607b      	str	r3, [r7, #4]
  4038ec:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4038f0:	f8c8 400c 	str.w	r4, [r8, #12]
  4038f4:	1082      	asrs	r2, r0, #2
  4038f6:	2401      	movs	r4, #1
  4038f8:	4094      	lsls	r4, r2
  4038fa:	429c      	cmp	r4, r3
  4038fc:	f200 808b 	bhi.w	403a16 <_malloc_r+0x1ea>
  403900:	421c      	tst	r4, r3
  403902:	d106      	bne.n	403912 <_malloc_r+0xe6>
  403904:	f020 0003 	bic.w	r0, r0, #3
  403908:	0064      	lsls	r4, r4, #1
  40390a:	421c      	tst	r4, r3
  40390c:	f100 0004 	add.w	r0, r0, #4
  403910:	d0fa      	beq.n	403908 <_malloc_r+0xdc>
  403912:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403916:	46cc      	mov	ip, r9
  403918:	4680      	mov	r8, r0
  40391a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40391e:	459c      	cmp	ip, r3
  403920:	d107      	bne.n	403932 <_malloc_r+0x106>
  403922:	e16d      	b.n	403c00 <_malloc_r+0x3d4>
  403924:	2a00      	cmp	r2, #0
  403926:	f280 817b 	bge.w	403c20 <_malloc_r+0x3f4>
  40392a:	68db      	ldr	r3, [r3, #12]
  40392c:	459c      	cmp	ip, r3
  40392e:	f000 8167 	beq.w	403c00 <_malloc_r+0x3d4>
  403932:	6859      	ldr	r1, [r3, #4]
  403934:	f021 0103 	bic.w	r1, r1, #3
  403938:	1b8a      	subs	r2, r1, r6
  40393a:	2a0f      	cmp	r2, #15
  40393c:	ddf2      	ble.n	403924 <_malloc_r+0xf8>
  40393e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403942:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403946:	9300      	str	r3, [sp, #0]
  403948:	199c      	adds	r4, r3, r6
  40394a:	4628      	mov	r0, r5
  40394c:	f046 0601 	orr.w	r6, r6, #1
  403950:	f042 0501 	orr.w	r5, r2, #1
  403954:	605e      	str	r6, [r3, #4]
  403956:	f8c8 c00c 	str.w	ip, [r8, #12]
  40395a:	f8cc 8008 	str.w	r8, [ip, #8]
  40395e:	617c      	str	r4, [r7, #20]
  403960:	613c      	str	r4, [r7, #16]
  403962:	f8c4 e00c 	str.w	lr, [r4, #12]
  403966:	f8c4 e008 	str.w	lr, [r4, #8]
  40396a:	6065      	str	r5, [r4, #4]
  40396c:	505a      	str	r2, [r3, r1]
  40396e:	f000 faff 	bl	403f70 <__malloc_unlock>
  403972:	9b00      	ldr	r3, [sp, #0]
  403974:	f103 0408 	add.w	r4, r3, #8
  403978:	e01e      	b.n	4039b8 <_malloc_r+0x18c>
  40397a:	2910      	cmp	r1, #16
  40397c:	d820      	bhi.n	4039c0 <_malloc_r+0x194>
  40397e:	f000 faf1 	bl	403f64 <__malloc_lock>
  403982:	2610      	movs	r6, #16
  403984:	2318      	movs	r3, #24
  403986:	2002      	movs	r0, #2
  403988:	4f79      	ldr	r7, [pc, #484]	; (403b70 <_malloc_r+0x344>)
  40398a:	443b      	add	r3, r7
  40398c:	f1a3 0208 	sub.w	r2, r3, #8
  403990:	685c      	ldr	r4, [r3, #4]
  403992:	4294      	cmp	r4, r2
  403994:	f000 813d 	beq.w	403c12 <_malloc_r+0x3e6>
  403998:	6863      	ldr	r3, [r4, #4]
  40399a:	68e1      	ldr	r1, [r4, #12]
  40399c:	68a6      	ldr	r6, [r4, #8]
  40399e:	f023 0303 	bic.w	r3, r3, #3
  4039a2:	4423      	add	r3, r4
  4039a4:	4628      	mov	r0, r5
  4039a6:	685a      	ldr	r2, [r3, #4]
  4039a8:	60f1      	str	r1, [r6, #12]
  4039aa:	f042 0201 	orr.w	r2, r2, #1
  4039ae:	608e      	str	r6, [r1, #8]
  4039b0:	605a      	str	r2, [r3, #4]
  4039b2:	f000 fadd 	bl	403f70 <__malloc_unlock>
  4039b6:	3408      	adds	r4, #8
  4039b8:	4620      	mov	r0, r4
  4039ba:	b003      	add	sp, #12
  4039bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039c0:	2400      	movs	r4, #0
  4039c2:	230c      	movs	r3, #12
  4039c4:	4620      	mov	r0, r4
  4039c6:	602b      	str	r3, [r5, #0]
  4039c8:	b003      	add	sp, #12
  4039ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039ce:	2040      	movs	r0, #64	; 0x40
  4039d0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4039d4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4039d8:	e74a      	b.n	403870 <_malloc_r+0x44>
  4039da:	4423      	add	r3, r4
  4039dc:	68e1      	ldr	r1, [r4, #12]
  4039de:	685a      	ldr	r2, [r3, #4]
  4039e0:	68a6      	ldr	r6, [r4, #8]
  4039e2:	f042 0201 	orr.w	r2, r2, #1
  4039e6:	60f1      	str	r1, [r6, #12]
  4039e8:	4628      	mov	r0, r5
  4039ea:	608e      	str	r6, [r1, #8]
  4039ec:	605a      	str	r2, [r3, #4]
  4039ee:	f000 fabf 	bl	403f70 <__malloc_unlock>
  4039f2:	3408      	adds	r4, #8
  4039f4:	4620      	mov	r0, r4
  4039f6:	b003      	add	sp, #12
  4039f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039fc:	4423      	add	r3, r4
  4039fe:	4628      	mov	r0, r5
  403a00:	685a      	ldr	r2, [r3, #4]
  403a02:	f042 0201 	orr.w	r2, r2, #1
  403a06:	605a      	str	r2, [r3, #4]
  403a08:	f000 fab2 	bl	403f70 <__malloc_unlock>
  403a0c:	3408      	adds	r4, #8
  403a0e:	4620      	mov	r0, r4
  403a10:	b003      	add	sp, #12
  403a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a16:	68bc      	ldr	r4, [r7, #8]
  403a18:	6863      	ldr	r3, [r4, #4]
  403a1a:	f023 0803 	bic.w	r8, r3, #3
  403a1e:	45b0      	cmp	r8, r6
  403a20:	d304      	bcc.n	403a2c <_malloc_r+0x200>
  403a22:	eba8 0306 	sub.w	r3, r8, r6
  403a26:	2b0f      	cmp	r3, #15
  403a28:	f300 8085 	bgt.w	403b36 <_malloc_r+0x30a>
  403a2c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403b88 <_malloc_r+0x35c>
  403a30:	4b50      	ldr	r3, [pc, #320]	; (403b74 <_malloc_r+0x348>)
  403a32:	f8d9 2000 	ldr.w	r2, [r9]
  403a36:	681b      	ldr	r3, [r3, #0]
  403a38:	3201      	adds	r2, #1
  403a3a:	4433      	add	r3, r6
  403a3c:	eb04 0a08 	add.w	sl, r4, r8
  403a40:	f000 8155 	beq.w	403cee <_malloc_r+0x4c2>
  403a44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403a48:	330f      	adds	r3, #15
  403a4a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403a4e:	f02b 0b0f 	bic.w	fp, fp, #15
  403a52:	4659      	mov	r1, fp
  403a54:	4628      	mov	r0, r5
  403a56:	f000 fd8b 	bl	404570 <_sbrk_r>
  403a5a:	1c41      	adds	r1, r0, #1
  403a5c:	4602      	mov	r2, r0
  403a5e:	f000 80fc 	beq.w	403c5a <_malloc_r+0x42e>
  403a62:	4582      	cmp	sl, r0
  403a64:	f200 80f7 	bhi.w	403c56 <_malloc_r+0x42a>
  403a68:	4b43      	ldr	r3, [pc, #268]	; (403b78 <_malloc_r+0x34c>)
  403a6a:	6819      	ldr	r1, [r3, #0]
  403a6c:	4459      	add	r1, fp
  403a6e:	6019      	str	r1, [r3, #0]
  403a70:	f000 814d 	beq.w	403d0e <_malloc_r+0x4e2>
  403a74:	f8d9 0000 	ldr.w	r0, [r9]
  403a78:	3001      	adds	r0, #1
  403a7a:	bf1b      	ittet	ne
  403a7c:	eba2 0a0a 	subne.w	sl, r2, sl
  403a80:	4451      	addne	r1, sl
  403a82:	f8c9 2000 	streq.w	r2, [r9]
  403a86:	6019      	strne	r1, [r3, #0]
  403a88:	f012 0107 	ands.w	r1, r2, #7
  403a8c:	f000 8115 	beq.w	403cba <_malloc_r+0x48e>
  403a90:	f1c1 0008 	rsb	r0, r1, #8
  403a94:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403a98:	4402      	add	r2, r0
  403a9a:	3108      	adds	r1, #8
  403a9c:	eb02 090b 	add.w	r9, r2, fp
  403aa0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403aa4:	eba1 0909 	sub.w	r9, r1, r9
  403aa8:	4649      	mov	r1, r9
  403aaa:	4628      	mov	r0, r5
  403aac:	9301      	str	r3, [sp, #4]
  403aae:	9200      	str	r2, [sp, #0]
  403ab0:	f000 fd5e 	bl	404570 <_sbrk_r>
  403ab4:	1c43      	adds	r3, r0, #1
  403ab6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403aba:	f000 8143 	beq.w	403d44 <_malloc_r+0x518>
  403abe:	1a80      	subs	r0, r0, r2
  403ac0:	4448      	add	r0, r9
  403ac2:	f040 0001 	orr.w	r0, r0, #1
  403ac6:	6819      	ldr	r1, [r3, #0]
  403ac8:	60ba      	str	r2, [r7, #8]
  403aca:	4449      	add	r1, r9
  403acc:	42bc      	cmp	r4, r7
  403ace:	6050      	str	r0, [r2, #4]
  403ad0:	6019      	str	r1, [r3, #0]
  403ad2:	d017      	beq.n	403b04 <_malloc_r+0x2d8>
  403ad4:	f1b8 0f0f 	cmp.w	r8, #15
  403ad8:	f240 80fb 	bls.w	403cd2 <_malloc_r+0x4a6>
  403adc:	6860      	ldr	r0, [r4, #4]
  403ade:	f1a8 020c 	sub.w	r2, r8, #12
  403ae2:	f022 0207 	bic.w	r2, r2, #7
  403ae6:	eb04 0e02 	add.w	lr, r4, r2
  403aea:	f000 0001 	and.w	r0, r0, #1
  403aee:	f04f 0c05 	mov.w	ip, #5
  403af2:	4310      	orrs	r0, r2
  403af4:	2a0f      	cmp	r2, #15
  403af6:	6060      	str	r0, [r4, #4]
  403af8:	f8ce c004 	str.w	ip, [lr, #4]
  403afc:	f8ce c008 	str.w	ip, [lr, #8]
  403b00:	f200 8117 	bhi.w	403d32 <_malloc_r+0x506>
  403b04:	4b1d      	ldr	r3, [pc, #116]	; (403b7c <_malloc_r+0x350>)
  403b06:	68bc      	ldr	r4, [r7, #8]
  403b08:	681a      	ldr	r2, [r3, #0]
  403b0a:	4291      	cmp	r1, r2
  403b0c:	bf88      	it	hi
  403b0e:	6019      	strhi	r1, [r3, #0]
  403b10:	4b1b      	ldr	r3, [pc, #108]	; (403b80 <_malloc_r+0x354>)
  403b12:	681a      	ldr	r2, [r3, #0]
  403b14:	4291      	cmp	r1, r2
  403b16:	6862      	ldr	r2, [r4, #4]
  403b18:	bf88      	it	hi
  403b1a:	6019      	strhi	r1, [r3, #0]
  403b1c:	f022 0203 	bic.w	r2, r2, #3
  403b20:	4296      	cmp	r6, r2
  403b22:	eba2 0306 	sub.w	r3, r2, r6
  403b26:	d801      	bhi.n	403b2c <_malloc_r+0x300>
  403b28:	2b0f      	cmp	r3, #15
  403b2a:	dc04      	bgt.n	403b36 <_malloc_r+0x30a>
  403b2c:	4628      	mov	r0, r5
  403b2e:	f000 fa1f 	bl	403f70 <__malloc_unlock>
  403b32:	2400      	movs	r4, #0
  403b34:	e740      	b.n	4039b8 <_malloc_r+0x18c>
  403b36:	19a2      	adds	r2, r4, r6
  403b38:	f043 0301 	orr.w	r3, r3, #1
  403b3c:	f046 0601 	orr.w	r6, r6, #1
  403b40:	6066      	str	r6, [r4, #4]
  403b42:	4628      	mov	r0, r5
  403b44:	60ba      	str	r2, [r7, #8]
  403b46:	6053      	str	r3, [r2, #4]
  403b48:	f000 fa12 	bl	403f70 <__malloc_unlock>
  403b4c:	3408      	adds	r4, #8
  403b4e:	4620      	mov	r0, r4
  403b50:	b003      	add	sp, #12
  403b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b56:	2b14      	cmp	r3, #20
  403b58:	d971      	bls.n	403c3e <_malloc_r+0x412>
  403b5a:	2b54      	cmp	r3, #84	; 0x54
  403b5c:	f200 80a3 	bhi.w	403ca6 <_malloc_r+0x47a>
  403b60:	0b33      	lsrs	r3, r6, #12
  403b62:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403b66:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403b6a:	00c3      	lsls	r3, r0, #3
  403b6c:	e680      	b.n	403870 <_malloc_r+0x44>
  403b6e:	bf00      	nop
  403b70:	2040043c 	.word	0x2040043c
  403b74:	20400a88 	.word	0x20400a88
  403b78:	20400a58 	.word	0x20400a58
  403b7c:	20400a80 	.word	0x20400a80
  403b80:	20400a84 	.word	0x20400a84
  403b84:	20400444 	.word	0x20400444
  403b88:	20400844 	.word	0x20400844
  403b8c:	0a5a      	lsrs	r2, r3, #9
  403b8e:	2a04      	cmp	r2, #4
  403b90:	d95b      	bls.n	403c4a <_malloc_r+0x41e>
  403b92:	2a14      	cmp	r2, #20
  403b94:	f200 80ae 	bhi.w	403cf4 <_malloc_r+0x4c8>
  403b98:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403b9c:	00c9      	lsls	r1, r1, #3
  403b9e:	325b      	adds	r2, #91	; 0x5b
  403ba0:	eb07 0c01 	add.w	ip, r7, r1
  403ba4:	5879      	ldr	r1, [r7, r1]
  403ba6:	f1ac 0c08 	sub.w	ip, ip, #8
  403baa:	458c      	cmp	ip, r1
  403bac:	f000 8088 	beq.w	403cc0 <_malloc_r+0x494>
  403bb0:	684a      	ldr	r2, [r1, #4]
  403bb2:	f022 0203 	bic.w	r2, r2, #3
  403bb6:	4293      	cmp	r3, r2
  403bb8:	d273      	bcs.n	403ca2 <_malloc_r+0x476>
  403bba:	6889      	ldr	r1, [r1, #8]
  403bbc:	458c      	cmp	ip, r1
  403bbe:	d1f7      	bne.n	403bb0 <_malloc_r+0x384>
  403bc0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403bc4:	687b      	ldr	r3, [r7, #4]
  403bc6:	60e2      	str	r2, [r4, #12]
  403bc8:	f8c4 c008 	str.w	ip, [r4, #8]
  403bcc:	6094      	str	r4, [r2, #8]
  403bce:	f8cc 400c 	str.w	r4, [ip, #12]
  403bd2:	e68f      	b.n	4038f4 <_malloc_r+0xc8>
  403bd4:	19a1      	adds	r1, r4, r6
  403bd6:	f046 0c01 	orr.w	ip, r6, #1
  403bda:	f042 0601 	orr.w	r6, r2, #1
  403bde:	f8c4 c004 	str.w	ip, [r4, #4]
  403be2:	4628      	mov	r0, r5
  403be4:	6179      	str	r1, [r7, #20]
  403be6:	6139      	str	r1, [r7, #16]
  403be8:	f8c1 e00c 	str.w	lr, [r1, #12]
  403bec:	f8c1 e008 	str.w	lr, [r1, #8]
  403bf0:	604e      	str	r6, [r1, #4]
  403bf2:	50e2      	str	r2, [r4, r3]
  403bf4:	f000 f9bc 	bl	403f70 <__malloc_unlock>
  403bf8:	3408      	adds	r4, #8
  403bfa:	e6dd      	b.n	4039b8 <_malloc_r+0x18c>
  403bfc:	687b      	ldr	r3, [r7, #4]
  403bfe:	e679      	b.n	4038f4 <_malloc_r+0xc8>
  403c00:	f108 0801 	add.w	r8, r8, #1
  403c04:	f018 0f03 	tst.w	r8, #3
  403c08:	f10c 0c08 	add.w	ip, ip, #8
  403c0c:	f47f ae85 	bne.w	40391a <_malloc_r+0xee>
  403c10:	e02d      	b.n	403c6e <_malloc_r+0x442>
  403c12:	68dc      	ldr	r4, [r3, #12]
  403c14:	42a3      	cmp	r3, r4
  403c16:	bf08      	it	eq
  403c18:	3002      	addeq	r0, #2
  403c1a:	f43f ae3e 	beq.w	40389a <_malloc_r+0x6e>
  403c1e:	e6bb      	b.n	403998 <_malloc_r+0x16c>
  403c20:	4419      	add	r1, r3
  403c22:	461c      	mov	r4, r3
  403c24:	684a      	ldr	r2, [r1, #4]
  403c26:	68db      	ldr	r3, [r3, #12]
  403c28:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403c2c:	f042 0201 	orr.w	r2, r2, #1
  403c30:	604a      	str	r2, [r1, #4]
  403c32:	4628      	mov	r0, r5
  403c34:	60f3      	str	r3, [r6, #12]
  403c36:	609e      	str	r6, [r3, #8]
  403c38:	f000 f99a 	bl	403f70 <__malloc_unlock>
  403c3c:	e6bc      	b.n	4039b8 <_malloc_r+0x18c>
  403c3e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403c42:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403c46:	00c3      	lsls	r3, r0, #3
  403c48:	e612      	b.n	403870 <_malloc_r+0x44>
  403c4a:	099a      	lsrs	r2, r3, #6
  403c4c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403c50:	00c9      	lsls	r1, r1, #3
  403c52:	3238      	adds	r2, #56	; 0x38
  403c54:	e7a4      	b.n	403ba0 <_malloc_r+0x374>
  403c56:	42bc      	cmp	r4, r7
  403c58:	d054      	beq.n	403d04 <_malloc_r+0x4d8>
  403c5a:	68bc      	ldr	r4, [r7, #8]
  403c5c:	6862      	ldr	r2, [r4, #4]
  403c5e:	f022 0203 	bic.w	r2, r2, #3
  403c62:	e75d      	b.n	403b20 <_malloc_r+0x2f4>
  403c64:	f859 3908 	ldr.w	r3, [r9], #-8
  403c68:	4599      	cmp	r9, r3
  403c6a:	f040 8086 	bne.w	403d7a <_malloc_r+0x54e>
  403c6e:	f010 0f03 	tst.w	r0, #3
  403c72:	f100 30ff 	add.w	r0, r0, #4294967295
  403c76:	d1f5      	bne.n	403c64 <_malloc_r+0x438>
  403c78:	687b      	ldr	r3, [r7, #4]
  403c7a:	ea23 0304 	bic.w	r3, r3, r4
  403c7e:	607b      	str	r3, [r7, #4]
  403c80:	0064      	lsls	r4, r4, #1
  403c82:	429c      	cmp	r4, r3
  403c84:	f63f aec7 	bhi.w	403a16 <_malloc_r+0x1ea>
  403c88:	2c00      	cmp	r4, #0
  403c8a:	f43f aec4 	beq.w	403a16 <_malloc_r+0x1ea>
  403c8e:	421c      	tst	r4, r3
  403c90:	4640      	mov	r0, r8
  403c92:	f47f ae3e 	bne.w	403912 <_malloc_r+0xe6>
  403c96:	0064      	lsls	r4, r4, #1
  403c98:	421c      	tst	r4, r3
  403c9a:	f100 0004 	add.w	r0, r0, #4
  403c9e:	d0fa      	beq.n	403c96 <_malloc_r+0x46a>
  403ca0:	e637      	b.n	403912 <_malloc_r+0xe6>
  403ca2:	468c      	mov	ip, r1
  403ca4:	e78c      	b.n	403bc0 <_malloc_r+0x394>
  403ca6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403caa:	d815      	bhi.n	403cd8 <_malloc_r+0x4ac>
  403cac:	0bf3      	lsrs	r3, r6, #15
  403cae:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403cb2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403cb6:	00c3      	lsls	r3, r0, #3
  403cb8:	e5da      	b.n	403870 <_malloc_r+0x44>
  403cba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403cbe:	e6ed      	b.n	403a9c <_malloc_r+0x270>
  403cc0:	687b      	ldr	r3, [r7, #4]
  403cc2:	1092      	asrs	r2, r2, #2
  403cc4:	2101      	movs	r1, #1
  403cc6:	fa01 f202 	lsl.w	r2, r1, r2
  403cca:	4313      	orrs	r3, r2
  403ccc:	607b      	str	r3, [r7, #4]
  403cce:	4662      	mov	r2, ip
  403cd0:	e779      	b.n	403bc6 <_malloc_r+0x39a>
  403cd2:	2301      	movs	r3, #1
  403cd4:	6053      	str	r3, [r2, #4]
  403cd6:	e729      	b.n	403b2c <_malloc_r+0x300>
  403cd8:	f240 5254 	movw	r2, #1364	; 0x554
  403cdc:	4293      	cmp	r3, r2
  403cde:	d822      	bhi.n	403d26 <_malloc_r+0x4fa>
  403ce0:	0cb3      	lsrs	r3, r6, #18
  403ce2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403ce6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403cea:	00c3      	lsls	r3, r0, #3
  403cec:	e5c0      	b.n	403870 <_malloc_r+0x44>
  403cee:	f103 0b10 	add.w	fp, r3, #16
  403cf2:	e6ae      	b.n	403a52 <_malloc_r+0x226>
  403cf4:	2a54      	cmp	r2, #84	; 0x54
  403cf6:	d829      	bhi.n	403d4c <_malloc_r+0x520>
  403cf8:	0b1a      	lsrs	r2, r3, #12
  403cfa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403cfe:	00c9      	lsls	r1, r1, #3
  403d00:	326e      	adds	r2, #110	; 0x6e
  403d02:	e74d      	b.n	403ba0 <_malloc_r+0x374>
  403d04:	4b20      	ldr	r3, [pc, #128]	; (403d88 <_malloc_r+0x55c>)
  403d06:	6819      	ldr	r1, [r3, #0]
  403d08:	4459      	add	r1, fp
  403d0a:	6019      	str	r1, [r3, #0]
  403d0c:	e6b2      	b.n	403a74 <_malloc_r+0x248>
  403d0e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403d12:	2800      	cmp	r0, #0
  403d14:	f47f aeae 	bne.w	403a74 <_malloc_r+0x248>
  403d18:	eb08 030b 	add.w	r3, r8, fp
  403d1c:	68ba      	ldr	r2, [r7, #8]
  403d1e:	f043 0301 	orr.w	r3, r3, #1
  403d22:	6053      	str	r3, [r2, #4]
  403d24:	e6ee      	b.n	403b04 <_malloc_r+0x2d8>
  403d26:	207f      	movs	r0, #127	; 0x7f
  403d28:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403d2c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403d30:	e59e      	b.n	403870 <_malloc_r+0x44>
  403d32:	f104 0108 	add.w	r1, r4, #8
  403d36:	4628      	mov	r0, r5
  403d38:	9300      	str	r3, [sp, #0]
  403d3a:	f000 fd8b 	bl	404854 <_free_r>
  403d3e:	9b00      	ldr	r3, [sp, #0]
  403d40:	6819      	ldr	r1, [r3, #0]
  403d42:	e6df      	b.n	403b04 <_malloc_r+0x2d8>
  403d44:	2001      	movs	r0, #1
  403d46:	f04f 0900 	mov.w	r9, #0
  403d4a:	e6bc      	b.n	403ac6 <_malloc_r+0x29a>
  403d4c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403d50:	d805      	bhi.n	403d5e <_malloc_r+0x532>
  403d52:	0bda      	lsrs	r2, r3, #15
  403d54:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403d58:	00c9      	lsls	r1, r1, #3
  403d5a:	3277      	adds	r2, #119	; 0x77
  403d5c:	e720      	b.n	403ba0 <_malloc_r+0x374>
  403d5e:	f240 5154 	movw	r1, #1364	; 0x554
  403d62:	428a      	cmp	r2, r1
  403d64:	d805      	bhi.n	403d72 <_malloc_r+0x546>
  403d66:	0c9a      	lsrs	r2, r3, #18
  403d68:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403d6c:	00c9      	lsls	r1, r1, #3
  403d6e:	327c      	adds	r2, #124	; 0x7c
  403d70:	e716      	b.n	403ba0 <_malloc_r+0x374>
  403d72:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403d76:	227e      	movs	r2, #126	; 0x7e
  403d78:	e712      	b.n	403ba0 <_malloc_r+0x374>
  403d7a:	687b      	ldr	r3, [r7, #4]
  403d7c:	e780      	b.n	403c80 <_malloc_r+0x454>
  403d7e:	08f0      	lsrs	r0, r6, #3
  403d80:	f106 0308 	add.w	r3, r6, #8
  403d84:	e600      	b.n	403988 <_malloc_r+0x15c>
  403d86:	bf00      	nop
  403d88:	20400a58 	.word	0x20400a58
  403d8c:	00000000 	.word	0x00000000

00403d90 <memchr>:
  403d90:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403d94:	2a10      	cmp	r2, #16
  403d96:	db2b      	blt.n	403df0 <memchr+0x60>
  403d98:	f010 0f07 	tst.w	r0, #7
  403d9c:	d008      	beq.n	403db0 <memchr+0x20>
  403d9e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403da2:	3a01      	subs	r2, #1
  403da4:	428b      	cmp	r3, r1
  403da6:	d02d      	beq.n	403e04 <memchr+0x74>
  403da8:	f010 0f07 	tst.w	r0, #7
  403dac:	b342      	cbz	r2, 403e00 <memchr+0x70>
  403dae:	d1f6      	bne.n	403d9e <memchr+0xe>
  403db0:	b4f0      	push	{r4, r5, r6, r7}
  403db2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403db6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403dba:	f022 0407 	bic.w	r4, r2, #7
  403dbe:	f07f 0700 	mvns.w	r7, #0
  403dc2:	2300      	movs	r3, #0
  403dc4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403dc8:	3c08      	subs	r4, #8
  403dca:	ea85 0501 	eor.w	r5, r5, r1
  403dce:	ea86 0601 	eor.w	r6, r6, r1
  403dd2:	fa85 f547 	uadd8	r5, r5, r7
  403dd6:	faa3 f587 	sel	r5, r3, r7
  403dda:	fa86 f647 	uadd8	r6, r6, r7
  403dde:	faa5 f687 	sel	r6, r5, r7
  403de2:	b98e      	cbnz	r6, 403e08 <memchr+0x78>
  403de4:	d1ee      	bne.n	403dc4 <memchr+0x34>
  403de6:	bcf0      	pop	{r4, r5, r6, r7}
  403de8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403dec:	f002 0207 	and.w	r2, r2, #7
  403df0:	b132      	cbz	r2, 403e00 <memchr+0x70>
  403df2:	f810 3b01 	ldrb.w	r3, [r0], #1
  403df6:	3a01      	subs	r2, #1
  403df8:	ea83 0301 	eor.w	r3, r3, r1
  403dfc:	b113      	cbz	r3, 403e04 <memchr+0x74>
  403dfe:	d1f8      	bne.n	403df2 <memchr+0x62>
  403e00:	2000      	movs	r0, #0
  403e02:	4770      	bx	lr
  403e04:	3801      	subs	r0, #1
  403e06:	4770      	bx	lr
  403e08:	2d00      	cmp	r5, #0
  403e0a:	bf06      	itte	eq
  403e0c:	4635      	moveq	r5, r6
  403e0e:	3803      	subeq	r0, #3
  403e10:	3807      	subne	r0, #7
  403e12:	f015 0f01 	tst.w	r5, #1
  403e16:	d107      	bne.n	403e28 <memchr+0x98>
  403e18:	3001      	adds	r0, #1
  403e1a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403e1e:	bf02      	ittt	eq
  403e20:	3001      	addeq	r0, #1
  403e22:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403e26:	3001      	addeq	r0, #1
  403e28:	bcf0      	pop	{r4, r5, r6, r7}
  403e2a:	3801      	subs	r0, #1
  403e2c:	4770      	bx	lr
  403e2e:	bf00      	nop

00403e30 <memcpy>:
  403e30:	4684      	mov	ip, r0
  403e32:	ea41 0300 	orr.w	r3, r1, r0
  403e36:	f013 0303 	ands.w	r3, r3, #3
  403e3a:	d16d      	bne.n	403f18 <memcpy+0xe8>
  403e3c:	3a40      	subs	r2, #64	; 0x40
  403e3e:	d341      	bcc.n	403ec4 <memcpy+0x94>
  403e40:	f851 3b04 	ldr.w	r3, [r1], #4
  403e44:	f840 3b04 	str.w	r3, [r0], #4
  403e48:	f851 3b04 	ldr.w	r3, [r1], #4
  403e4c:	f840 3b04 	str.w	r3, [r0], #4
  403e50:	f851 3b04 	ldr.w	r3, [r1], #4
  403e54:	f840 3b04 	str.w	r3, [r0], #4
  403e58:	f851 3b04 	ldr.w	r3, [r1], #4
  403e5c:	f840 3b04 	str.w	r3, [r0], #4
  403e60:	f851 3b04 	ldr.w	r3, [r1], #4
  403e64:	f840 3b04 	str.w	r3, [r0], #4
  403e68:	f851 3b04 	ldr.w	r3, [r1], #4
  403e6c:	f840 3b04 	str.w	r3, [r0], #4
  403e70:	f851 3b04 	ldr.w	r3, [r1], #4
  403e74:	f840 3b04 	str.w	r3, [r0], #4
  403e78:	f851 3b04 	ldr.w	r3, [r1], #4
  403e7c:	f840 3b04 	str.w	r3, [r0], #4
  403e80:	f851 3b04 	ldr.w	r3, [r1], #4
  403e84:	f840 3b04 	str.w	r3, [r0], #4
  403e88:	f851 3b04 	ldr.w	r3, [r1], #4
  403e8c:	f840 3b04 	str.w	r3, [r0], #4
  403e90:	f851 3b04 	ldr.w	r3, [r1], #4
  403e94:	f840 3b04 	str.w	r3, [r0], #4
  403e98:	f851 3b04 	ldr.w	r3, [r1], #4
  403e9c:	f840 3b04 	str.w	r3, [r0], #4
  403ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ea4:	f840 3b04 	str.w	r3, [r0], #4
  403ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  403eac:	f840 3b04 	str.w	r3, [r0], #4
  403eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  403eb4:	f840 3b04 	str.w	r3, [r0], #4
  403eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ebc:	f840 3b04 	str.w	r3, [r0], #4
  403ec0:	3a40      	subs	r2, #64	; 0x40
  403ec2:	d2bd      	bcs.n	403e40 <memcpy+0x10>
  403ec4:	3230      	adds	r2, #48	; 0x30
  403ec6:	d311      	bcc.n	403eec <memcpy+0xbc>
  403ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ecc:	f840 3b04 	str.w	r3, [r0], #4
  403ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ed4:	f840 3b04 	str.w	r3, [r0], #4
  403ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  403edc:	f840 3b04 	str.w	r3, [r0], #4
  403ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ee4:	f840 3b04 	str.w	r3, [r0], #4
  403ee8:	3a10      	subs	r2, #16
  403eea:	d2ed      	bcs.n	403ec8 <memcpy+0x98>
  403eec:	320c      	adds	r2, #12
  403eee:	d305      	bcc.n	403efc <memcpy+0xcc>
  403ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ef4:	f840 3b04 	str.w	r3, [r0], #4
  403ef8:	3a04      	subs	r2, #4
  403efa:	d2f9      	bcs.n	403ef0 <memcpy+0xc0>
  403efc:	3204      	adds	r2, #4
  403efe:	d008      	beq.n	403f12 <memcpy+0xe2>
  403f00:	07d2      	lsls	r2, r2, #31
  403f02:	bf1c      	itt	ne
  403f04:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403f08:	f800 3b01 	strbne.w	r3, [r0], #1
  403f0c:	d301      	bcc.n	403f12 <memcpy+0xe2>
  403f0e:	880b      	ldrh	r3, [r1, #0]
  403f10:	8003      	strh	r3, [r0, #0]
  403f12:	4660      	mov	r0, ip
  403f14:	4770      	bx	lr
  403f16:	bf00      	nop
  403f18:	2a08      	cmp	r2, #8
  403f1a:	d313      	bcc.n	403f44 <memcpy+0x114>
  403f1c:	078b      	lsls	r3, r1, #30
  403f1e:	d08d      	beq.n	403e3c <memcpy+0xc>
  403f20:	f010 0303 	ands.w	r3, r0, #3
  403f24:	d08a      	beq.n	403e3c <memcpy+0xc>
  403f26:	f1c3 0304 	rsb	r3, r3, #4
  403f2a:	1ad2      	subs	r2, r2, r3
  403f2c:	07db      	lsls	r3, r3, #31
  403f2e:	bf1c      	itt	ne
  403f30:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403f34:	f800 3b01 	strbne.w	r3, [r0], #1
  403f38:	d380      	bcc.n	403e3c <memcpy+0xc>
  403f3a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403f3e:	f820 3b02 	strh.w	r3, [r0], #2
  403f42:	e77b      	b.n	403e3c <memcpy+0xc>
  403f44:	3a04      	subs	r2, #4
  403f46:	d3d9      	bcc.n	403efc <memcpy+0xcc>
  403f48:	3a01      	subs	r2, #1
  403f4a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403f4e:	f800 3b01 	strb.w	r3, [r0], #1
  403f52:	d2f9      	bcs.n	403f48 <memcpy+0x118>
  403f54:	780b      	ldrb	r3, [r1, #0]
  403f56:	7003      	strb	r3, [r0, #0]
  403f58:	784b      	ldrb	r3, [r1, #1]
  403f5a:	7043      	strb	r3, [r0, #1]
  403f5c:	788b      	ldrb	r3, [r1, #2]
  403f5e:	7083      	strb	r3, [r0, #2]
  403f60:	4660      	mov	r0, ip
  403f62:	4770      	bx	lr

00403f64 <__malloc_lock>:
  403f64:	4801      	ldr	r0, [pc, #4]	; (403f6c <__malloc_lock+0x8>)
  403f66:	f7ff bc5d 	b.w	403824 <__retarget_lock_acquire_recursive>
  403f6a:	bf00      	nop
  403f6c:	20400aa0 	.word	0x20400aa0

00403f70 <__malloc_unlock>:
  403f70:	4801      	ldr	r0, [pc, #4]	; (403f78 <__malloc_unlock+0x8>)
  403f72:	f7ff bc59 	b.w	403828 <__retarget_lock_release_recursive>
  403f76:	bf00      	nop
  403f78:	20400aa0 	.word	0x20400aa0

00403f7c <_Balloc>:
  403f7c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403f7e:	b570      	push	{r4, r5, r6, lr}
  403f80:	4605      	mov	r5, r0
  403f82:	460c      	mov	r4, r1
  403f84:	b14b      	cbz	r3, 403f9a <_Balloc+0x1e>
  403f86:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  403f8a:	b180      	cbz	r0, 403fae <_Balloc+0x32>
  403f8c:	6802      	ldr	r2, [r0, #0]
  403f8e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  403f92:	2300      	movs	r3, #0
  403f94:	6103      	str	r3, [r0, #16]
  403f96:	60c3      	str	r3, [r0, #12]
  403f98:	bd70      	pop	{r4, r5, r6, pc}
  403f9a:	2221      	movs	r2, #33	; 0x21
  403f9c:	2104      	movs	r1, #4
  403f9e:	f000 fbd9 	bl	404754 <_calloc_r>
  403fa2:	64e8      	str	r0, [r5, #76]	; 0x4c
  403fa4:	4603      	mov	r3, r0
  403fa6:	2800      	cmp	r0, #0
  403fa8:	d1ed      	bne.n	403f86 <_Balloc+0xa>
  403faa:	2000      	movs	r0, #0
  403fac:	bd70      	pop	{r4, r5, r6, pc}
  403fae:	2101      	movs	r1, #1
  403fb0:	fa01 f604 	lsl.w	r6, r1, r4
  403fb4:	1d72      	adds	r2, r6, #5
  403fb6:	4628      	mov	r0, r5
  403fb8:	0092      	lsls	r2, r2, #2
  403fba:	f000 fbcb 	bl	404754 <_calloc_r>
  403fbe:	2800      	cmp	r0, #0
  403fc0:	d0f3      	beq.n	403faa <_Balloc+0x2e>
  403fc2:	6044      	str	r4, [r0, #4]
  403fc4:	6086      	str	r6, [r0, #8]
  403fc6:	e7e4      	b.n	403f92 <_Balloc+0x16>

00403fc8 <_Bfree>:
  403fc8:	b131      	cbz	r1, 403fd8 <_Bfree+0x10>
  403fca:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403fcc:	684a      	ldr	r2, [r1, #4]
  403fce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  403fd2:	6008      	str	r0, [r1, #0]
  403fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403fd8:	4770      	bx	lr
  403fda:	bf00      	nop

00403fdc <__multadd>:
  403fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403fde:	690c      	ldr	r4, [r1, #16]
  403fe0:	b083      	sub	sp, #12
  403fe2:	460d      	mov	r5, r1
  403fe4:	4606      	mov	r6, r0
  403fe6:	f101 0e14 	add.w	lr, r1, #20
  403fea:	2700      	movs	r7, #0
  403fec:	f8de 0000 	ldr.w	r0, [lr]
  403ff0:	b281      	uxth	r1, r0
  403ff2:	fb02 3301 	mla	r3, r2, r1, r3
  403ff6:	0c01      	lsrs	r1, r0, #16
  403ff8:	0c18      	lsrs	r0, r3, #16
  403ffa:	fb02 0101 	mla	r1, r2, r1, r0
  403ffe:	b29b      	uxth	r3, r3
  404000:	3701      	adds	r7, #1
  404002:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404006:	42bc      	cmp	r4, r7
  404008:	f84e 3b04 	str.w	r3, [lr], #4
  40400c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404010:	dcec      	bgt.n	403fec <__multadd+0x10>
  404012:	b13b      	cbz	r3, 404024 <__multadd+0x48>
  404014:	68aa      	ldr	r2, [r5, #8]
  404016:	4294      	cmp	r4, r2
  404018:	da07      	bge.n	40402a <__multadd+0x4e>
  40401a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40401e:	3401      	adds	r4, #1
  404020:	6153      	str	r3, [r2, #20]
  404022:	612c      	str	r4, [r5, #16]
  404024:	4628      	mov	r0, r5
  404026:	b003      	add	sp, #12
  404028:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40402a:	6869      	ldr	r1, [r5, #4]
  40402c:	9301      	str	r3, [sp, #4]
  40402e:	3101      	adds	r1, #1
  404030:	4630      	mov	r0, r6
  404032:	f7ff ffa3 	bl	403f7c <_Balloc>
  404036:	692a      	ldr	r2, [r5, #16]
  404038:	3202      	adds	r2, #2
  40403a:	f105 010c 	add.w	r1, r5, #12
  40403e:	4607      	mov	r7, r0
  404040:	0092      	lsls	r2, r2, #2
  404042:	300c      	adds	r0, #12
  404044:	f7ff fef4 	bl	403e30 <memcpy>
  404048:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40404a:	6869      	ldr	r1, [r5, #4]
  40404c:	9b01      	ldr	r3, [sp, #4]
  40404e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404052:	6028      	str	r0, [r5, #0]
  404054:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404058:	463d      	mov	r5, r7
  40405a:	e7de      	b.n	40401a <__multadd+0x3e>

0040405c <__hi0bits>:
  40405c:	0c02      	lsrs	r2, r0, #16
  40405e:	0412      	lsls	r2, r2, #16
  404060:	4603      	mov	r3, r0
  404062:	b9b2      	cbnz	r2, 404092 <__hi0bits+0x36>
  404064:	0403      	lsls	r3, r0, #16
  404066:	2010      	movs	r0, #16
  404068:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40406c:	bf04      	itt	eq
  40406e:	021b      	lsleq	r3, r3, #8
  404070:	3008      	addeq	r0, #8
  404072:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404076:	bf04      	itt	eq
  404078:	011b      	lsleq	r3, r3, #4
  40407a:	3004      	addeq	r0, #4
  40407c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404080:	bf04      	itt	eq
  404082:	009b      	lsleq	r3, r3, #2
  404084:	3002      	addeq	r0, #2
  404086:	2b00      	cmp	r3, #0
  404088:	db02      	blt.n	404090 <__hi0bits+0x34>
  40408a:	005b      	lsls	r3, r3, #1
  40408c:	d403      	bmi.n	404096 <__hi0bits+0x3a>
  40408e:	2020      	movs	r0, #32
  404090:	4770      	bx	lr
  404092:	2000      	movs	r0, #0
  404094:	e7e8      	b.n	404068 <__hi0bits+0xc>
  404096:	3001      	adds	r0, #1
  404098:	4770      	bx	lr
  40409a:	bf00      	nop

0040409c <__lo0bits>:
  40409c:	6803      	ldr	r3, [r0, #0]
  40409e:	f013 0207 	ands.w	r2, r3, #7
  4040a2:	4601      	mov	r1, r0
  4040a4:	d007      	beq.n	4040b6 <__lo0bits+0x1a>
  4040a6:	07da      	lsls	r2, r3, #31
  4040a8:	d421      	bmi.n	4040ee <__lo0bits+0x52>
  4040aa:	0798      	lsls	r0, r3, #30
  4040ac:	d421      	bmi.n	4040f2 <__lo0bits+0x56>
  4040ae:	089b      	lsrs	r3, r3, #2
  4040b0:	600b      	str	r3, [r1, #0]
  4040b2:	2002      	movs	r0, #2
  4040b4:	4770      	bx	lr
  4040b6:	b298      	uxth	r0, r3
  4040b8:	b198      	cbz	r0, 4040e2 <__lo0bits+0x46>
  4040ba:	4610      	mov	r0, r2
  4040bc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4040c0:	bf04      	itt	eq
  4040c2:	0a1b      	lsreq	r3, r3, #8
  4040c4:	3008      	addeq	r0, #8
  4040c6:	071a      	lsls	r2, r3, #28
  4040c8:	bf04      	itt	eq
  4040ca:	091b      	lsreq	r3, r3, #4
  4040cc:	3004      	addeq	r0, #4
  4040ce:	079a      	lsls	r2, r3, #30
  4040d0:	bf04      	itt	eq
  4040d2:	089b      	lsreq	r3, r3, #2
  4040d4:	3002      	addeq	r0, #2
  4040d6:	07da      	lsls	r2, r3, #31
  4040d8:	d407      	bmi.n	4040ea <__lo0bits+0x4e>
  4040da:	085b      	lsrs	r3, r3, #1
  4040dc:	d104      	bne.n	4040e8 <__lo0bits+0x4c>
  4040de:	2020      	movs	r0, #32
  4040e0:	4770      	bx	lr
  4040e2:	0c1b      	lsrs	r3, r3, #16
  4040e4:	2010      	movs	r0, #16
  4040e6:	e7e9      	b.n	4040bc <__lo0bits+0x20>
  4040e8:	3001      	adds	r0, #1
  4040ea:	600b      	str	r3, [r1, #0]
  4040ec:	4770      	bx	lr
  4040ee:	2000      	movs	r0, #0
  4040f0:	4770      	bx	lr
  4040f2:	085b      	lsrs	r3, r3, #1
  4040f4:	600b      	str	r3, [r1, #0]
  4040f6:	2001      	movs	r0, #1
  4040f8:	4770      	bx	lr
  4040fa:	bf00      	nop

004040fc <__i2b>:
  4040fc:	b510      	push	{r4, lr}
  4040fe:	460c      	mov	r4, r1
  404100:	2101      	movs	r1, #1
  404102:	f7ff ff3b 	bl	403f7c <_Balloc>
  404106:	2201      	movs	r2, #1
  404108:	6144      	str	r4, [r0, #20]
  40410a:	6102      	str	r2, [r0, #16]
  40410c:	bd10      	pop	{r4, pc}
  40410e:	bf00      	nop

00404110 <__multiply>:
  404110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404114:	690c      	ldr	r4, [r1, #16]
  404116:	6915      	ldr	r5, [r2, #16]
  404118:	42ac      	cmp	r4, r5
  40411a:	b083      	sub	sp, #12
  40411c:	468b      	mov	fp, r1
  40411e:	4616      	mov	r6, r2
  404120:	da04      	bge.n	40412c <__multiply+0x1c>
  404122:	4622      	mov	r2, r4
  404124:	46b3      	mov	fp, r6
  404126:	462c      	mov	r4, r5
  404128:	460e      	mov	r6, r1
  40412a:	4615      	mov	r5, r2
  40412c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404130:	f8db 1004 	ldr.w	r1, [fp, #4]
  404134:	eb04 0805 	add.w	r8, r4, r5
  404138:	4598      	cmp	r8, r3
  40413a:	bfc8      	it	gt
  40413c:	3101      	addgt	r1, #1
  40413e:	f7ff ff1d 	bl	403f7c <_Balloc>
  404142:	f100 0914 	add.w	r9, r0, #20
  404146:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40414a:	45d1      	cmp	r9, sl
  40414c:	9000      	str	r0, [sp, #0]
  40414e:	d205      	bcs.n	40415c <__multiply+0x4c>
  404150:	464b      	mov	r3, r9
  404152:	2100      	movs	r1, #0
  404154:	f843 1b04 	str.w	r1, [r3], #4
  404158:	459a      	cmp	sl, r3
  40415a:	d8fb      	bhi.n	404154 <__multiply+0x44>
  40415c:	f106 0c14 	add.w	ip, r6, #20
  404160:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404164:	f10b 0b14 	add.w	fp, fp, #20
  404168:	459c      	cmp	ip, r3
  40416a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40416e:	d24c      	bcs.n	40420a <__multiply+0xfa>
  404170:	f8cd a004 	str.w	sl, [sp, #4]
  404174:	469a      	mov	sl, r3
  404176:	f8dc 5000 	ldr.w	r5, [ip]
  40417a:	b2af      	uxth	r7, r5
  40417c:	b1ef      	cbz	r7, 4041ba <__multiply+0xaa>
  40417e:	2100      	movs	r1, #0
  404180:	464d      	mov	r5, r9
  404182:	465e      	mov	r6, fp
  404184:	460c      	mov	r4, r1
  404186:	f856 2b04 	ldr.w	r2, [r6], #4
  40418a:	6828      	ldr	r0, [r5, #0]
  40418c:	b293      	uxth	r3, r2
  40418e:	b281      	uxth	r1, r0
  404190:	fb07 1303 	mla	r3, r7, r3, r1
  404194:	0c12      	lsrs	r2, r2, #16
  404196:	0c01      	lsrs	r1, r0, #16
  404198:	4423      	add	r3, r4
  40419a:	fb07 1102 	mla	r1, r7, r2, r1
  40419e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4041a2:	b29b      	uxth	r3, r3
  4041a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4041a8:	45b6      	cmp	lr, r6
  4041aa:	f845 3b04 	str.w	r3, [r5], #4
  4041ae:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4041b2:	d8e8      	bhi.n	404186 <__multiply+0x76>
  4041b4:	602c      	str	r4, [r5, #0]
  4041b6:	f8dc 5000 	ldr.w	r5, [ip]
  4041ba:	0c2d      	lsrs	r5, r5, #16
  4041bc:	d01d      	beq.n	4041fa <__multiply+0xea>
  4041be:	f8d9 3000 	ldr.w	r3, [r9]
  4041c2:	4648      	mov	r0, r9
  4041c4:	461c      	mov	r4, r3
  4041c6:	4659      	mov	r1, fp
  4041c8:	2200      	movs	r2, #0
  4041ca:	880e      	ldrh	r6, [r1, #0]
  4041cc:	0c24      	lsrs	r4, r4, #16
  4041ce:	fb05 4406 	mla	r4, r5, r6, r4
  4041d2:	4422      	add	r2, r4
  4041d4:	b29b      	uxth	r3, r3
  4041d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4041da:	f840 3b04 	str.w	r3, [r0], #4
  4041de:	f851 3b04 	ldr.w	r3, [r1], #4
  4041e2:	6804      	ldr	r4, [r0, #0]
  4041e4:	0c1b      	lsrs	r3, r3, #16
  4041e6:	b2a6      	uxth	r6, r4
  4041e8:	fb05 6303 	mla	r3, r5, r3, r6
  4041ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4041f0:	458e      	cmp	lr, r1
  4041f2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4041f6:	d8e8      	bhi.n	4041ca <__multiply+0xba>
  4041f8:	6003      	str	r3, [r0, #0]
  4041fa:	f10c 0c04 	add.w	ip, ip, #4
  4041fe:	45e2      	cmp	sl, ip
  404200:	f109 0904 	add.w	r9, r9, #4
  404204:	d8b7      	bhi.n	404176 <__multiply+0x66>
  404206:	f8dd a004 	ldr.w	sl, [sp, #4]
  40420a:	f1b8 0f00 	cmp.w	r8, #0
  40420e:	dd0b      	ble.n	404228 <__multiply+0x118>
  404210:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404214:	f1aa 0a04 	sub.w	sl, sl, #4
  404218:	b11b      	cbz	r3, 404222 <__multiply+0x112>
  40421a:	e005      	b.n	404228 <__multiply+0x118>
  40421c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404220:	b913      	cbnz	r3, 404228 <__multiply+0x118>
  404222:	f1b8 0801 	subs.w	r8, r8, #1
  404226:	d1f9      	bne.n	40421c <__multiply+0x10c>
  404228:	9800      	ldr	r0, [sp, #0]
  40422a:	f8c0 8010 	str.w	r8, [r0, #16]
  40422e:	b003      	add	sp, #12
  404230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404234 <__pow5mult>:
  404234:	f012 0303 	ands.w	r3, r2, #3
  404238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40423c:	4614      	mov	r4, r2
  40423e:	4607      	mov	r7, r0
  404240:	d12e      	bne.n	4042a0 <__pow5mult+0x6c>
  404242:	460d      	mov	r5, r1
  404244:	10a4      	asrs	r4, r4, #2
  404246:	d01c      	beq.n	404282 <__pow5mult+0x4e>
  404248:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40424a:	b396      	cbz	r6, 4042b2 <__pow5mult+0x7e>
  40424c:	07e3      	lsls	r3, r4, #31
  40424e:	f04f 0800 	mov.w	r8, #0
  404252:	d406      	bmi.n	404262 <__pow5mult+0x2e>
  404254:	1064      	asrs	r4, r4, #1
  404256:	d014      	beq.n	404282 <__pow5mult+0x4e>
  404258:	6830      	ldr	r0, [r6, #0]
  40425a:	b1a8      	cbz	r0, 404288 <__pow5mult+0x54>
  40425c:	4606      	mov	r6, r0
  40425e:	07e3      	lsls	r3, r4, #31
  404260:	d5f8      	bpl.n	404254 <__pow5mult+0x20>
  404262:	4632      	mov	r2, r6
  404264:	4629      	mov	r1, r5
  404266:	4638      	mov	r0, r7
  404268:	f7ff ff52 	bl	404110 <__multiply>
  40426c:	b1b5      	cbz	r5, 40429c <__pow5mult+0x68>
  40426e:	686a      	ldr	r2, [r5, #4]
  404270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404272:	1064      	asrs	r4, r4, #1
  404274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404278:	6029      	str	r1, [r5, #0]
  40427a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40427e:	4605      	mov	r5, r0
  404280:	d1ea      	bne.n	404258 <__pow5mult+0x24>
  404282:	4628      	mov	r0, r5
  404284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404288:	4632      	mov	r2, r6
  40428a:	4631      	mov	r1, r6
  40428c:	4638      	mov	r0, r7
  40428e:	f7ff ff3f 	bl	404110 <__multiply>
  404292:	6030      	str	r0, [r6, #0]
  404294:	f8c0 8000 	str.w	r8, [r0]
  404298:	4606      	mov	r6, r0
  40429a:	e7e0      	b.n	40425e <__pow5mult+0x2a>
  40429c:	4605      	mov	r5, r0
  40429e:	e7d9      	b.n	404254 <__pow5mult+0x20>
  4042a0:	1e5a      	subs	r2, r3, #1
  4042a2:	4d0b      	ldr	r5, [pc, #44]	; (4042d0 <__pow5mult+0x9c>)
  4042a4:	2300      	movs	r3, #0
  4042a6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4042aa:	f7ff fe97 	bl	403fdc <__multadd>
  4042ae:	4605      	mov	r5, r0
  4042b0:	e7c8      	b.n	404244 <__pow5mult+0x10>
  4042b2:	2101      	movs	r1, #1
  4042b4:	4638      	mov	r0, r7
  4042b6:	f7ff fe61 	bl	403f7c <_Balloc>
  4042ba:	f240 2171 	movw	r1, #625	; 0x271
  4042be:	2201      	movs	r2, #1
  4042c0:	2300      	movs	r3, #0
  4042c2:	6141      	str	r1, [r0, #20]
  4042c4:	6102      	str	r2, [r0, #16]
  4042c6:	4606      	mov	r6, r0
  4042c8:	64b8      	str	r0, [r7, #72]	; 0x48
  4042ca:	6003      	str	r3, [r0, #0]
  4042cc:	e7be      	b.n	40424c <__pow5mult+0x18>
  4042ce:	bf00      	nop
  4042d0:	00405cf0 	.word	0x00405cf0

004042d4 <__lshift>:
  4042d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4042d8:	4691      	mov	r9, r2
  4042da:	690a      	ldr	r2, [r1, #16]
  4042dc:	688b      	ldr	r3, [r1, #8]
  4042de:	ea4f 1469 	mov.w	r4, r9, asr #5
  4042e2:	eb04 0802 	add.w	r8, r4, r2
  4042e6:	f108 0501 	add.w	r5, r8, #1
  4042ea:	429d      	cmp	r5, r3
  4042ec:	460e      	mov	r6, r1
  4042ee:	4607      	mov	r7, r0
  4042f0:	6849      	ldr	r1, [r1, #4]
  4042f2:	dd04      	ble.n	4042fe <__lshift+0x2a>
  4042f4:	005b      	lsls	r3, r3, #1
  4042f6:	429d      	cmp	r5, r3
  4042f8:	f101 0101 	add.w	r1, r1, #1
  4042fc:	dcfa      	bgt.n	4042f4 <__lshift+0x20>
  4042fe:	4638      	mov	r0, r7
  404300:	f7ff fe3c 	bl	403f7c <_Balloc>
  404304:	2c00      	cmp	r4, #0
  404306:	f100 0314 	add.w	r3, r0, #20
  40430a:	dd06      	ble.n	40431a <__lshift+0x46>
  40430c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404310:	2100      	movs	r1, #0
  404312:	f843 1b04 	str.w	r1, [r3], #4
  404316:	429a      	cmp	r2, r3
  404318:	d1fb      	bne.n	404312 <__lshift+0x3e>
  40431a:	6934      	ldr	r4, [r6, #16]
  40431c:	f106 0114 	add.w	r1, r6, #20
  404320:	f019 091f 	ands.w	r9, r9, #31
  404324:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404328:	d01d      	beq.n	404366 <__lshift+0x92>
  40432a:	f1c9 0c20 	rsb	ip, r9, #32
  40432e:	2200      	movs	r2, #0
  404330:	680c      	ldr	r4, [r1, #0]
  404332:	fa04 f409 	lsl.w	r4, r4, r9
  404336:	4314      	orrs	r4, r2
  404338:	f843 4b04 	str.w	r4, [r3], #4
  40433c:	f851 2b04 	ldr.w	r2, [r1], #4
  404340:	458e      	cmp	lr, r1
  404342:	fa22 f20c 	lsr.w	r2, r2, ip
  404346:	d8f3      	bhi.n	404330 <__lshift+0x5c>
  404348:	601a      	str	r2, [r3, #0]
  40434a:	b10a      	cbz	r2, 404350 <__lshift+0x7c>
  40434c:	f108 0502 	add.w	r5, r8, #2
  404350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404352:	6872      	ldr	r2, [r6, #4]
  404354:	3d01      	subs	r5, #1
  404356:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40435a:	6105      	str	r5, [r0, #16]
  40435c:	6031      	str	r1, [r6, #0]
  40435e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404366:	3b04      	subs	r3, #4
  404368:	f851 2b04 	ldr.w	r2, [r1], #4
  40436c:	f843 2f04 	str.w	r2, [r3, #4]!
  404370:	458e      	cmp	lr, r1
  404372:	d8f9      	bhi.n	404368 <__lshift+0x94>
  404374:	e7ec      	b.n	404350 <__lshift+0x7c>
  404376:	bf00      	nop

00404378 <__mcmp>:
  404378:	b430      	push	{r4, r5}
  40437a:	690b      	ldr	r3, [r1, #16]
  40437c:	4605      	mov	r5, r0
  40437e:	6900      	ldr	r0, [r0, #16]
  404380:	1ac0      	subs	r0, r0, r3
  404382:	d10f      	bne.n	4043a4 <__mcmp+0x2c>
  404384:	009b      	lsls	r3, r3, #2
  404386:	3514      	adds	r5, #20
  404388:	3114      	adds	r1, #20
  40438a:	4419      	add	r1, r3
  40438c:	442b      	add	r3, r5
  40438e:	e001      	b.n	404394 <__mcmp+0x1c>
  404390:	429d      	cmp	r5, r3
  404392:	d207      	bcs.n	4043a4 <__mcmp+0x2c>
  404394:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404398:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40439c:	4294      	cmp	r4, r2
  40439e:	d0f7      	beq.n	404390 <__mcmp+0x18>
  4043a0:	d302      	bcc.n	4043a8 <__mcmp+0x30>
  4043a2:	2001      	movs	r0, #1
  4043a4:	bc30      	pop	{r4, r5}
  4043a6:	4770      	bx	lr
  4043a8:	f04f 30ff 	mov.w	r0, #4294967295
  4043ac:	e7fa      	b.n	4043a4 <__mcmp+0x2c>
  4043ae:	bf00      	nop

004043b0 <__mdiff>:
  4043b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4043b4:	690f      	ldr	r7, [r1, #16]
  4043b6:	460e      	mov	r6, r1
  4043b8:	6911      	ldr	r1, [r2, #16]
  4043ba:	1a7f      	subs	r7, r7, r1
  4043bc:	2f00      	cmp	r7, #0
  4043be:	4690      	mov	r8, r2
  4043c0:	d117      	bne.n	4043f2 <__mdiff+0x42>
  4043c2:	0089      	lsls	r1, r1, #2
  4043c4:	f106 0514 	add.w	r5, r6, #20
  4043c8:	f102 0e14 	add.w	lr, r2, #20
  4043cc:	186b      	adds	r3, r5, r1
  4043ce:	4471      	add	r1, lr
  4043d0:	e001      	b.n	4043d6 <__mdiff+0x26>
  4043d2:	429d      	cmp	r5, r3
  4043d4:	d25c      	bcs.n	404490 <__mdiff+0xe0>
  4043d6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4043da:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4043de:	42a2      	cmp	r2, r4
  4043e0:	d0f7      	beq.n	4043d2 <__mdiff+0x22>
  4043e2:	d25e      	bcs.n	4044a2 <__mdiff+0xf2>
  4043e4:	4633      	mov	r3, r6
  4043e6:	462c      	mov	r4, r5
  4043e8:	4646      	mov	r6, r8
  4043ea:	4675      	mov	r5, lr
  4043ec:	4698      	mov	r8, r3
  4043ee:	2701      	movs	r7, #1
  4043f0:	e005      	b.n	4043fe <__mdiff+0x4e>
  4043f2:	db58      	blt.n	4044a6 <__mdiff+0xf6>
  4043f4:	f106 0514 	add.w	r5, r6, #20
  4043f8:	f108 0414 	add.w	r4, r8, #20
  4043fc:	2700      	movs	r7, #0
  4043fe:	6871      	ldr	r1, [r6, #4]
  404400:	f7ff fdbc 	bl	403f7c <_Balloc>
  404404:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404408:	6936      	ldr	r6, [r6, #16]
  40440a:	60c7      	str	r7, [r0, #12]
  40440c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404410:	46a6      	mov	lr, r4
  404412:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404416:	f100 0414 	add.w	r4, r0, #20
  40441a:	2300      	movs	r3, #0
  40441c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404420:	f855 8b04 	ldr.w	r8, [r5], #4
  404424:	b28a      	uxth	r2, r1
  404426:	fa13 f388 	uxtah	r3, r3, r8
  40442a:	0c09      	lsrs	r1, r1, #16
  40442c:	1a9a      	subs	r2, r3, r2
  40442e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404432:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404436:	b292      	uxth	r2, r2
  404438:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40443c:	45f4      	cmp	ip, lr
  40443e:	f844 2b04 	str.w	r2, [r4], #4
  404442:	ea4f 4323 	mov.w	r3, r3, asr #16
  404446:	d8e9      	bhi.n	40441c <__mdiff+0x6c>
  404448:	42af      	cmp	r7, r5
  40444a:	d917      	bls.n	40447c <__mdiff+0xcc>
  40444c:	46a4      	mov	ip, r4
  40444e:	46ae      	mov	lr, r5
  404450:	f85e 2b04 	ldr.w	r2, [lr], #4
  404454:	fa13 f382 	uxtah	r3, r3, r2
  404458:	1419      	asrs	r1, r3, #16
  40445a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40445e:	b29b      	uxth	r3, r3
  404460:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404464:	4577      	cmp	r7, lr
  404466:	f84c 2b04 	str.w	r2, [ip], #4
  40446a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40446e:	d8ef      	bhi.n	404450 <__mdiff+0xa0>
  404470:	43ed      	mvns	r5, r5
  404472:	442f      	add	r7, r5
  404474:	f027 0703 	bic.w	r7, r7, #3
  404478:	3704      	adds	r7, #4
  40447a:	443c      	add	r4, r7
  40447c:	3c04      	subs	r4, #4
  40447e:	b922      	cbnz	r2, 40448a <__mdiff+0xda>
  404480:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404484:	3e01      	subs	r6, #1
  404486:	2b00      	cmp	r3, #0
  404488:	d0fa      	beq.n	404480 <__mdiff+0xd0>
  40448a:	6106      	str	r6, [r0, #16]
  40448c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404490:	2100      	movs	r1, #0
  404492:	f7ff fd73 	bl	403f7c <_Balloc>
  404496:	2201      	movs	r2, #1
  404498:	2300      	movs	r3, #0
  40449a:	6102      	str	r2, [r0, #16]
  40449c:	6143      	str	r3, [r0, #20]
  40449e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4044a2:	4674      	mov	r4, lr
  4044a4:	e7ab      	b.n	4043fe <__mdiff+0x4e>
  4044a6:	4633      	mov	r3, r6
  4044a8:	f106 0414 	add.w	r4, r6, #20
  4044ac:	f102 0514 	add.w	r5, r2, #20
  4044b0:	4616      	mov	r6, r2
  4044b2:	2701      	movs	r7, #1
  4044b4:	4698      	mov	r8, r3
  4044b6:	e7a2      	b.n	4043fe <__mdiff+0x4e>

004044b8 <__d2b>:
  4044b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4044bc:	b082      	sub	sp, #8
  4044be:	2101      	movs	r1, #1
  4044c0:	461c      	mov	r4, r3
  4044c2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4044c6:	4615      	mov	r5, r2
  4044c8:	9e08      	ldr	r6, [sp, #32]
  4044ca:	f7ff fd57 	bl	403f7c <_Balloc>
  4044ce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4044d2:	4680      	mov	r8, r0
  4044d4:	b10f      	cbz	r7, 4044da <__d2b+0x22>
  4044d6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4044da:	9401      	str	r4, [sp, #4]
  4044dc:	b31d      	cbz	r5, 404526 <__d2b+0x6e>
  4044de:	a802      	add	r0, sp, #8
  4044e0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4044e4:	f7ff fdda 	bl	40409c <__lo0bits>
  4044e8:	2800      	cmp	r0, #0
  4044ea:	d134      	bne.n	404556 <__d2b+0x9e>
  4044ec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4044f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4044f4:	2b00      	cmp	r3, #0
  4044f6:	bf0c      	ite	eq
  4044f8:	2101      	moveq	r1, #1
  4044fa:	2102      	movne	r1, #2
  4044fc:	f8c8 3018 	str.w	r3, [r8, #24]
  404500:	f8c8 1010 	str.w	r1, [r8, #16]
  404504:	b9df      	cbnz	r7, 40453e <__d2b+0x86>
  404506:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40450a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40450e:	6030      	str	r0, [r6, #0]
  404510:	6918      	ldr	r0, [r3, #16]
  404512:	f7ff fda3 	bl	40405c <__hi0bits>
  404516:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404518:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40451c:	6018      	str	r0, [r3, #0]
  40451e:	4640      	mov	r0, r8
  404520:	b002      	add	sp, #8
  404522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404526:	a801      	add	r0, sp, #4
  404528:	f7ff fdb8 	bl	40409c <__lo0bits>
  40452c:	9b01      	ldr	r3, [sp, #4]
  40452e:	f8c8 3014 	str.w	r3, [r8, #20]
  404532:	2101      	movs	r1, #1
  404534:	3020      	adds	r0, #32
  404536:	f8c8 1010 	str.w	r1, [r8, #16]
  40453a:	2f00      	cmp	r7, #0
  40453c:	d0e3      	beq.n	404506 <__d2b+0x4e>
  40453e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404540:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404544:	4407      	add	r7, r0
  404546:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40454a:	6037      	str	r7, [r6, #0]
  40454c:	6018      	str	r0, [r3, #0]
  40454e:	4640      	mov	r0, r8
  404550:	b002      	add	sp, #8
  404552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404556:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40455a:	f1c0 0220 	rsb	r2, r0, #32
  40455e:	fa03 f202 	lsl.w	r2, r3, r2
  404562:	430a      	orrs	r2, r1
  404564:	40c3      	lsrs	r3, r0
  404566:	9301      	str	r3, [sp, #4]
  404568:	f8c8 2014 	str.w	r2, [r8, #20]
  40456c:	e7c2      	b.n	4044f4 <__d2b+0x3c>
  40456e:	bf00      	nop

00404570 <_sbrk_r>:
  404570:	b538      	push	{r3, r4, r5, lr}
  404572:	4c07      	ldr	r4, [pc, #28]	; (404590 <_sbrk_r+0x20>)
  404574:	2300      	movs	r3, #0
  404576:	4605      	mov	r5, r0
  404578:	4608      	mov	r0, r1
  40457a:	6023      	str	r3, [r4, #0]
  40457c:	f7fc fb5a 	bl	400c34 <_sbrk>
  404580:	1c43      	adds	r3, r0, #1
  404582:	d000      	beq.n	404586 <_sbrk_r+0x16>
  404584:	bd38      	pop	{r3, r4, r5, pc}
  404586:	6823      	ldr	r3, [r4, #0]
  404588:	2b00      	cmp	r3, #0
  40458a:	d0fb      	beq.n	404584 <_sbrk_r+0x14>
  40458c:	602b      	str	r3, [r5, #0]
  40458e:	bd38      	pop	{r3, r4, r5, pc}
  404590:	20400ab4 	.word	0x20400ab4

00404594 <__ssprint_r>:
  404594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404598:	6893      	ldr	r3, [r2, #8]
  40459a:	b083      	sub	sp, #12
  40459c:	4690      	mov	r8, r2
  40459e:	2b00      	cmp	r3, #0
  4045a0:	d070      	beq.n	404684 <__ssprint_r+0xf0>
  4045a2:	4682      	mov	sl, r0
  4045a4:	460c      	mov	r4, r1
  4045a6:	6817      	ldr	r7, [r2, #0]
  4045a8:	688d      	ldr	r5, [r1, #8]
  4045aa:	6808      	ldr	r0, [r1, #0]
  4045ac:	e042      	b.n	404634 <__ssprint_r+0xa0>
  4045ae:	89a3      	ldrh	r3, [r4, #12]
  4045b0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4045b4:	d02e      	beq.n	404614 <__ssprint_r+0x80>
  4045b6:	6965      	ldr	r5, [r4, #20]
  4045b8:	6921      	ldr	r1, [r4, #16]
  4045ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4045be:	eba0 0b01 	sub.w	fp, r0, r1
  4045c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4045c6:	f10b 0001 	add.w	r0, fp, #1
  4045ca:	106d      	asrs	r5, r5, #1
  4045cc:	4430      	add	r0, r6
  4045ce:	42a8      	cmp	r0, r5
  4045d0:	462a      	mov	r2, r5
  4045d2:	bf84      	itt	hi
  4045d4:	4605      	movhi	r5, r0
  4045d6:	462a      	movhi	r2, r5
  4045d8:	055b      	lsls	r3, r3, #21
  4045da:	d538      	bpl.n	40464e <__ssprint_r+0xba>
  4045dc:	4611      	mov	r1, r2
  4045de:	4650      	mov	r0, sl
  4045e0:	f7ff f924 	bl	40382c <_malloc_r>
  4045e4:	2800      	cmp	r0, #0
  4045e6:	d03c      	beq.n	404662 <__ssprint_r+0xce>
  4045e8:	465a      	mov	r2, fp
  4045ea:	6921      	ldr	r1, [r4, #16]
  4045ec:	9001      	str	r0, [sp, #4]
  4045ee:	f7ff fc1f 	bl	403e30 <memcpy>
  4045f2:	89a2      	ldrh	r2, [r4, #12]
  4045f4:	9b01      	ldr	r3, [sp, #4]
  4045f6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4045fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4045fe:	81a2      	strh	r2, [r4, #12]
  404600:	eba5 020b 	sub.w	r2, r5, fp
  404604:	eb03 000b 	add.w	r0, r3, fp
  404608:	6165      	str	r5, [r4, #20]
  40460a:	6123      	str	r3, [r4, #16]
  40460c:	6020      	str	r0, [r4, #0]
  40460e:	60a2      	str	r2, [r4, #8]
  404610:	4635      	mov	r5, r6
  404612:	46b3      	mov	fp, r6
  404614:	465a      	mov	r2, fp
  404616:	4649      	mov	r1, r9
  404618:	f000 fa18 	bl	404a4c <memmove>
  40461c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404620:	68a2      	ldr	r2, [r4, #8]
  404622:	6820      	ldr	r0, [r4, #0]
  404624:	1b55      	subs	r5, r2, r5
  404626:	4458      	add	r0, fp
  404628:	1b9e      	subs	r6, r3, r6
  40462a:	60a5      	str	r5, [r4, #8]
  40462c:	6020      	str	r0, [r4, #0]
  40462e:	f8c8 6008 	str.w	r6, [r8, #8]
  404632:	b33e      	cbz	r6, 404684 <__ssprint_r+0xf0>
  404634:	687e      	ldr	r6, [r7, #4]
  404636:	463b      	mov	r3, r7
  404638:	3708      	adds	r7, #8
  40463a:	2e00      	cmp	r6, #0
  40463c:	d0fa      	beq.n	404634 <__ssprint_r+0xa0>
  40463e:	42ae      	cmp	r6, r5
  404640:	f8d3 9000 	ldr.w	r9, [r3]
  404644:	46ab      	mov	fp, r5
  404646:	d2b2      	bcs.n	4045ae <__ssprint_r+0x1a>
  404648:	4635      	mov	r5, r6
  40464a:	46b3      	mov	fp, r6
  40464c:	e7e2      	b.n	404614 <__ssprint_r+0x80>
  40464e:	4650      	mov	r0, sl
  404650:	f000 fa60 	bl	404b14 <_realloc_r>
  404654:	4603      	mov	r3, r0
  404656:	2800      	cmp	r0, #0
  404658:	d1d2      	bne.n	404600 <__ssprint_r+0x6c>
  40465a:	6921      	ldr	r1, [r4, #16]
  40465c:	4650      	mov	r0, sl
  40465e:	f000 f8f9 	bl	404854 <_free_r>
  404662:	230c      	movs	r3, #12
  404664:	f8ca 3000 	str.w	r3, [sl]
  404668:	89a3      	ldrh	r3, [r4, #12]
  40466a:	2200      	movs	r2, #0
  40466c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404670:	f04f 30ff 	mov.w	r0, #4294967295
  404674:	81a3      	strh	r3, [r4, #12]
  404676:	f8c8 2008 	str.w	r2, [r8, #8]
  40467a:	f8c8 2004 	str.w	r2, [r8, #4]
  40467e:	b003      	add	sp, #12
  404680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404684:	2000      	movs	r0, #0
  404686:	f8c8 0004 	str.w	r0, [r8, #4]
  40468a:	b003      	add	sp, #12
  40468c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404690 <__register_exitproc>:
  404690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404694:	4d2c      	ldr	r5, [pc, #176]	; (404748 <__register_exitproc+0xb8>)
  404696:	4606      	mov	r6, r0
  404698:	6828      	ldr	r0, [r5, #0]
  40469a:	4698      	mov	r8, r3
  40469c:	460f      	mov	r7, r1
  40469e:	4691      	mov	r9, r2
  4046a0:	f7ff f8c0 	bl	403824 <__retarget_lock_acquire_recursive>
  4046a4:	4b29      	ldr	r3, [pc, #164]	; (40474c <__register_exitproc+0xbc>)
  4046a6:	681c      	ldr	r4, [r3, #0]
  4046a8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4046ac:	2b00      	cmp	r3, #0
  4046ae:	d03e      	beq.n	40472e <__register_exitproc+0x9e>
  4046b0:	685a      	ldr	r2, [r3, #4]
  4046b2:	2a1f      	cmp	r2, #31
  4046b4:	dc1c      	bgt.n	4046f0 <__register_exitproc+0x60>
  4046b6:	f102 0e01 	add.w	lr, r2, #1
  4046ba:	b176      	cbz	r6, 4046da <__register_exitproc+0x4a>
  4046bc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4046c0:	2401      	movs	r4, #1
  4046c2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4046c6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4046ca:	4094      	lsls	r4, r2
  4046cc:	4320      	orrs	r0, r4
  4046ce:	2e02      	cmp	r6, #2
  4046d0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4046d4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4046d8:	d023      	beq.n	404722 <__register_exitproc+0x92>
  4046da:	3202      	adds	r2, #2
  4046dc:	f8c3 e004 	str.w	lr, [r3, #4]
  4046e0:	6828      	ldr	r0, [r5, #0]
  4046e2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4046e6:	f7ff f89f 	bl	403828 <__retarget_lock_release_recursive>
  4046ea:	2000      	movs	r0, #0
  4046ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046f0:	4b17      	ldr	r3, [pc, #92]	; (404750 <__register_exitproc+0xc0>)
  4046f2:	b30b      	cbz	r3, 404738 <__register_exitproc+0xa8>
  4046f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4046f8:	f3af 8000 	nop.w
  4046fc:	4603      	mov	r3, r0
  4046fe:	b1d8      	cbz	r0, 404738 <__register_exitproc+0xa8>
  404700:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404704:	6002      	str	r2, [r0, #0]
  404706:	2100      	movs	r1, #0
  404708:	6041      	str	r1, [r0, #4]
  40470a:	460a      	mov	r2, r1
  40470c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404710:	f04f 0e01 	mov.w	lr, #1
  404714:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404718:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40471c:	2e00      	cmp	r6, #0
  40471e:	d0dc      	beq.n	4046da <__register_exitproc+0x4a>
  404720:	e7cc      	b.n	4046bc <__register_exitproc+0x2c>
  404722:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404726:	430c      	orrs	r4, r1
  404728:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40472c:	e7d5      	b.n	4046da <__register_exitproc+0x4a>
  40472e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404732:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404736:	e7bb      	b.n	4046b0 <__register_exitproc+0x20>
  404738:	6828      	ldr	r0, [r5, #0]
  40473a:	f7ff f875 	bl	403828 <__retarget_lock_release_recursive>
  40473e:	f04f 30ff 	mov.w	r0, #4294967295
  404742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404746:	bf00      	nop
  404748:	20400438 	.word	0x20400438
  40474c:	00405b5c 	.word	0x00405b5c
  404750:	00000000 	.word	0x00000000

00404754 <_calloc_r>:
  404754:	b510      	push	{r4, lr}
  404756:	fb02 f101 	mul.w	r1, r2, r1
  40475a:	f7ff f867 	bl	40382c <_malloc_r>
  40475e:	4604      	mov	r4, r0
  404760:	b1d8      	cbz	r0, 40479a <_calloc_r+0x46>
  404762:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404766:	f022 0203 	bic.w	r2, r2, #3
  40476a:	3a04      	subs	r2, #4
  40476c:	2a24      	cmp	r2, #36	; 0x24
  40476e:	d818      	bhi.n	4047a2 <_calloc_r+0x4e>
  404770:	2a13      	cmp	r2, #19
  404772:	d914      	bls.n	40479e <_calloc_r+0x4a>
  404774:	2300      	movs	r3, #0
  404776:	2a1b      	cmp	r2, #27
  404778:	6003      	str	r3, [r0, #0]
  40477a:	6043      	str	r3, [r0, #4]
  40477c:	d916      	bls.n	4047ac <_calloc_r+0x58>
  40477e:	2a24      	cmp	r2, #36	; 0x24
  404780:	6083      	str	r3, [r0, #8]
  404782:	60c3      	str	r3, [r0, #12]
  404784:	bf11      	iteee	ne
  404786:	f100 0210 	addne.w	r2, r0, #16
  40478a:	6103      	streq	r3, [r0, #16]
  40478c:	6143      	streq	r3, [r0, #20]
  40478e:	f100 0218 	addeq.w	r2, r0, #24
  404792:	2300      	movs	r3, #0
  404794:	6013      	str	r3, [r2, #0]
  404796:	6053      	str	r3, [r2, #4]
  404798:	6093      	str	r3, [r2, #8]
  40479a:	4620      	mov	r0, r4
  40479c:	bd10      	pop	{r4, pc}
  40479e:	4602      	mov	r2, r0
  4047a0:	e7f7      	b.n	404792 <_calloc_r+0x3e>
  4047a2:	2100      	movs	r1, #0
  4047a4:	f7fc fcde 	bl	401164 <memset>
  4047a8:	4620      	mov	r0, r4
  4047aa:	bd10      	pop	{r4, pc}
  4047ac:	f100 0208 	add.w	r2, r0, #8
  4047b0:	e7ef      	b.n	404792 <_calloc_r+0x3e>
  4047b2:	bf00      	nop

004047b4 <_malloc_trim_r>:
  4047b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4047b6:	4f24      	ldr	r7, [pc, #144]	; (404848 <_malloc_trim_r+0x94>)
  4047b8:	460c      	mov	r4, r1
  4047ba:	4606      	mov	r6, r0
  4047bc:	f7ff fbd2 	bl	403f64 <__malloc_lock>
  4047c0:	68bb      	ldr	r3, [r7, #8]
  4047c2:	685d      	ldr	r5, [r3, #4]
  4047c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4047c8:	310f      	adds	r1, #15
  4047ca:	f025 0503 	bic.w	r5, r5, #3
  4047ce:	4429      	add	r1, r5
  4047d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4047d4:	f021 010f 	bic.w	r1, r1, #15
  4047d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4047dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4047e0:	db07      	blt.n	4047f2 <_malloc_trim_r+0x3e>
  4047e2:	2100      	movs	r1, #0
  4047e4:	4630      	mov	r0, r6
  4047e6:	f7ff fec3 	bl	404570 <_sbrk_r>
  4047ea:	68bb      	ldr	r3, [r7, #8]
  4047ec:	442b      	add	r3, r5
  4047ee:	4298      	cmp	r0, r3
  4047f0:	d004      	beq.n	4047fc <_malloc_trim_r+0x48>
  4047f2:	4630      	mov	r0, r6
  4047f4:	f7ff fbbc 	bl	403f70 <__malloc_unlock>
  4047f8:	2000      	movs	r0, #0
  4047fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047fc:	4261      	negs	r1, r4
  4047fe:	4630      	mov	r0, r6
  404800:	f7ff feb6 	bl	404570 <_sbrk_r>
  404804:	3001      	adds	r0, #1
  404806:	d00d      	beq.n	404824 <_malloc_trim_r+0x70>
  404808:	4b10      	ldr	r3, [pc, #64]	; (40484c <_malloc_trim_r+0x98>)
  40480a:	68ba      	ldr	r2, [r7, #8]
  40480c:	6819      	ldr	r1, [r3, #0]
  40480e:	1b2d      	subs	r5, r5, r4
  404810:	f045 0501 	orr.w	r5, r5, #1
  404814:	4630      	mov	r0, r6
  404816:	1b09      	subs	r1, r1, r4
  404818:	6055      	str	r5, [r2, #4]
  40481a:	6019      	str	r1, [r3, #0]
  40481c:	f7ff fba8 	bl	403f70 <__malloc_unlock>
  404820:	2001      	movs	r0, #1
  404822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404824:	2100      	movs	r1, #0
  404826:	4630      	mov	r0, r6
  404828:	f7ff fea2 	bl	404570 <_sbrk_r>
  40482c:	68ba      	ldr	r2, [r7, #8]
  40482e:	1a83      	subs	r3, r0, r2
  404830:	2b0f      	cmp	r3, #15
  404832:	ddde      	ble.n	4047f2 <_malloc_trim_r+0x3e>
  404834:	4c06      	ldr	r4, [pc, #24]	; (404850 <_malloc_trim_r+0x9c>)
  404836:	4905      	ldr	r1, [pc, #20]	; (40484c <_malloc_trim_r+0x98>)
  404838:	6824      	ldr	r4, [r4, #0]
  40483a:	f043 0301 	orr.w	r3, r3, #1
  40483e:	1b00      	subs	r0, r0, r4
  404840:	6053      	str	r3, [r2, #4]
  404842:	6008      	str	r0, [r1, #0]
  404844:	e7d5      	b.n	4047f2 <_malloc_trim_r+0x3e>
  404846:	bf00      	nop
  404848:	2040043c 	.word	0x2040043c
  40484c:	20400a58 	.word	0x20400a58
  404850:	20400844 	.word	0x20400844

00404854 <_free_r>:
  404854:	2900      	cmp	r1, #0
  404856:	d044      	beq.n	4048e2 <_free_r+0x8e>
  404858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40485c:	460d      	mov	r5, r1
  40485e:	4680      	mov	r8, r0
  404860:	f7ff fb80 	bl	403f64 <__malloc_lock>
  404864:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404868:	4969      	ldr	r1, [pc, #420]	; (404a10 <_free_r+0x1bc>)
  40486a:	f027 0301 	bic.w	r3, r7, #1
  40486e:	f1a5 0408 	sub.w	r4, r5, #8
  404872:	18e2      	adds	r2, r4, r3
  404874:	688e      	ldr	r6, [r1, #8]
  404876:	6850      	ldr	r0, [r2, #4]
  404878:	42b2      	cmp	r2, r6
  40487a:	f020 0003 	bic.w	r0, r0, #3
  40487e:	d05e      	beq.n	40493e <_free_r+0xea>
  404880:	07fe      	lsls	r6, r7, #31
  404882:	6050      	str	r0, [r2, #4]
  404884:	d40b      	bmi.n	40489e <_free_r+0x4a>
  404886:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40488a:	1be4      	subs	r4, r4, r7
  40488c:	f101 0e08 	add.w	lr, r1, #8
  404890:	68a5      	ldr	r5, [r4, #8]
  404892:	4575      	cmp	r5, lr
  404894:	443b      	add	r3, r7
  404896:	d06d      	beq.n	404974 <_free_r+0x120>
  404898:	68e7      	ldr	r7, [r4, #12]
  40489a:	60ef      	str	r7, [r5, #12]
  40489c:	60bd      	str	r5, [r7, #8]
  40489e:	1815      	adds	r5, r2, r0
  4048a0:	686d      	ldr	r5, [r5, #4]
  4048a2:	07ed      	lsls	r5, r5, #31
  4048a4:	d53e      	bpl.n	404924 <_free_r+0xd0>
  4048a6:	f043 0201 	orr.w	r2, r3, #1
  4048aa:	6062      	str	r2, [r4, #4]
  4048ac:	50e3      	str	r3, [r4, r3]
  4048ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048b2:	d217      	bcs.n	4048e4 <_free_r+0x90>
  4048b4:	08db      	lsrs	r3, r3, #3
  4048b6:	1c58      	adds	r0, r3, #1
  4048b8:	109a      	asrs	r2, r3, #2
  4048ba:	684d      	ldr	r5, [r1, #4]
  4048bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4048c0:	60a7      	str	r7, [r4, #8]
  4048c2:	2301      	movs	r3, #1
  4048c4:	4093      	lsls	r3, r2
  4048c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4048ca:	432b      	orrs	r3, r5
  4048cc:	3a08      	subs	r2, #8
  4048ce:	60e2      	str	r2, [r4, #12]
  4048d0:	604b      	str	r3, [r1, #4]
  4048d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4048d6:	60fc      	str	r4, [r7, #12]
  4048d8:	4640      	mov	r0, r8
  4048da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4048de:	f7ff bb47 	b.w	403f70 <__malloc_unlock>
  4048e2:	4770      	bx	lr
  4048e4:	0a5a      	lsrs	r2, r3, #9
  4048e6:	2a04      	cmp	r2, #4
  4048e8:	d852      	bhi.n	404990 <_free_r+0x13c>
  4048ea:	099a      	lsrs	r2, r3, #6
  4048ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4048f0:	00ff      	lsls	r7, r7, #3
  4048f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4048f6:	19c8      	adds	r0, r1, r7
  4048f8:	59ca      	ldr	r2, [r1, r7]
  4048fa:	3808      	subs	r0, #8
  4048fc:	4290      	cmp	r0, r2
  4048fe:	d04f      	beq.n	4049a0 <_free_r+0x14c>
  404900:	6851      	ldr	r1, [r2, #4]
  404902:	f021 0103 	bic.w	r1, r1, #3
  404906:	428b      	cmp	r3, r1
  404908:	d232      	bcs.n	404970 <_free_r+0x11c>
  40490a:	6892      	ldr	r2, [r2, #8]
  40490c:	4290      	cmp	r0, r2
  40490e:	d1f7      	bne.n	404900 <_free_r+0xac>
  404910:	68c3      	ldr	r3, [r0, #12]
  404912:	60a0      	str	r0, [r4, #8]
  404914:	60e3      	str	r3, [r4, #12]
  404916:	609c      	str	r4, [r3, #8]
  404918:	60c4      	str	r4, [r0, #12]
  40491a:	4640      	mov	r0, r8
  40491c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404920:	f7ff bb26 	b.w	403f70 <__malloc_unlock>
  404924:	6895      	ldr	r5, [r2, #8]
  404926:	4f3b      	ldr	r7, [pc, #236]	; (404a14 <_free_r+0x1c0>)
  404928:	42bd      	cmp	r5, r7
  40492a:	4403      	add	r3, r0
  40492c:	d040      	beq.n	4049b0 <_free_r+0x15c>
  40492e:	68d0      	ldr	r0, [r2, #12]
  404930:	60e8      	str	r0, [r5, #12]
  404932:	f043 0201 	orr.w	r2, r3, #1
  404936:	6085      	str	r5, [r0, #8]
  404938:	6062      	str	r2, [r4, #4]
  40493a:	50e3      	str	r3, [r4, r3]
  40493c:	e7b7      	b.n	4048ae <_free_r+0x5a>
  40493e:	07ff      	lsls	r7, r7, #31
  404940:	4403      	add	r3, r0
  404942:	d407      	bmi.n	404954 <_free_r+0x100>
  404944:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404948:	1aa4      	subs	r4, r4, r2
  40494a:	4413      	add	r3, r2
  40494c:	68a0      	ldr	r0, [r4, #8]
  40494e:	68e2      	ldr	r2, [r4, #12]
  404950:	60c2      	str	r2, [r0, #12]
  404952:	6090      	str	r0, [r2, #8]
  404954:	4a30      	ldr	r2, [pc, #192]	; (404a18 <_free_r+0x1c4>)
  404956:	6812      	ldr	r2, [r2, #0]
  404958:	f043 0001 	orr.w	r0, r3, #1
  40495c:	4293      	cmp	r3, r2
  40495e:	6060      	str	r0, [r4, #4]
  404960:	608c      	str	r4, [r1, #8]
  404962:	d3b9      	bcc.n	4048d8 <_free_r+0x84>
  404964:	4b2d      	ldr	r3, [pc, #180]	; (404a1c <_free_r+0x1c8>)
  404966:	4640      	mov	r0, r8
  404968:	6819      	ldr	r1, [r3, #0]
  40496a:	f7ff ff23 	bl	4047b4 <_malloc_trim_r>
  40496e:	e7b3      	b.n	4048d8 <_free_r+0x84>
  404970:	4610      	mov	r0, r2
  404972:	e7cd      	b.n	404910 <_free_r+0xbc>
  404974:	1811      	adds	r1, r2, r0
  404976:	6849      	ldr	r1, [r1, #4]
  404978:	07c9      	lsls	r1, r1, #31
  40497a:	d444      	bmi.n	404a06 <_free_r+0x1b2>
  40497c:	6891      	ldr	r1, [r2, #8]
  40497e:	68d2      	ldr	r2, [r2, #12]
  404980:	60ca      	str	r2, [r1, #12]
  404982:	4403      	add	r3, r0
  404984:	f043 0001 	orr.w	r0, r3, #1
  404988:	6091      	str	r1, [r2, #8]
  40498a:	6060      	str	r0, [r4, #4]
  40498c:	50e3      	str	r3, [r4, r3]
  40498e:	e7a3      	b.n	4048d8 <_free_r+0x84>
  404990:	2a14      	cmp	r2, #20
  404992:	d816      	bhi.n	4049c2 <_free_r+0x16e>
  404994:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404998:	00ff      	lsls	r7, r7, #3
  40499a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40499e:	e7aa      	b.n	4048f6 <_free_r+0xa2>
  4049a0:	10aa      	asrs	r2, r5, #2
  4049a2:	2301      	movs	r3, #1
  4049a4:	684d      	ldr	r5, [r1, #4]
  4049a6:	4093      	lsls	r3, r2
  4049a8:	432b      	orrs	r3, r5
  4049aa:	604b      	str	r3, [r1, #4]
  4049ac:	4603      	mov	r3, r0
  4049ae:	e7b0      	b.n	404912 <_free_r+0xbe>
  4049b0:	f043 0201 	orr.w	r2, r3, #1
  4049b4:	614c      	str	r4, [r1, #20]
  4049b6:	610c      	str	r4, [r1, #16]
  4049b8:	60e5      	str	r5, [r4, #12]
  4049ba:	60a5      	str	r5, [r4, #8]
  4049bc:	6062      	str	r2, [r4, #4]
  4049be:	50e3      	str	r3, [r4, r3]
  4049c0:	e78a      	b.n	4048d8 <_free_r+0x84>
  4049c2:	2a54      	cmp	r2, #84	; 0x54
  4049c4:	d806      	bhi.n	4049d4 <_free_r+0x180>
  4049c6:	0b1a      	lsrs	r2, r3, #12
  4049c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4049cc:	00ff      	lsls	r7, r7, #3
  4049ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4049d2:	e790      	b.n	4048f6 <_free_r+0xa2>
  4049d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4049d8:	d806      	bhi.n	4049e8 <_free_r+0x194>
  4049da:	0bda      	lsrs	r2, r3, #15
  4049dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4049e0:	00ff      	lsls	r7, r7, #3
  4049e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4049e6:	e786      	b.n	4048f6 <_free_r+0xa2>
  4049e8:	f240 5054 	movw	r0, #1364	; 0x554
  4049ec:	4282      	cmp	r2, r0
  4049ee:	d806      	bhi.n	4049fe <_free_r+0x1aa>
  4049f0:	0c9a      	lsrs	r2, r3, #18
  4049f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4049f6:	00ff      	lsls	r7, r7, #3
  4049f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4049fc:	e77b      	b.n	4048f6 <_free_r+0xa2>
  4049fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404a02:	257e      	movs	r5, #126	; 0x7e
  404a04:	e777      	b.n	4048f6 <_free_r+0xa2>
  404a06:	f043 0101 	orr.w	r1, r3, #1
  404a0a:	6061      	str	r1, [r4, #4]
  404a0c:	6013      	str	r3, [r2, #0]
  404a0e:	e763      	b.n	4048d8 <_free_r+0x84>
  404a10:	2040043c 	.word	0x2040043c
  404a14:	20400444 	.word	0x20400444
  404a18:	20400848 	.word	0x20400848
  404a1c:	20400a88 	.word	0x20400a88

00404a20 <__ascii_mbtowc>:
  404a20:	b082      	sub	sp, #8
  404a22:	b149      	cbz	r1, 404a38 <__ascii_mbtowc+0x18>
  404a24:	b15a      	cbz	r2, 404a3e <__ascii_mbtowc+0x1e>
  404a26:	b16b      	cbz	r3, 404a44 <__ascii_mbtowc+0x24>
  404a28:	7813      	ldrb	r3, [r2, #0]
  404a2a:	600b      	str	r3, [r1, #0]
  404a2c:	7812      	ldrb	r2, [r2, #0]
  404a2e:	1c10      	adds	r0, r2, #0
  404a30:	bf18      	it	ne
  404a32:	2001      	movne	r0, #1
  404a34:	b002      	add	sp, #8
  404a36:	4770      	bx	lr
  404a38:	a901      	add	r1, sp, #4
  404a3a:	2a00      	cmp	r2, #0
  404a3c:	d1f3      	bne.n	404a26 <__ascii_mbtowc+0x6>
  404a3e:	4610      	mov	r0, r2
  404a40:	b002      	add	sp, #8
  404a42:	4770      	bx	lr
  404a44:	f06f 0001 	mvn.w	r0, #1
  404a48:	e7f4      	b.n	404a34 <__ascii_mbtowc+0x14>
  404a4a:	bf00      	nop

00404a4c <memmove>:
  404a4c:	4288      	cmp	r0, r1
  404a4e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a50:	d90d      	bls.n	404a6e <memmove+0x22>
  404a52:	188b      	adds	r3, r1, r2
  404a54:	4298      	cmp	r0, r3
  404a56:	d20a      	bcs.n	404a6e <memmove+0x22>
  404a58:	1884      	adds	r4, r0, r2
  404a5a:	2a00      	cmp	r2, #0
  404a5c:	d051      	beq.n	404b02 <memmove+0xb6>
  404a5e:	4622      	mov	r2, r4
  404a60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404a64:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404a68:	4299      	cmp	r1, r3
  404a6a:	d1f9      	bne.n	404a60 <memmove+0x14>
  404a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a6e:	2a0f      	cmp	r2, #15
  404a70:	d948      	bls.n	404b04 <memmove+0xb8>
  404a72:	ea41 0300 	orr.w	r3, r1, r0
  404a76:	079b      	lsls	r3, r3, #30
  404a78:	d146      	bne.n	404b08 <memmove+0xbc>
  404a7a:	f100 0410 	add.w	r4, r0, #16
  404a7e:	f101 0310 	add.w	r3, r1, #16
  404a82:	4615      	mov	r5, r2
  404a84:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404a88:	f844 6c10 	str.w	r6, [r4, #-16]
  404a8c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404a90:	f844 6c0c 	str.w	r6, [r4, #-12]
  404a94:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404a98:	f844 6c08 	str.w	r6, [r4, #-8]
  404a9c:	3d10      	subs	r5, #16
  404a9e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404aa2:	f844 6c04 	str.w	r6, [r4, #-4]
  404aa6:	2d0f      	cmp	r5, #15
  404aa8:	f103 0310 	add.w	r3, r3, #16
  404aac:	f104 0410 	add.w	r4, r4, #16
  404ab0:	d8e8      	bhi.n	404a84 <memmove+0x38>
  404ab2:	f1a2 0310 	sub.w	r3, r2, #16
  404ab6:	f023 030f 	bic.w	r3, r3, #15
  404aba:	f002 0e0f 	and.w	lr, r2, #15
  404abe:	3310      	adds	r3, #16
  404ac0:	f1be 0f03 	cmp.w	lr, #3
  404ac4:	4419      	add	r1, r3
  404ac6:	4403      	add	r3, r0
  404ac8:	d921      	bls.n	404b0e <memmove+0xc2>
  404aca:	1f1e      	subs	r6, r3, #4
  404acc:	460d      	mov	r5, r1
  404ace:	4674      	mov	r4, lr
  404ad0:	3c04      	subs	r4, #4
  404ad2:	f855 7b04 	ldr.w	r7, [r5], #4
  404ad6:	f846 7f04 	str.w	r7, [r6, #4]!
  404ada:	2c03      	cmp	r4, #3
  404adc:	d8f8      	bhi.n	404ad0 <memmove+0x84>
  404ade:	f1ae 0404 	sub.w	r4, lr, #4
  404ae2:	f024 0403 	bic.w	r4, r4, #3
  404ae6:	3404      	adds	r4, #4
  404ae8:	4421      	add	r1, r4
  404aea:	4423      	add	r3, r4
  404aec:	f002 0203 	and.w	r2, r2, #3
  404af0:	b162      	cbz	r2, 404b0c <memmove+0xc0>
  404af2:	3b01      	subs	r3, #1
  404af4:	440a      	add	r2, r1
  404af6:	f811 4b01 	ldrb.w	r4, [r1], #1
  404afa:	f803 4f01 	strb.w	r4, [r3, #1]!
  404afe:	428a      	cmp	r2, r1
  404b00:	d1f9      	bne.n	404af6 <memmove+0xaa>
  404b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b04:	4603      	mov	r3, r0
  404b06:	e7f3      	b.n	404af0 <memmove+0xa4>
  404b08:	4603      	mov	r3, r0
  404b0a:	e7f2      	b.n	404af2 <memmove+0xa6>
  404b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b0e:	4672      	mov	r2, lr
  404b10:	e7ee      	b.n	404af0 <memmove+0xa4>
  404b12:	bf00      	nop

00404b14 <_realloc_r>:
  404b14:	2900      	cmp	r1, #0
  404b16:	f000 8095 	beq.w	404c44 <_realloc_r+0x130>
  404b1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b1e:	460d      	mov	r5, r1
  404b20:	4616      	mov	r6, r2
  404b22:	b083      	sub	sp, #12
  404b24:	4680      	mov	r8, r0
  404b26:	f106 070b 	add.w	r7, r6, #11
  404b2a:	f7ff fa1b 	bl	403f64 <__malloc_lock>
  404b2e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404b32:	2f16      	cmp	r7, #22
  404b34:	f02e 0403 	bic.w	r4, lr, #3
  404b38:	f1a5 0908 	sub.w	r9, r5, #8
  404b3c:	d83c      	bhi.n	404bb8 <_realloc_r+0xa4>
  404b3e:	2210      	movs	r2, #16
  404b40:	4617      	mov	r7, r2
  404b42:	42be      	cmp	r6, r7
  404b44:	d83d      	bhi.n	404bc2 <_realloc_r+0xae>
  404b46:	4294      	cmp	r4, r2
  404b48:	da43      	bge.n	404bd2 <_realloc_r+0xbe>
  404b4a:	4bc4      	ldr	r3, [pc, #784]	; (404e5c <_realloc_r+0x348>)
  404b4c:	6899      	ldr	r1, [r3, #8]
  404b4e:	eb09 0004 	add.w	r0, r9, r4
  404b52:	4288      	cmp	r0, r1
  404b54:	f000 80b4 	beq.w	404cc0 <_realloc_r+0x1ac>
  404b58:	6843      	ldr	r3, [r0, #4]
  404b5a:	f023 0101 	bic.w	r1, r3, #1
  404b5e:	4401      	add	r1, r0
  404b60:	6849      	ldr	r1, [r1, #4]
  404b62:	07c9      	lsls	r1, r1, #31
  404b64:	d54c      	bpl.n	404c00 <_realloc_r+0xec>
  404b66:	f01e 0f01 	tst.w	lr, #1
  404b6a:	f000 809b 	beq.w	404ca4 <_realloc_r+0x190>
  404b6e:	4631      	mov	r1, r6
  404b70:	4640      	mov	r0, r8
  404b72:	f7fe fe5b 	bl	40382c <_malloc_r>
  404b76:	4606      	mov	r6, r0
  404b78:	2800      	cmp	r0, #0
  404b7a:	d03a      	beq.n	404bf2 <_realloc_r+0xde>
  404b7c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404b80:	f023 0301 	bic.w	r3, r3, #1
  404b84:	444b      	add	r3, r9
  404b86:	f1a0 0208 	sub.w	r2, r0, #8
  404b8a:	429a      	cmp	r2, r3
  404b8c:	f000 8121 	beq.w	404dd2 <_realloc_r+0x2be>
  404b90:	1f22      	subs	r2, r4, #4
  404b92:	2a24      	cmp	r2, #36	; 0x24
  404b94:	f200 8107 	bhi.w	404da6 <_realloc_r+0x292>
  404b98:	2a13      	cmp	r2, #19
  404b9a:	f200 80db 	bhi.w	404d54 <_realloc_r+0x240>
  404b9e:	4603      	mov	r3, r0
  404ba0:	462a      	mov	r2, r5
  404ba2:	6811      	ldr	r1, [r2, #0]
  404ba4:	6019      	str	r1, [r3, #0]
  404ba6:	6851      	ldr	r1, [r2, #4]
  404ba8:	6059      	str	r1, [r3, #4]
  404baa:	6892      	ldr	r2, [r2, #8]
  404bac:	609a      	str	r2, [r3, #8]
  404bae:	4629      	mov	r1, r5
  404bb0:	4640      	mov	r0, r8
  404bb2:	f7ff fe4f 	bl	404854 <_free_r>
  404bb6:	e01c      	b.n	404bf2 <_realloc_r+0xde>
  404bb8:	f027 0707 	bic.w	r7, r7, #7
  404bbc:	2f00      	cmp	r7, #0
  404bbe:	463a      	mov	r2, r7
  404bc0:	dabf      	bge.n	404b42 <_realloc_r+0x2e>
  404bc2:	2600      	movs	r6, #0
  404bc4:	230c      	movs	r3, #12
  404bc6:	4630      	mov	r0, r6
  404bc8:	f8c8 3000 	str.w	r3, [r8]
  404bcc:	b003      	add	sp, #12
  404bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bd2:	462e      	mov	r6, r5
  404bd4:	1be3      	subs	r3, r4, r7
  404bd6:	2b0f      	cmp	r3, #15
  404bd8:	d81e      	bhi.n	404c18 <_realloc_r+0x104>
  404bda:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404bde:	f003 0301 	and.w	r3, r3, #1
  404be2:	4323      	orrs	r3, r4
  404be4:	444c      	add	r4, r9
  404be6:	f8c9 3004 	str.w	r3, [r9, #4]
  404bea:	6863      	ldr	r3, [r4, #4]
  404bec:	f043 0301 	orr.w	r3, r3, #1
  404bf0:	6063      	str	r3, [r4, #4]
  404bf2:	4640      	mov	r0, r8
  404bf4:	f7ff f9bc 	bl	403f70 <__malloc_unlock>
  404bf8:	4630      	mov	r0, r6
  404bfa:	b003      	add	sp, #12
  404bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c00:	f023 0303 	bic.w	r3, r3, #3
  404c04:	18e1      	adds	r1, r4, r3
  404c06:	4291      	cmp	r1, r2
  404c08:	db1f      	blt.n	404c4a <_realloc_r+0x136>
  404c0a:	68c3      	ldr	r3, [r0, #12]
  404c0c:	6882      	ldr	r2, [r0, #8]
  404c0e:	462e      	mov	r6, r5
  404c10:	60d3      	str	r3, [r2, #12]
  404c12:	460c      	mov	r4, r1
  404c14:	609a      	str	r2, [r3, #8]
  404c16:	e7dd      	b.n	404bd4 <_realloc_r+0xc0>
  404c18:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404c1c:	eb09 0107 	add.w	r1, r9, r7
  404c20:	f002 0201 	and.w	r2, r2, #1
  404c24:	444c      	add	r4, r9
  404c26:	f043 0301 	orr.w	r3, r3, #1
  404c2a:	4317      	orrs	r7, r2
  404c2c:	f8c9 7004 	str.w	r7, [r9, #4]
  404c30:	604b      	str	r3, [r1, #4]
  404c32:	6863      	ldr	r3, [r4, #4]
  404c34:	f043 0301 	orr.w	r3, r3, #1
  404c38:	3108      	adds	r1, #8
  404c3a:	6063      	str	r3, [r4, #4]
  404c3c:	4640      	mov	r0, r8
  404c3e:	f7ff fe09 	bl	404854 <_free_r>
  404c42:	e7d6      	b.n	404bf2 <_realloc_r+0xde>
  404c44:	4611      	mov	r1, r2
  404c46:	f7fe bdf1 	b.w	40382c <_malloc_r>
  404c4a:	f01e 0f01 	tst.w	lr, #1
  404c4e:	d18e      	bne.n	404b6e <_realloc_r+0x5a>
  404c50:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404c54:	eba9 0a01 	sub.w	sl, r9, r1
  404c58:	f8da 1004 	ldr.w	r1, [sl, #4]
  404c5c:	f021 0103 	bic.w	r1, r1, #3
  404c60:	440b      	add	r3, r1
  404c62:	4423      	add	r3, r4
  404c64:	4293      	cmp	r3, r2
  404c66:	db25      	blt.n	404cb4 <_realloc_r+0x1a0>
  404c68:	68c2      	ldr	r2, [r0, #12]
  404c6a:	6881      	ldr	r1, [r0, #8]
  404c6c:	4656      	mov	r6, sl
  404c6e:	60ca      	str	r2, [r1, #12]
  404c70:	6091      	str	r1, [r2, #8]
  404c72:	f8da 100c 	ldr.w	r1, [sl, #12]
  404c76:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404c7a:	1f22      	subs	r2, r4, #4
  404c7c:	2a24      	cmp	r2, #36	; 0x24
  404c7e:	60c1      	str	r1, [r0, #12]
  404c80:	6088      	str	r0, [r1, #8]
  404c82:	f200 8094 	bhi.w	404dae <_realloc_r+0x29a>
  404c86:	2a13      	cmp	r2, #19
  404c88:	d96f      	bls.n	404d6a <_realloc_r+0x256>
  404c8a:	6829      	ldr	r1, [r5, #0]
  404c8c:	f8ca 1008 	str.w	r1, [sl, #8]
  404c90:	6869      	ldr	r1, [r5, #4]
  404c92:	f8ca 100c 	str.w	r1, [sl, #12]
  404c96:	2a1b      	cmp	r2, #27
  404c98:	f200 80a2 	bhi.w	404de0 <_realloc_r+0x2cc>
  404c9c:	3508      	adds	r5, #8
  404c9e:	f10a 0210 	add.w	r2, sl, #16
  404ca2:	e063      	b.n	404d6c <_realloc_r+0x258>
  404ca4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404ca8:	eba9 0a03 	sub.w	sl, r9, r3
  404cac:	f8da 1004 	ldr.w	r1, [sl, #4]
  404cb0:	f021 0103 	bic.w	r1, r1, #3
  404cb4:	1863      	adds	r3, r4, r1
  404cb6:	4293      	cmp	r3, r2
  404cb8:	f6ff af59 	blt.w	404b6e <_realloc_r+0x5a>
  404cbc:	4656      	mov	r6, sl
  404cbe:	e7d8      	b.n	404c72 <_realloc_r+0x15e>
  404cc0:	6841      	ldr	r1, [r0, #4]
  404cc2:	f021 0b03 	bic.w	fp, r1, #3
  404cc6:	44a3      	add	fp, r4
  404cc8:	f107 0010 	add.w	r0, r7, #16
  404ccc:	4583      	cmp	fp, r0
  404cce:	da56      	bge.n	404d7e <_realloc_r+0x26a>
  404cd0:	f01e 0f01 	tst.w	lr, #1
  404cd4:	f47f af4b 	bne.w	404b6e <_realloc_r+0x5a>
  404cd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404cdc:	eba9 0a01 	sub.w	sl, r9, r1
  404ce0:	f8da 1004 	ldr.w	r1, [sl, #4]
  404ce4:	f021 0103 	bic.w	r1, r1, #3
  404ce8:	448b      	add	fp, r1
  404cea:	4558      	cmp	r0, fp
  404cec:	dce2      	bgt.n	404cb4 <_realloc_r+0x1a0>
  404cee:	4656      	mov	r6, sl
  404cf0:	f8da 100c 	ldr.w	r1, [sl, #12]
  404cf4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404cf8:	1f22      	subs	r2, r4, #4
  404cfa:	2a24      	cmp	r2, #36	; 0x24
  404cfc:	60c1      	str	r1, [r0, #12]
  404cfe:	6088      	str	r0, [r1, #8]
  404d00:	f200 808f 	bhi.w	404e22 <_realloc_r+0x30e>
  404d04:	2a13      	cmp	r2, #19
  404d06:	f240 808a 	bls.w	404e1e <_realloc_r+0x30a>
  404d0a:	6829      	ldr	r1, [r5, #0]
  404d0c:	f8ca 1008 	str.w	r1, [sl, #8]
  404d10:	6869      	ldr	r1, [r5, #4]
  404d12:	f8ca 100c 	str.w	r1, [sl, #12]
  404d16:	2a1b      	cmp	r2, #27
  404d18:	f200 808a 	bhi.w	404e30 <_realloc_r+0x31c>
  404d1c:	3508      	adds	r5, #8
  404d1e:	f10a 0210 	add.w	r2, sl, #16
  404d22:	6829      	ldr	r1, [r5, #0]
  404d24:	6011      	str	r1, [r2, #0]
  404d26:	6869      	ldr	r1, [r5, #4]
  404d28:	6051      	str	r1, [r2, #4]
  404d2a:	68a9      	ldr	r1, [r5, #8]
  404d2c:	6091      	str	r1, [r2, #8]
  404d2e:	eb0a 0107 	add.w	r1, sl, r7
  404d32:	ebab 0207 	sub.w	r2, fp, r7
  404d36:	f042 0201 	orr.w	r2, r2, #1
  404d3a:	6099      	str	r1, [r3, #8]
  404d3c:	604a      	str	r2, [r1, #4]
  404d3e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404d42:	f003 0301 	and.w	r3, r3, #1
  404d46:	431f      	orrs	r7, r3
  404d48:	4640      	mov	r0, r8
  404d4a:	f8ca 7004 	str.w	r7, [sl, #4]
  404d4e:	f7ff f90f 	bl	403f70 <__malloc_unlock>
  404d52:	e751      	b.n	404bf8 <_realloc_r+0xe4>
  404d54:	682b      	ldr	r3, [r5, #0]
  404d56:	6003      	str	r3, [r0, #0]
  404d58:	686b      	ldr	r3, [r5, #4]
  404d5a:	6043      	str	r3, [r0, #4]
  404d5c:	2a1b      	cmp	r2, #27
  404d5e:	d82d      	bhi.n	404dbc <_realloc_r+0x2a8>
  404d60:	f100 0308 	add.w	r3, r0, #8
  404d64:	f105 0208 	add.w	r2, r5, #8
  404d68:	e71b      	b.n	404ba2 <_realloc_r+0x8e>
  404d6a:	4632      	mov	r2, r6
  404d6c:	6829      	ldr	r1, [r5, #0]
  404d6e:	6011      	str	r1, [r2, #0]
  404d70:	6869      	ldr	r1, [r5, #4]
  404d72:	6051      	str	r1, [r2, #4]
  404d74:	68a9      	ldr	r1, [r5, #8]
  404d76:	6091      	str	r1, [r2, #8]
  404d78:	461c      	mov	r4, r3
  404d7a:	46d1      	mov	r9, sl
  404d7c:	e72a      	b.n	404bd4 <_realloc_r+0xc0>
  404d7e:	eb09 0107 	add.w	r1, r9, r7
  404d82:	ebab 0b07 	sub.w	fp, fp, r7
  404d86:	f04b 0201 	orr.w	r2, fp, #1
  404d8a:	6099      	str	r1, [r3, #8]
  404d8c:	604a      	str	r2, [r1, #4]
  404d8e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404d92:	f003 0301 	and.w	r3, r3, #1
  404d96:	431f      	orrs	r7, r3
  404d98:	4640      	mov	r0, r8
  404d9a:	f845 7c04 	str.w	r7, [r5, #-4]
  404d9e:	f7ff f8e7 	bl	403f70 <__malloc_unlock>
  404da2:	462e      	mov	r6, r5
  404da4:	e728      	b.n	404bf8 <_realloc_r+0xe4>
  404da6:	4629      	mov	r1, r5
  404da8:	f7ff fe50 	bl	404a4c <memmove>
  404dac:	e6ff      	b.n	404bae <_realloc_r+0x9a>
  404dae:	4629      	mov	r1, r5
  404db0:	4630      	mov	r0, r6
  404db2:	461c      	mov	r4, r3
  404db4:	46d1      	mov	r9, sl
  404db6:	f7ff fe49 	bl	404a4c <memmove>
  404dba:	e70b      	b.n	404bd4 <_realloc_r+0xc0>
  404dbc:	68ab      	ldr	r3, [r5, #8]
  404dbe:	6083      	str	r3, [r0, #8]
  404dc0:	68eb      	ldr	r3, [r5, #12]
  404dc2:	60c3      	str	r3, [r0, #12]
  404dc4:	2a24      	cmp	r2, #36	; 0x24
  404dc6:	d017      	beq.n	404df8 <_realloc_r+0x2e4>
  404dc8:	f100 0310 	add.w	r3, r0, #16
  404dcc:	f105 0210 	add.w	r2, r5, #16
  404dd0:	e6e7      	b.n	404ba2 <_realloc_r+0x8e>
  404dd2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404dd6:	f023 0303 	bic.w	r3, r3, #3
  404dda:	441c      	add	r4, r3
  404ddc:	462e      	mov	r6, r5
  404dde:	e6f9      	b.n	404bd4 <_realloc_r+0xc0>
  404de0:	68a9      	ldr	r1, [r5, #8]
  404de2:	f8ca 1010 	str.w	r1, [sl, #16]
  404de6:	68e9      	ldr	r1, [r5, #12]
  404de8:	f8ca 1014 	str.w	r1, [sl, #20]
  404dec:	2a24      	cmp	r2, #36	; 0x24
  404dee:	d00c      	beq.n	404e0a <_realloc_r+0x2f6>
  404df0:	3510      	adds	r5, #16
  404df2:	f10a 0218 	add.w	r2, sl, #24
  404df6:	e7b9      	b.n	404d6c <_realloc_r+0x258>
  404df8:	692b      	ldr	r3, [r5, #16]
  404dfa:	6103      	str	r3, [r0, #16]
  404dfc:	696b      	ldr	r3, [r5, #20]
  404dfe:	6143      	str	r3, [r0, #20]
  404e00:	f105 0218 	add.w	r2, r5, #24
  404e04:	f100 0318 	add.w	r3, r0, #24
  404e08:	e6cb      	b.n	404ba2 <_realloc_r+0x8e>
  404e0a:	692a      	ldr	r2, [r5, #16]
  404e0c:	f8ca 2018 	str.w	r2, [sl, #24]
  404e10:	696a      	ldr	r2, [r5, #20]
  404e12:	f8ca 201c 	str.w	r2, [sl, #28]
  404e16:	3518      	adds	r5, #24
  404e18:	f10a 0220 	add.w	r2, sl, #32
  404e1c:	e7a6      	b.n	404d6c <_realloc_r+0x258>
  404e1e:	4632      	mov	r2, r6
  404e20:	e77f      	b.n	404d22 <_realloc_r+0x20e>
  404e22:	4629      	mov	r1, r5
  404e24:	4630      	mov	r0, r6
  404e26:	9301      	str	r3, [sp, #4]
  404e28:	f7ff fe10 	bl	404a4c <memmove>
  404e2c:	9b01      	ldr	r3, [sp, #4]
  404e2e:	e77e      	b.n	404d2e <_realloc_r+0x21a>
  404e30:	68a9      	ldr	r1, [r5, #8]
  404e32:	f8ca 1010 	str.w	r1, [sl, #16]
  404e36:	68e9      	ldr	r1, [r5, #12]
  404e38:	f8ca 1014 	str.w	r1, [sl, #20]
  404e3c:	2a24      	cmp	r2, #36	; 0x24
  404e3e:	d003      	beq.n	404e48 <_realloc_r+0x334>
  404e40:	3510      	adds	r5, #16
  404e42:	f10a 0218 	add.w	r2, sl, #24
  404e46:	e76c      	b.n	404d22 <_realloc_r+0x20e>
  404e48:	692a      	ldr	r2, [r5, #16]
  404e4a:	f8ca 2018 	str.w	r2, [sl, #24]
  404e4e:	696a      	ldr	r2, [r5, #20]
  404e50:	f8ca 201c 	str.w	r2, [sl, #28]
  404e54:	3518      	adds	r5, #24
  404e56:	f10a 0220 	add.w	r2, sl, #32
  404e5a:	e762      	b.n	404d22 <_realloc_r+0x20e>
  404e5c:	2040043c 	.word	0x2040043c

00404e60 <__ascii_wctomb>:
  404e60:	b121      	cbz	r1, 404e6c <__ascii_wctomb+0xc>
  404e62:	2aff      	cmp	r2, #255	; 0xff
  404e64:	d804      	bhi.n	404e70 <__ascii_wctomb+0x10>
  404e66:	700a      	strb	r2, [r1, #0]
  404e68:	2001      	movs	r0, #1
  404e6a:	4770      	bx	lr
  404e6c:	4608      	mov	r0, r1
  404e6e:	4770      	bx	lr
  404e70:	238a      	movs	r3, #138	; 0x8a
  404e72:	6003      	str	r3, [r0, #0]
  404e74:	f04f 30ff 	mov.w	r0, #4294967295
  404e78:	4770      	bx	lr
  404e7a:	bf00      	nop

00404e7c <__aeabi_drsub>:
  404e7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404e80:	e002      	b.n	404e88 <__adddf3>
  404e82:	bf00      	nop

00404e84 <__aeabi_dsub>:
  404e84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404e88 <__adddf3>:
  404e88:	b530      	push	{r4, r5, lr}
  404e8a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404e8e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404e92:	ea94 0f05 	teq	r4, r5
  404e96:	bf08      	it	eq
  404e98:	ea90 0f02 	teqeq	r0, r2
  404e9c:	bf1f      	itttt	ne
  404e9e:	ea54 0c00 	orrsne.w	ip, r4, r0
  404ea2:	ea55 0c02 	orrsne.w	ip, r5, r2
  404ea6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404eaa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404eae:	f000 80e2 	beq.w	405076 <__adddf3+0x1ee>
  404eb2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404eb6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404eba:	bfb8      	it	lt
  404ebc:	426d      	neglt	r5, r5
  404ebe:	dd0c      	ble.n	404eda <__adddf3+0x52>
  404ec0:	442c      	add	r4, r5
  404ec2:	ea80 0202 	eor.w	r2, r0, r2
  404ec6:	ea81 0303 	eor.w	r3, r1, r3
  404eca:	ea82 0000 	eor.w	r0, r2, r0
  404ece:	ea83 0101 	eor.w	r1, r3, r1
  404ed2:	ea80 0202 	eor.w	r2, r0, r2
  404ed6:	ea81 0303 	eor.w	r3, r1, r3
  404eda:	2d36      	cmp	r5, #54	; 0x36
  404edc:	bf88      	it	hi
  404ede:	bd30      	pophi	{r4, r5, pc}
  404ee0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404ee4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404ee8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404eec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404ef0:	d002      	beq.n	404ef8 <__adddf3+0x70>
  404ef2:	4240      	negs	r0, r0
  404ef4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404ef8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404efc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404f00:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404f04:	d002      	beq.n	404f0c <__adddf3+0x84>
  404f06:	4252      	negs	r2, r2
  404f08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404f0c:	ea94 0f05 	teq	r4, r5
  404f10:	f000 80a7 	beq.w	405062 <__adddf3+0x1da>
  404f14:	f1a4 0401 	sub.w	r4, r4, #1
  404f18:	f1d5 0e20 	rsbs	lr, r5, #32
  404f1c:	db0d      	blt.n	404f3a <__adddf3+0xb2>
  404f1e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404f22:	fa22 f205 	lsr.w	r2, r2, r5
  404f26:	1880      	adds	r0, r0, r2
  404f28:	f141 0100 	adc.w	r1, r1, #0
  404f2c:	fa03 f20e 	lsl.w	r2, r3, lr
  404f30:	1880      	adds	r0, r0, r2
  404f32:	fa43 f305 	asr.w	r3, r3, r5
  404f36:	4159      	adcs	r1, r3
  404f38:	e00e      	b.n	404f58 <__adddf3+0xd0>
  404f3a:	f1a5 0520 	sub.w	r5, r5, #32
  404f3e:	f10e 0e20 	add.w	lr, lr, #32
  404f42:	2a01      	cmp	r2, #1
  404f44:	fa03 fc0e 	lsl.w	ip, r3, lr
  404f48:	bf28      	it	cs
  404f4a:	f04c 0c02 	orrcs.w	ip, ip, #2
  404f4e:	fa43 f305 	asr.w	r3, r3, r5
  404f52:	18c0      	adds	r0, r0, r3
  404f54:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404f58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404f5c:	d507      	bpl.n	404f6e <__adddf3+0xe6>
  404f5e:	f04f 0e00 	mov.w	lr, #0
  404f62:	f1dc 0c00 	rsbs	ip, ip, #0
  404f66:	eb7e 0000 	sbcs.w	r0, lr, r0
  404f6a:	eb6e 0101 	sbc.w	r1, lr, r1
  404f6e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404f72:	d31b      	bcc.n	404fac <__adddf3+0x124>
  404f74:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404f78:	d30c      	bcc.n	404f94 <__adddf3+0x10c>
  404f7a:	0849      	lsrs	r1, r1, #1
  404f7c:	ea5f 0030 	movs.w	r0, r0, rrx
  404f80:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404f84:	f104 0401 	add.w	r4, r4, #1
  404f88:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404f8c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404f90:	f080 809a 	bcs.w	4050c8 <__adddf3+0x240>
  404f94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404f98:	bf08      	it	eq
  404f9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404f9e:	f150 0000 	adcs.w	r0, r0, #0
  404fa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404fa6:	ea41 0105 	orr.w	r1, r1, r5
  404faa:	bd30      	pop	{r4, r5, pc}
  404fac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404fb0:	4140      	adcs	r0, r0
  404fb2:	eb41 0101 	adc.w	r1, r1, r1
  404fb6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404fba:	f1a4 0401 	sub.w	r4, r4, #1
  404fbe:	d1e9      	bne.n	404f94 <__adddf3+0x10c>
  404fc0:	f091 0f00 	teq	r1, #0
  404fc4:	bf04      	itt	eq
  404fc6:	4601      	moveq	r1, r0
  404fc8:	2000      	moveq	r0, #0
  404fca:	fab1 f381 	clz	r3, r1
  404fce:	bf08      	it	eq
  404fd0:	3320      	addeq	r3, #32
  404fd2:	f1a3 030b 	sub.w	r3, r3, #11
  404fd6:	f1b3 0220 	subs.w	r2, r3, #32
  404fda:	da0c      	bge.n	404ff6 <__adddf3+0x16e>
  404fdc:	320c      	adds	r2, #12
  404fde:	dd08      	ble.n	404ff2 <__adddf3+0x16a>
  404fe0:	f102 0c14 	add.w	ip, r2, #20
  404fe4:	f1c2 020c 	rsb	r2, r2, #12
  404fe8:	fa01 f00c 	lsl.w	r0, r1, ip
  404fec:	fa21 f102 	lsr.w	r1, r1, r2
  404ff0:	e00c      	b.n	40500c <__adddf3+0x184>
  404ff2:	f102 0214 	add.w	r2, r2, #20
  404ff6:	bfd8      	it	le
  404ff8:	f1c2 0c20 	rsble	ip, r2, #32
  404ffc:	fa01 f102 	lsl.w	r1, r1, r2
  405000:	fa20 fc0c 	lsr.w	ip, r0, ip
  405004:	bfdc      	itt	le
  405006:	ea41 010c 	orrle.w	r1, r1, ip
  40500a:	4090      	lslle	r0, r2
  40500c:	1ae4      	subs	r4, r4, r3
  40500e:	bfa2      	ittt	ge
  405010:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405014:	4329      	orrge	r1, r5
  405016:	bd30      	popge	{r4, r5, pc}
  405018:	ea6f 0404 	mvn.w	r4, r4
  40501c:	3c1f      	subs	r4, #31
  40501e:	da1c      	bge.n	40505a <__adddf3+0x1d2>
  405020:	340c      	adds	r4, #12
  405022:	dc0e      	bgt.n	405042 <__adddf3+0x1ba>
  405024:	f104 0414 	add.w	r4, r4, #20
  405028:	f1c4 0220 	rsb	r2, r4, #32
  40502c:	fa20 f004 	lsr.w	r0, r0, r4
  405030:	fa01 f302 	lsl.w	r3, r1, r2
  405034:	ea40 0003 	orr.w	r0, r0, r3
  405038:	fa21 f304 	lsr.w	r3, r1, r4
  40503c:	ea45 0103 	orr.w	r1, r5, r3
  405040:	bd30      	pop	{r4, r5, pc}
  405042:	f1c4 040c 	rsb	r4, r4, #12
  405046:	f1c4 0220 	rsb	r2, r4, #32
  40504a:	fa20 f002 	lsr.w	r0, r0, r2
  40504e:	fa01 f304 	lsl.w	r3, r1, r4
  405052:	ea40 0003 	orr.w	r0, r0, r3
  405056:	4629      	mov	r1, r5
  405058:	bd30      	pop	{r4, r5, pc}
  40505a:	fa21 f004 	lsr.w	r0, r1, r4
  40505e:	4629      	mov	r1, r5
  405060:	bd30      	pop	{r4, r5, pc}
  405062:	f094 0f00 	teq	r4, #0
  405066:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40506a:	bf06      	itte	eq
  40506c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405070:	3401      	addeq	r4, #1
  405072:	3d01      	subne	r5, #1
  405074:	e74e      	b.n	404f14 <__adddf3+0x8c>
  405076:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40507a:	bf18      	it	ne
  40507c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405080:	d029      	beq.n	4050d6 <__adddf3+0x24e>
  405082:	ea94 0f05 	teq	r4, r5
  405086:	bf08      	it	eq
  405088:	ea90 0f02 	teqeq	r0, r2
  40508c:	d005      	beq.n	40509a <__adddf3+0x212>
  40508e:	ea54 0c00 	orrs.w	ip, r4, r0
  405092:	bf04      	itt	eq
  405094:	4619      	moveq	r1, r3
  405096:	4610      	moveq	r0, r2
  405098:	bd30      	pop	{r4, r5, pc}
  40509a:	ea91 0f03 	teq	r1, r3
  40509e:	bf1e      	ittt	ne
  4050a0:	2100      	movne	r1, #0
  4050a2:	2000      	movne	r0, #0
  4050a4:	bd30      	popne	{r4, r5, pc}
  4050a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4050aa:	d105      	bne.n	4050b8 <__adddf3+0x230>
  4050ac:	0040      	lsls	r0, r0, #1
  4050ae:	4149      	adcs	r1, r1
  4050b0:	bf28      	it	cs
  4050b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4050b6:	bd30      	pop	{r4, r5, pc}
  4050b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4050bc:	bf3c      	itt	cc
  4050be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4050c2:	bd30      	popcc	{r4, r5, pc}
  4050c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4050c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4050cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4050d0:	f04f 0000 	mov.w	r0, #0
  4050d4:	bd30      	pop	{r4, r5, pc}
  4050d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4050da:	bf1a      	itte	ne
  4050dc:	4619      	movne	r1, r3
  4050de:	4610      	movne	r0, r2
  4050e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4050e4:	bf1c      	itt	ne
  4050e6:	460b      	movne	r3, r1
  4050e8:	4602      	movne	r2, r0
  4050ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4050ee:	bf06      	itte	eq
  4050f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4050f4:	ea91 0f03 	teqeq	r1, r3
  4050f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4050fc:	bd30      	pop	{r4, r5, pc}
  4050fe:	bf00      	nop

00405100 <__aeabi_ui2d>:
  405100:	f090 0f00 	teq	r0, #0
  405104:	bf04      	itt	eq
  405106:	2100      	moveq	r1, #0
  405108:	4770      	bxeq	lr
  40510a:	b530      	push	{r4, r5, lr}
  40510c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405110:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405114:	f04f 0500 	mov.w	r5, #0
  405118:	f04f 0100 	mov.w	r1, #0
  40511c:	e750      	b.n	404fc0 <__adddf3+0x138>
  40511e:	bf00      	nop

00405120 <__aeabi_i2d>:
  405120:	f090 0f00 	teq	r0, #0
  405124:	bf04      	itt	eq
  405126:	2100      	moveq	r1, #0
  405128:	4770      	bxeq	lr
  40512a:	b530      	push	{r4, r5, lr}
  40512c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405130:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405134:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405138:	bf48      	it	mi
  40513a:	4240      	negmi	r0, r0
  40513c:	f04f 0100 	mov.w	r1, #0
  405140:	e73e      	b.n	404fc0 <__adddf3+0x138>
  405142:	bf00      	nop

00405144 <__aeabi_f2d>:
  405144:	0042      	lsls	r2, r0, #1
  405146:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40514a:	ea4f 0131 	mov.w	r1, r1, rrx
  40514e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405152:	bf1f      	itttt	ne
  405154:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405158:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40515c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405160:	4770      	bxne	lr
  405162:	f092 0f00 	teq	r2, #0
  405166:	bf14      	ite	ne
  405168:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40516c:	4770      	bxeq	lr
  40516e:	b530      	push	{r4, r5, lr}
  405170:	f44f 7460 	mov.w	r4, #896	; 0x380
  405174:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405178:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40517c:	e720      	b.n	404fc0 <__adddf3+0x138>
  40517e:	bf00      	nop

00405180 <__aeabi_ul2d>:
  405180:	ea50 0201 	orrs.w	r2, r0, r1
  405184:	bf08      	it	eq
  405186:	4770      	bxeq	lr
  405188:	b530      	push	{r4, r5, lr}
  40518a:	f04f 0500 	mov.w	r5, #0
  40518e:	e00a      	b.n	4051a6 <__aeabi_l2d+0x16>

00405190 <__aeabi_l2d>:
  405190:	ea50 0201 	orrs.w	r2, r0, r1
  405194:	bf08      	it	eq
  405196:	4770      	bxeq	lr
  405198:	b530      	push	{r4, r5, lr}
  40519a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40519e:	d502      	bpl.n	4051a6 <__aeabi_l2d+0x16>
  4051a0:	4240      	negs	r0, r0
  4051a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4051a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4051aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4051ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4051b2:	f43f aedc 	beq.w	404f6e <__adddf3+0xe6>
  4051b6:	f04f 0203 	mov.w	r2, #3
  4051ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4051be:	bf18      	it	ne
  4051c0:	3203      	addne	r2, #3
  4051c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4051c6:	bf18      	it	ne
  4051c8:	3203      	addne	r2, #3
  4051ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4051ce:	f1c2 0320 	rsb	r3, r2, #32
  4051d2:	fa00 fc03 	lsl.w	ip, r0, r3
  4051d6:	fa20 f002 	lsr.w	r0, r0, r2
  4051da:	fa01 fe03 	lsl.w	lr, r1, r3
  4051de:	ea40 000e 	orr.w	r0, r0, lr
  4051e2:	fa21 f102 	lsr.w	r1, r1, r2
  4051e6:	4414      	add	r4, r2
  4051e8:	e6c1      	b.n	404f6e <__adddf3+0xe6>
  4051ea:	bf00      	nop

004051ec <__aeabi_dmul>:
  4051ec:	b570      	push	{r4, r5, r6, lr}
  4051ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4051f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4051f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4051fa:	bf1d      	ittte	ne
  4051fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405200:	ea94 0f0c 	teqne	r4, ip
  405204:	ea95 0f0c 	teqne	r5, ip
  405208:	f000 f8de 	bleq	4053c8 <__aeabi_dmul+0x1dc>
  40520c:	442c      	add	r4, r5
  40520e:	ea81 0603 	eor.w	r6, r1, r3
  405212:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405216:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40521a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40521e:	bf18      	it	ne
  405220:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40522c:	d038      	beq.n	4052a0 <__aeabi_dmul+0xb4>
  40522e:	fba0 ce02 	umull	ip, lr, r0, r2
  405232:	f04f 0500 	mov.w	r5, #0
  405236:	fbe1 e502 	umlal	lr, r5, r1, r2
  40523a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40523e:	fbe0 e503 	umlal	lr, r5, r0, r3
  405242:	f04f 0600 	mov.w	r6, #0
  405246:	fbe1 5603 	umlal	r5, r6, r1, r3
  40524a:	f09c 0f00 	teq	ip, #0
  40524e:	bf18      	it	ne
  405250:	f04e 0e01 	orrne.w	lr, lr, #1
  405254:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405258:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40525c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405260:	d204      	bcs.n	40526c <__aeabi_dmul+0x80>
  405262:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405266:	416d      	adcs	r5, r5
  405268:	eb46 0606 	adc.w	r6, r6, r6
  40526c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405270:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405274:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405278:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40527c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405280:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405284:	bf88      	it	hi
  405286:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40528a:	d81e      	bhi.n	4052ca <__aeabi_dmul+0xde>
  40528c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405290:	bf08      	it	eq
  405292:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405296:	f150 0000 	adcs.w	r0, r0, #0
  40529a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40529e:	bd70      	pop	{r4, r5, r6, pc}
  4052a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4052a4:	ea46 0101 	orr.w	r1, r6, r1
  4052a8:	ea40 0002 	orr.w	r0, r0, r2
  4052ac:	ea81 0103 	eor.w	r1, r1, r3
  4052b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4052b4:	bfc2      	ittt	gt
  4052b6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4052ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4052be:	bd70      	popgt	{r4, r5, r6, pc}
  4052c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4052c4:	f04f 0e00 	mov.w	lr, #0
  4052c8:	3c01      	subs	r4, #1
  4052ca:	f300 80ab 	bgt.w	405424 <__aeabi_dmul+0x238>
  4052ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4052d2:	bfde      	ittt	le
  4052d4:	2000      	movle	r0, #0
  4052d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4052da:	bd70      	pople	{r4, r5, r6, pc}
  4052dc:	f1c4 0400 	rsb	r4, r4, #0
  4052e0:	3c20      	subs	r4, #32
  4052e2:	da35      	bge.n	405350 <__aeabi_dmul+0x164>
  4052e4:	340c      	adds	r4, #12
  4052e6:	dc1b      	bgt.n	405320 <__aeabi_dmul+0x134>
  4052e8:	f104 0414 	add.w	r4, r4, #20
  4052ec:	f1c4 0520 	rsb	r5, r4, #32
  4052f0:	fa00 f305 	lsl.w	r3, r0, r5
  4052f4:	fa20 f004 	lsr.w	r0, r0, r4
  4052f8:	fa01 f205 	lsl.w	r2, r1, r5
  4052fc:	ea40 0002 	orr.w	r0, r0, r2
  405300:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405304:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405308:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40530c:	fa21 f604 	lsr.w	r6, r1, r4
  405310:	eb42 0106 	adc.w	r1, r2, r6
  405314:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405318:	bf08      	it	eq
  40531a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40531e:	bd70      	pop	{r4, r5, r6, pc}
  405320:	f1c4 040c 	rsb	r4, r4, #12
  405324:	f1c4 0520 	rsb	r5, r4, #32
  405328:	fa00 f304 	lsl.w	r3, r0, r4
  40532c:	fa20 f005 	lsr.w	r0, r0, r5
  405330:	fa01 f204 	lsl.w	r2, r1, r4
  405334:	ea40 0002 	orr.w	r0, r0, r2
  405338:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40533c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405340:	f141 0100 	adc.w	r1, r1, #0
  405344:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405348:	bf08      	it	eq
  40534a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40534e:	bd70      	pop	{r4, r5, r6, pc}
  405350:	f1c4 0520 	rsb	r5, r4, #32
  405354:	fa00 f205 	lsl.w	r2, r0, r5
  405358:	ea4e 0e02 	orr.w	lr, lr, r2
  40535c:	fa20 f304 	lsr.w	r3, r0, r4
  405360:	fa01 f205 	lsl.w	r2, r1, r5
  405364:	ea43 0302 	orr.w	r3, r3, r2
  405368:	fa21 f004 	lsr.w	r0, r1, r4
  40536c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405370:	fa21 f204 	lsr.w	r2, r1, r4
  405374:	ea20 0002 	bic.w	r0, r0, r2
  405378:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40537c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405380:	bf08      	it	eq
  405382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405386:	bd70      	pop	{r4, r5, r6, pc}
  405388:	f094 0f00 	teq	r4, #0
  40538c:	d10f      	bne.n	4053ae <__aeabi_dmul+0x1c2>
  40538e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405392:	0040      	lsls	r0, r0, #1
  405394:	eb41 0101 	adc.w	r1, r1, r1
  405398:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40539c:	bf08      	it	eq
  40539e:	3c01      	subeq	r4, #1
  4053a0:	d0f7      	beq.n	405392 <__aeabi_dmul+0x1a6>
  4053a2:	ea41 0106 	orr.w	r1, r1, r6
  4053a6:	f095 0f00 	teq	r5, #0
  4053aa:	bf18      	it	ne
  4053ac:	4770      	bxne	lr
  4053ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4053b2:	0052      	lsls	r2, r2, #1
  4053b4:	eb43 0303 	adc.w	r3, r3, r3
  4053b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4053bc:	bf08      	it	eq
  4053be:	3d01      	subeq	r5, #1
  4053c0:	d0f7      	beq.n	4053b2 <__aeabi_dmul+0x1c6>
  4053c2:	ea43 0306 	orr.w	r3, r3, r6
  4053c6:	4770      	bx	lr
  4053c8:	ea94 0f0c 	teq	r4, ip
  4053cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4053d0:	bf18      	it	ne
  4053d2:	ea95 0f0c 	teqne	r5, ip
  4053d6:	d00c      	beq.n	4053f2 <__aeabi_dmul+0x206>
  4053d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4053dc:	bf18      	it	ne
  4053de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4053e2:	d1d1      	bne.n	405388 <__aeabi_dmul+0x19c>
  4053e4:	ea81 0103 	eor.w	r1, r1, r3
  4053e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4053ec:	f04f 0000 	mov.w	r0, #0
  4053f0:	bd70      	pop	{r4, r5, r6, pc}
  4053f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4053f6:	bf06      	itte	eq
  4053f8:	4610      	moveq	r0, r2
  4053fa:	4619      	moveq	r1, r3
  4053fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405400:	d019      	beq.n	405436 <__aeabi_dmul+0x24a>
  405402:	ea94 0f0c 	teq	r4, ip
  405406:	d102      	bne.n	40540e <__aeabi_dmul+0x222>
  405408:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40540c:	d113      	bne.n	405436 <__aeabi_dmul+0x24a>
  40540e:	ea95 0f0c 	teq	r5, ip
  405412:	d105      	bne.n	405420 <__aeabi_dmul+0x234>
  405414:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405418:	bf1c      	itt	ne
  40541a:	4610      	movne	r0, r2
  40541c:	4619      	movne	r1, r3
  40541e:	d10a      	bne.n	405436 <__aeabi_dmul+0x24a>
  405420:	ea81 0103 	eor.w	r1, r1, r3
  405424:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405428:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40542c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405430:	f04f 0000 	mov.w	r0, #0
  405434:	bd70      	pop	{r4, r5, r6, pc}
  405436:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40543a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40543e:	bd70      	pop	{r4, r5, r6, pc}

00405440 <__aeabi_ddiv>:
  405440:	b570      	push	{r4, r5, r6, lr}
  405442:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405446:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40544a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40544e:	bf1d      	ittte	ne
  405450:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405454:	ea94 0f0c 	teqne	r4, ip
  405458:	ea95 0f0c 	teqne	r5, ip
  40545c:	f000 f8a7 	bleq	4055ae <__aeabi_ddiv+0x16e>
  405460:	eba4 0405 	sub.w	r4, r4, r5
  405464:	ea81 0e03 	eor.w	lr, r1, r3
  405468:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40546c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405470:	f000 8088 	beq.w	405584 <__aeabi_ddiv+0x144>
  405474:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405478:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40547c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405480:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405484:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405488:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40548c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405490:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405494:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405498:	429d      	cmp	r5, r3
  40549a:	bf08      	it	eq
  40549c:	4296      	cmpeq	r6, r2
  40549e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4054a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4054a6:	d202      	bcs.n	4054ae <__aeabi_ddiv+0x6e>
  4054a8:	085b      	lsrs	r3, r3, #1
  4054aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4054ae:	1ab6      	subs	r6, r6, r2
  4054b0:	eb65 0503 	sbc.w	r5, r5, r3
  4054b4:	085b      	lsrs	r3, r3, #1
  4054b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4054ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4054be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4054c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4054c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4054ca:	bf22      	ittt	cs
  4054cc:	1ab6      	subcs	r6, r6, r2
  4054ce:	4675      	movcs	r5, lr
  4054d0:	ea40 000c 	orrcs.w	r0, r0, ip
  4054d4:	085b      	lsrs	r3, r3, #1
  4054d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4054da:	ebb6 0e02 	subs.w	lr, r6, r2
  4054de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4054e2:	bf22      	ittt	cs
  4054e4:	1ab6      	subcs	r6, r6, r2
  4054e6:	4675      	movcs	r5, lr
  4054e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4054ec:	085b      	lsrs	r3, r3, #1
  4054ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4054f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4054f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4054fa:	bf22      	ittt	cs
  4054fc:	1ab6      	subcs	r6, r6, r2
  4054fe:	4675      	movcs	r5, lr
  405500:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405504:	085b      	lsrs	r3, r3, #1
  405506:	ea4f 0232 	mov.w	r2, r2, rrx
  40550a:	ebb6 0e02 	subs.w	lr, r6, r2
  40550e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405512:	bf22      	ittt	cs
  405514:	1ab6      	subcs	r6, r6, r2
  405516:	4675      	movcs	r5, lr
  405518:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40551c:	ea55 0e06 	orrs.w	lr, r5, r6
  405520:	d018      	beq.n	405554 <__aeabi_ddiv+0x114>
  405522:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405526:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40552a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40552e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405532:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405536:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40553a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40553e:	d1c0      	bne.n	4054c2 <__aeabi_ddiv+0x82>
  405540:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405544:	d10b      	bne.n	40555e <__aeabi_ddiv+0x11e>
  405546:	ea41 0100 	orr.w	r1, r1, r0
  40554a:	f04f 0000 	mov.w	r0, #0
  40554e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405552:	e7b6      	b.n	4054c2 <__aeabi_ddiv+0x82>
  405554:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405558:	bf04      	itt	eq
  40555a:	4301      	orreq	r1, r0
  40555c:	2000      	moveq	r0, #0
  40555e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405562:	bf88      	it	hi
  405564:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405568:	f63f aeaf 	bhi.w	4052ca <__aeabi_dmul+0xde>
  40556c:	ebb5 0c03 	subs.w	ip, r5, r3
  405570:	bf04      	itt	eq
  405572:	ebb6 0c02 	subseq.w	ip, r6, r2
  405576:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40557a:	f150 0000 	adcs.w	r0, r0, #0
  40557e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405582:	bd70      	pop	{r4, r5, r6, pc}
  405584:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405588:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40558c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405590:	bfc2      	ittt	gt
  405592:	ebd4 050c 	rsbsgt	r5, r4, ip
  405596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40559a:	bd70      	popgt	{r4, r5, r6, pc}
  40559c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4055a0:	f04f 0e00 	mov.w	lr, #0
  4055a4:	3c01      	subs	r4, #1
  4055a6:	e690      	b.n	4052ca <__aeabi_dmul+0xde>
  4055a8:	ea45 0e06 	orr.w	lr, r5, r6
  4055ac:	e68d      	b.n	4052ca <__aeabi_dmul+0xde>
  4055ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4055b2:	ea94 0f0c 	teq	r4, ip
  4055b6:	bf08      	it	eq
  4055b8:	ea95 0f0c 	teqeq	r5, ip
  4055bc:	f43f af3b 	beq.w	405436 <__aeabi_dmul+0x24a>
  4055c0:	ea94 0f0c 	teq	r4, ip
  4055c4:	d10a      	bne.n	4055dc <__aeabi_ddiv+0x19c>
  4055c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4055ca:	f47f af34 	bne.w	405436 <__aeabi_dmul+0x24a>
  4055ce:	ea95 0f0c 	teq	r5, ip
  4055d2:	f47f af25 	bne.w	405420 <__aeabi_dmul+0x234>
  4055d6:	4610      	mov	r0, r2
  4055d8:	4619      	mov	r1, r3
  4055da:	e72c      	b.n	405436 <__aeabi_dmul+0x24a>
  4055dc:	ea95 0f0c 	teq	r5, ip
  4055e0:	d106      	bne.n	4055f0 <__aeabi_ddiv+0x1b0>
  4055e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4055e6:	f43f aefd 	beq.w	4053e4 <__aeabi_dmul+0x1f8>
  4055ea:	4610      	mov	r0, r2
  4055ec:	4619      	mov	r1, r3
  4055ee:	e722      	b.n	405436 <__aeabi_dmul+0x24a>
  4055f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4055f4:	bf18      	it	ne
  4055f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4055fa:	f47f aec5 	bne.w	405388 <__aeabi_dmul+0x19c>
  4055fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405602:	f47f af0d 	bne.w	405420 <__aeabi_dmul+0x234>
  405606:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40560a:	f47f aeeb 	bne.w	4053e4 <__aeabi_dmul+0x1f8>
  40560e:	e712      	b.n	405436 <__aeabi_dmul+0x24a>

00405610 <__gedf2>:
  405610:	f04f 3cff 	mov.w	ip, #4294967295
  405614:	e006      	b.n	405624 <__cmpdf2+0x4>
  405616:	bf00      	nop

00405618 <__ledf2>:
  405618:	f04f 0c01 	mov.w	ip, #1
  40561c:	e002      	b.n	405624 <__cmpdf2+0x4>
  40561e:	bf00      	nop

00405620 <__cmpdf2>:
  405620:	f04f 0c01 	mov.w	ip, #1
  405624:	f84d cd04 	str.w	ip, [sp, #-4]!
  405628:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40562c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405630:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405634:	bf18      	it	ne
  405636:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40563a:	d01b      	beq.n	405674 <__cmpdf2+0x54>
  40563c:	b001      	add	sp, #4
  40563e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405642:	bf0c      	ite	eq
  405644:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405648:	ea91 0f03 	teqne	r1, r3
  40564c:	bf02      	ittt	eq
  40564e:	ea90 0f02 	teqeq	r0, r2
  405652:	2000      	moveq	r0, #0
  405654:	4770      	bxeq	lr
  405656:	f110 0f00 	cmn.w	r0, #0
  40565a:	ea91 0f03 	teq	r1, r3
  40565e:	bf58      	it	pl
  405660:	4299      	cmppl	r1, r3
  405662:	bf08      	it	eq
  405664:	4290      	cmpeq	r0, r2
  405666:	bf2c      	ite	cs
  405668:	17d8      	asrcs	r0, r3, #31
  40566a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40566e:	f040 0001 	orr.w	r0, r0, #1
  405672:	4770      	bx	lr
  405674:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405678:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40567c:	d102      	bne.n	405684 <__cmpdf2+0x64>
  40567e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405682:	d107      	bne.n	405694 <__cmpdf2+0x74>
  405684:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405688:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40568c:	d1d6      	bne.n	40563c <__cmpdf2+0x1c>
  40568e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405692:	d0d3      	beq.n	40563c <__cmpdf2+0x1c>
  405694:	f85d 0b04 	ldr.w	r0, [sp], #4
  405698:	4770      	bx	lr
  40569a:	bf00      	nop

0040569c <__aeabi_cdrcmple>:
  40569c:	4684      	mov	ip, r0
  40569e:	4610      	mov	r0, r2
  4056a0:	4662      	mov	r2, ip
  4056a2:	468c      	mov	ip, r1
  4056a4:	4619      	mov	r1, r3
  4056a6:	4663      	mov	r3, ip
  4056a8:	e000      	b.n	4056ac <__aeabi_cdcmpeq>
  4056aa:	bf00      	nop

004056ac <__aeabi_cdcmpeq>:
  4056ac:	b501      	push	{r0, lr}
  4056ae:	f7ff ffb7 	bl	405620 <__cmpdf2>
  4056b2:	2800      	cmp	r0, #0
  4056b4:	bf48      	it	mi
  4056b6:	f110 0f00 	cmnmi.w	r0, #0
  4056ba:	bd01      	pop	{r0, pc}

004056bc <__aeabi_dcmpeq>:
  4056bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056c0:	f7ff fff4 	bl	4056ac <__aeabi_cdcmpeq>
  4056c4:	bf0c      	ite	eq
  4056c6:	2001      	moveq	r0, #1
  4056c8:	2000      	movne	r0, #0
  4056ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4056ce:	bf00      	nop

004056d0 <__aeabi_dcmplt>:
  4056d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056d4:	f7ff ffea 	bl	4056ac <__aeabi_cdcmpeq>
  4056d8:	bf34      	ite	cc
  4056da:	2001      	movcc	r0, #1
  4056dc:	2000      	movcs	r0, #0
  4056de:	f85d fb08 	ldr.w	pc, [sp], #8
  4056e2:	bf00      	nop

004056e4 <__aeabi_dcmple>:
  4056e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056e8:	f7ff ffe0 	bl	4056ac <__aeabi_cdcmpeq>
  4056ec:	bf94      	ite	ls
  4056ee:	2001      	movls	r0, #1
  4056f0:	2000      	movhi	r0, #0
  4056f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4056f6:	bf00      	nop

004056f8 <__aeabi_dcmpge>:
  4056f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056fc:	f7ff ffce 	bl	40569c <__aeabi_cdrcmple>
  405700:	bf94      	ite	ls
  405702:	2001      	movls	r0, #1
  405704:	2000      	movhi	r0, #0
  405706:	f85d fb08 	ldr.w	pc, [sp], #8
  40570a:	bf00      	nop

0040570c <__aeabi_dcmpgt>:
  40570c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405710:	f7ff ffc4 	bl	40569c <__aeabi_cdrcmple>
  405714:	bf34      	ite	cc
  405716:	2001      	movcc	r0, #1
  405718:	2000      	movcs	r0, #0
  40571a:	f85d fb08 	ldr.w	pc, [sp], #8
  40571e:	bf00      	nop

00405720 <__aeabi_dcmpun>:
  405720:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405724:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405728:	d102      	bne.n	405730 <__aeabi_dcmpun+0x10>
  40572a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40572e:	d10a      	bne.n	405746 <__aeabi_dcmpun+0x26>
  405730:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405734:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405738:	d102      	bne.n	405740 <__aeabi_dcmpun+0x20>
  40573a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40573e:	d102      	bne.n	405746 <__aeabi_dcmpun+0x26>
  405740:	f04f 0000 	mov.w	r0, #0
  405744:	4770      	bx	lr
  405746:	f04f 0001 	mov.w	r0, #1
  40574a:	4770      	bx	lr

0040574c <__aeabi_d2iz>:
  40574c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405750:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405754:	d215      	bcs.n	405782 <__aeabi_d2iz+0x36>
  405756:	d511      	bpl.n	40577c <__aeabi_d2iz+0x30>
  405758:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40575c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405760:	d912      	bls.n	405788 <__aeabi_d2iz+0x3c>
  405762:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405766:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40576a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40576e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405772:	fa23 f002 	lsr.w	r0, r3, r2
  405776:	bf18      	it	ne
  405778:	4240      	negne	r0, r0
  40577a:	4770      	bx	lr
  40577c:	f04f 0000 	mov.w	r0, #0
  405780:	4770      	bx	lr
  405782:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405786:	d105      	bne.n	405794 <__aeabi_d2iz+0x48>
  405788:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40578c:	bf08      	it	eq
  40578e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405792:	4770      	bx	lr
  405794:	f04f 0000 	mov.w	r0, #0
  405798:	4770      	bx	lr
  40579a:	bf00      	nop

0040579c <__aeabi_uldivmod>:
  40579c:	b953      	cbnz	r3, 4057b4 <__aeabi_uldivmod+0x18>
  40579e:	b94a      	cbnz	r2, 4057b4 <__aeabi_uldivmod+0x18>
  4057a0:	2900      	cmp	r1, #0
  4057a2:	bf08      	it	eq
  4057a4:	2800      	cmpeq	r0, #0
  4057a6:	bf1c      	itt	ne
  4057a8:	f04f 31ff 	movne.w	r1, #4294967295
  4057ac:	f04f 30ff 	movne.w	r0, #4294967295
  4057b0:	f000 b97a 	b.w	405aa8 <__aeabi_idiv0>
  4057b4:	f1ad 0c08 	sub.w	ip, sp, #8
  4057b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4057bc:	f000 f806 	bl	4057cc <__udivmoddi4>
  4057c0:	f8dd e004 	ldr.w	lr, [sp, #4]
  4057c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4057c8:	b004      	add	sp, #16
  4057ca:	4770      	bx	lr

004057cc <__udivmoddi4>:
  4057cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4057d0:	468c      	mov	ip, r1
  4057d2:	460d      	mov	r5, r1
  4057d4:	4604      	mov	r4, r0
  4057d6:	9e08      	ldr	r6, [sp, #32]
  4057d8:	2b00      	cmp	r3, #0
  4057da:	d151      	bne.n	405880 <__udivmoddi4+0xb4>
  4057dc:	428a      	cmp	r2, r1
  4057de:	4617      	mov	r7, r2
  4057e0:	d96d      	bls.n	4058be <__udivmoddi4+0xf2>
  4057e2:	fab2 fe82 	clz	lr, r2
  4057e6:	f1be 0f00 	cmp.w	lr, #0
  4057ea:	d00b      	beq.n	405804 <__udivmoddi4+0x38>
  4057ec:	f1ce 0c20 	rsb	ip, lr, #32
  4057f0:	fa01 f50e 	lsl.w	r5, r1, lr
  4057f4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4057f8:	fa02 f70e 	lsl.w	r7, r2, lr
  4057fc:	ea4c 0c05 	orr.w	ip, ip, r5
  405800:	fa00 f40e 	lsl.w	r4, r0, lr
  405804:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405808:	0c25      	lsrs	r5, r4, #16
  40580a:	fbbc f8fa 	udiv	r8, ip, sl
  40580e:	fa1f f987 	uxth.w	r9, r7
  405812:	fb0a cc18 	mls	ip, sl, r8, ip
  405816:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40581a:	fb08 f309 	mul.w	r3, r8, r9
  40581e:	42ab      	cmp	r3, r5
  405820:	d90a      	bls.n	405838 <__udivmoddi4+0x6c>
  405822:	19ed      	adds	r5, r5, r7
  405824:	f108 32ff 	add.w	r2, r8, #4294967295
  405828:	f080 8123 	bcs.w	405a72 <__udivmoddi4+0x2a6>
  40582c:	42ab      	cmp	r3, r5
  40582e:	f240 8120 	bls.w	405a72 <__udivmoddi4+0x2a6>
  405832:	f1a8 0802 	sub.w	r8, r8, #2
  405836:	443d      	add	r5, r7
  405838:	1aed      	subs	r5, r5, r3
  40583a:	b2a4      	uxth	r4, r4
  40583c:	fbb5 f0fa 	udiv	r0, r5, sl
  405840:	fb0a 5510 	mls	r5, sl, r0, r5
  405844:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405848:	fb00 f909 	mul.w	r9, r0, r9
  40584c:	45a1      	cmp	r9, r4
  40584e:	d909      	bls.n	405864 <__udivmoddi4+0x98>
  405850:	19e4      	adds	r4, r4, r7
  405852:	f100 33ff 	add.w	r3, r0, #4294967295
  405856:	f080 810a 	bcs.w	405a6e <__udivmoddi4+0x2a2>
  40585a:	45a1      	cmp	r9, r4
  40585c:	f240 8107 	bls.w	405a6e <__udivmoddi4+0x2a2>
  405860:	3802      	subs	r0, #2
  405862:	443c      	add	r4, r7
  405864:	eba4 0409 	sub.w	r4, r4, r9
  405868:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40586c:	2100      	movs	r1, #0
  40586e:	2e00      	cmp	r6, #0
  405870:	d061      	beq.n	405936 <__udivmoddi4+0x16a>
  405872:	fa24 f40e 	lsr.w	r4, r4, lr
  405876:	2300      	movs	r3, #0
  405878:	6034      	str	r4, [r6, #0]
  40587a:	6073      	str	r3, [r6, #4]
  40587c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405880:	428b      	cmp	r3, r1
  405882:	d907      	bls.n	405894 <__udivmoddi4+0xc8>
  405884:	2e00      	cmp	r6, #0
  405886:	d054      	beq.n	405932 <__udivmoddi4+0x166>
  405888:	2100      	movs	r1, #0
  40588a:	e886 0021 	stmia.w	r6, {r0, r5}
  40588e:	4608      	mov	r0, r1
  405890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405894:	fab3 f183 	clz	r1, r3
  405898:	2900      	cmp	r1, #0
  40589a:	f040 808e 	bne.w	4059ba <__udivmoddi4+0x1ee>
  40589e:	42ab      	cmp	r3, r5
  4058a0:	d302      	bcc.n	4058a8 <__udivmoddi4+0xdc>
  4058a2:	4282      	cmp	r2, r0
  4058a4:	f200 80fa 	bhi.w	405a9c <__udivmoddi4+0x2d0>
  4058a8:	1a84      	subs	r4, r0, r2
  4058aa:	eb65 0503 	sbc.w	r5, r5, r3
  4058ae:	2001      	movs	r0, #1
  4058b0:	46ac      	mov	ip, r5
  4058b2:	2e00      	cmp	r6, #0
  4058b4:	d03f      	beq.n	405936 <__udivmoddi4+0x16a>
  4058b6:	e886 1010 	stmia.w	r6, {r4, ip}
  4058ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4058be:	b912      	cbnz	r2, 4058c6 <__udivmoddi4+0xfa>
  4058c0:	2701      	movs	r7, #1
  4058c2:	fbb7 f7f2 	udiv	r7, r7, r2
  4058c6:	fab7 fe87 	clz	lr, r7
  4058ca:	f1be 0f00 	cmp.w	lr, #0
  4058ce:	d134      	bne.n	40593a <__udivmoddi4+0x16e>
  4058d0:	1beb      	subs	r3, r5, r7
  4058d2:	0c3a      	lsrs	r2, r7, #16
  4058d4:	fa1f fc87 	uxth.w	ip, r7
  4058d8:	2101      	movs	r1, #1
  4058da:	fbb3 f8f2 	udiv	r8, r3, r2
  4058de:	0c25      	lsrs	r5, r4, #16
  4058e0:	fb02 3318 	mls	r3, r2, r8, r3
  4058e4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4058e8:	fb0c f308 	mul.w	r3, ip, r8
  4058ec:	42ab      	cmp	r3, r5
  4058ee:	d907      	bls.n	405900 <__udivmoddi4+0x134>
  4058f0:	19ed      	adds	r5, r5, r7
  4058f2:	f108 30ff 	add.w	r0, r8, #4294967295
  4058f6:	d202      	bcs.n	4058fe <__udivmoddi4+0x132>
  4058f8:	42ab      	cmp	r3, r5
  4058fa:	f200 80d1 	bhi.w	405aa0 <__udivmoddi4+0x2d4>
  4058fe:	4680      	mov	r8, r0
  405900:	1aed      	subs	r5, r5, r3
  405902:	b2a3      	uxth	r3, r4
  405904:	fbb5 f0f2 	udiv	r0, r5, r2
  405908:	fb02 5510 	mls	r5, r2, r0, r5
  40590c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405910:	fb0c fc00 	mul.w	ip, ip, r0
  405914:	45a4      	cmp	ip, r4
  405916:	d907      	bls.n	405928 <__udivmoddi4+0x15c>
  405918:	19e4      	adds	r4, r4, r7
  40591a:	f100 33ff 	add.w	r3, r0, #4294967295
  40591e:	d202      	bcs.n	405926 <__udivmoddi4+0x15a>
  405920:	45a4      	cmp	ip, r4
  405922:	f200 80b8 	bhi.w	405a96 <__udivmoddi4+0x2ca>
  405926:	4618      	mov	r0, r3
  405928:	eba4 040c 	sub.w	r4, r4, ip
  40592c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405930:	e79d      	b.n	40586e <__udivmoddi4+0xa2>
  405932:	4631      	mov	r1, r6
  405934:	4630      	mov	r0, r6
  405936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40593a:	f1ce 0420 	rsb	r4, lr, #32
  40593e:	fa05 f30e 	lsl.w	r3, r5, lr
  405942:	fa07 f70e 	lsl.w	r7, r7, lr
  405946:	fa20 f804 	lsr.w	r8, r0, r4
  40594a:	0c3a      	lsrs	r2, r7, #16
  40594c:	fa25 f404 	lsr.w	r4, r5, r4
  405950:	ea48 0803 	orr.w	r8, r8, r3
  405954:	fbb4 f1f2 	udiv	r1, r4, r2
  405958:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40595c:	fb02 4411 	mls	r4, r2, r1, r4
  405960:	fa1f fc87 	uxth.w	ip, r7
  405964:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405968:	fb01 f30c 	mul.w	r3, r1, ip
  40596c:	42ab      	cmp	r3, r5
  40596e:	fa00 f40e 	lsl.w	r4, r0, lr
  405972:	d909      	bls.n	405988 <__udivmoddi4+0x1bc>
  405974:	19ed      	adds	r5, r5, r7
  405976:	f101 30ff 	add.w	r0, r1, #4294967295
  40597a:	f080 808a 	bcs.w	405a92 <__udivmoddi4+0x2c6>
  40597e:	42ab      	cmp	r3, r5
  405980:	f240 8087 	bls.w	405a92 <__udivmoddi4+0x2c6>
  405984:	3902      	subs	r1, #2
  405986:	443d      	add	r5, r7
  405988:	1aeb      	subs	r3, r5, r3
  40598a:	fa1f f588 	uxth.w	r5, r8
  40598e:	fbb3 f0f2 	udiv	r0, r3, r2
  405992:	fb02 3310 	mls	r3, r2, r0, r3
  405996:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40599a:	fb00 f30c 	mul.w	r3, r0, ip
  40599e:	42ab      	cmp	r3, r5
  4059a0:	d907      	bls.n	4059b2 <__udivmoddi4+0x1e6>
  4059a2:	19ed      	adds	r5, r5, r7
  4059a4:	f100 38ff 	add.w	r8, r0, #4294967295
  4059a8:	d26f      	bcs.n	405a8a <__udivmoddi4+0x2be>
  4059aa:	42ab      	cmp	r3, r5
  4059ac:	d96d      	bls.n	405a8a <__udivmoddi4+0x2be>
  4059ae:	3802      	subs	r0, #2
  4059b0:	443d      	add	r5, r7
  4059b2:	1aeb      	subs	r3, r5, r3
  4059b4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4059b8:	e78f      	b.n	4058da <__udivmoddi4+0x10e>
  4059ba:	f1c1 0720 	rsb	r7, r1, #32
  4059be:	fa22 f807 	lsr.w	r8, r2, r7
  4059c2:	408b      	lsls	r3, r1
  4059c4:	fa05 f401 	lsl.w	r4, r5, r1
  4059c8:	ea48 0303 	orr.w	r3, r8, r3
  4059cc:	fa20 fe07 	lsr.w	lr, r0, r7
  4059d0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4059d4:	40fd      	lsrs	r5, r7
  4059d6:	ea4e 0e04 	orr.w	lr, lr, r4
  4059da:	fbb5 f9fc 	udiv	r9, r5, ip
  4059de:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4059e2:	fb0c 5519 	mls	r5, ip, r9, r5
  4059e6:	fa1f f883 	uxth.w	r8, r3
  4059ea:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4059ee:	fb09 f408 	mul.w	r4, r9, r8
  4059f2:	42ac      	cmp	r4, r5
  4059f4:	fa02 f201 	lsl.w	r2, r2, r1
  4059f8:	fa00 fa01 	lsl.w	sl, r0, r1
  4059fc:	d908      	bls.n	405a10 <__udivmoddi4+0x244>
  4059fe:	18ed      	adds	r5, r5, r3
  405a00:	f109 30ff 	add.w	r0, r9, #4294967295
  405a04:	d243      	bcs.n	405a8e <__udivmoddi4+0x2c2>
  405a06:	42ac      	cmp	r4, r5
  405a08:	d941      	bls.n	405a8e <__udivmoddi4+0x2c2>
  405a0a:	f1a9 0902 	sub.w	r9, r9, #2
  405a0e:	441d      	add	r5, r3
  405a10:	1b2d      	subs	r5, r5, r4
  405a12:	fa1f fe8e 	uxth.w	lr, lr
  405a16:	fbb5 f0fc 	udiv	r0, r5, ip
  405a1a:	fb0c 5510 	mls	r5, ip, r0, r5
  405a1e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405a22:	fb00 f808 	mul.w	r8, r0, r8
  405a26:	45a0      	cmp	r8, r4
  405a28:	d907      	bls.n	405a3a <__udivmoddi4+0x26e>
  405a2a:	18e4      	adds	r4, r4, r3
  405a2c:	f100 35ff 	add.w	r5, r0, #4294967295
  405a30:	d229      	bcs.n	405a86 <__udivmoddi4+0x2ba>
  405a32:	45a0      	cmp	r8, r4
  405a34:	d927      	bls.n	405a86 <__udivmoddi4+0x2ba>
  405a36:	3802      	subs	r0, #2
  405a38:	441c      	add	r4, r3
  405a3a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405a3e:	eba4 0408 	sub.w	r4, r4, r8
  405a42:	fba0 8902 	umull	r8, r9, r0, r2
  405a46:	454c      	cmp	r4, r9
  405a48:	46c6      	mov	lr, r8
  405a4a:	464d      	mov	r5, r9
  405a4c:	d315      	bcc.n	405a7a <__udivmoddi4+0x2ae>
  405a4e:	d012      	beq.n	405a76 <__udivmoddi4+0x2aa>
  405a50:	b156      	cbz	r6, 405a68 <__udivmoddi4+0x29c>
  405a52:	ebba 030e 	subs.w	r3, sl, lr
  405a56:	eb64 0405 	sbc.w	r4, r4, r5
  405a5a:	fa04 f707 	lsl.w	r7, r4, r7
  405a5e:	40cb      	lsrs	r3, r1
  405a60:	431f      	orrs	r7, r3
  405a62:	40cc      	lsrs	r4, r1
  405a64:	6037      	str	r7, [r6, #0]
  405a66:	6074      	str	r4, [r6, #4]
  405a68:	2100      	movs	r1, #0
  405a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a6e:	4618      	mov	r0, r3
  405a70:	e6f8      	b.n	405864 <__udivmoddi4+0x98>
  405a72:	4690      	mov	r8, r2
  405a74:	e6e0      	b.n	405838 <__udivmoddi4+0x6c>
  405a76:	45c2      	cmp	sl, r8
  405a78:	d2ea      	bcs.n	405a50 <__udivmoddi4+0x284>
  405a7a:	ebb8 0e02 	subs.w	lr, r8, r2
  405a7e:	eb69 0503 	sbc.w	r5, r9, r3
  405a82:	3801      	subs	r0, #1
  405a84:	e7e4      	b.n	405a50 <__udivmoddi4+0x284>
  405a86:	4628      	mov	r0, r5
  405a88:	e7d7      	b.n	405a3a <__udivmoddi4+0x26e>
  405a8a:	4640      	mov	r0, r8
  405a8c:	e791      	b.n	4059b2 <__udivmoddi4+0x1e6>
  405a8e:	4681      	mov	r9, r0
  405a90:	e7be      	b.n	405a10 <__udivmoddi4+0x244>
  405a92:	4601      	mov	r1, r0
  405a94:	e778      	b.n	405988 <__udivmoddi4+0x1bc>
  405a96:	3802      	subs	r0, #2
  405a98:	443c      	add	r4, r7
  405a9a:	e745      	b.n	405928 <__udivmoddi4+0x15c>
  405a9c:	4608      	mov	r0, r1
  405a9e:	e708      	b.n	4058b2 <__udivmoddi4+0xe6>
  405aa0:	f1a8 0802 	sub.w	r8, r8, #2
  405aa4:	443d      	add	r5, r7
  405aa6:	e72b      	b.n	405900 <__udivmoddi4+0x134>

00405aa8 <__aeabi_idiv0>:
  405aa8:	4770      	bx	lr
  405aaa:	bf00      	nop
  405aac:	00005441 	.word	0x00005441
  405ab0:	522b5441 	.word	0x522b5441
  405ab4:	54455345 	.word	0x54455345
  405ab8:	00000000 	.word	0x00000000
  405abc:	4e2b5441 	.word	0x4e2b5441
  405ac0:	43454d41 	.word	0x43454d41
  405ac4:	6e65696c 	.word	0x6e65696c
  405ac8:	00000074 	.word	0x00000074
  405acc:	30316d68 	.word	0x30316d68
  405ad0:	696c635f 	.word	0x696c635f
  405ad4:	5f746e65 	.word	0x5f746e65
  405ad8:	74696e69 	.word	0x74696e69
  405adc:	00000000 	.word	0x00000000
  405ae0:	492b5441 	.word	0x492b5441
  405ae4:	31454d4d 	.word	0x31454d4d
  405ae8:	00000000 	.word	0x00000000
  405aec:	522b5441 	.word	0x522b5441
  405af0:	31454c4f 	.word	0x31454c4f
  405af4:	00000000 	.word	0x00000000
  405af8:	442b5441 	.word	0x442b5441
  405afc:	3f435349 	.word	0x3f435349
  405b00:	00000000 	.word	0x00000000
  405b04:	432b5441 	.word	0x432b5441
  405b08:	34444e4f 	.word	0x34444e4f
  405b0c:	39333633 	.word	0x39333633
  405b10:	44423844 	.word	0x44423844
  405b14:	00004431 	.word	0x00004431
  405b18:	63696e49 	.word	0x63696e49
  405b1c:	696c6169 	.word	0x696c6169
  405b20:	646e617a 	.word	0x646e617a
  405b24:	2e2e2e6f 	.word	0x2e2e2e6f
  405b28:	00000a0d 	.word	0x00000a0d
  405b2c:	666e6f43 	.word	0x666e6f43
  405b30:	48206769 	.word	0x48206769
  405b34:	20353043 	.word	0x20353043
  405b38:	65696c43 	.word	0x65696c43
  405b3c:	2e2e746e 	.word	0x2e2e746e
  405b40:	000a0d2e 	.word	0x000a0d2e
  405b44:	0a206425 	.word	0x0a206425
  405b48:	00000000 	.word	0x00000000
  405b4c:	6f636e65 	.word	0x6f636e65
  405b50:	00726564 	.word	0x00726564
  405b54:	0000005b 	.word	0x0000005b
  405b58:	0000205d 	.word	0x0000205d

00405b5c <_global_impure_ptr>:
  405b5c:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  405b6c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  405b7c:	46454443 00000000 33323130 37363534     CDEF....01234567
  405b8c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405b9c:	0000296c 00000030                       l)..0...

00405ba4 <blanks.7223>:
  405ba4:	20202020 20202020 20202020 20202020                     

00405bb4 <zeroes.7224>:
  405bb4:	30303030 30303030 30303030 30303030     0000000000000000
  405bc4:	33323130 37363534 62613938 66656463     0123456789abcdef
  405bd4:	6a696867 6e6d6c6b 7271706f 76757473     ghijklmnopqrstuv
  405be4:	7a797877 00000000 69666e49 7974696e     wxyz....Infinity
  405bf4:	00000000 004e614e 00000000              ....NaN.....

00405c00 <__mprec_bigtens>:
  405c00:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405c10:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405c20:	7f73bf3c 75154fdd                       <.s..O.u

00405c28 <__mprec_tens>:
  405c28:	00000000 3ff00000 00000000 40240000     .......?......$@
  405c38:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405c48:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405c58:	00000000 412e8480 00000000 416312d0     .......A......cA
  405c68:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405c78:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405c88:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405c98:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405ca8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405cb8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405cc8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405cd8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405ce8:	79d99db4 44ea7843                       ...yCx.D

00405cf0 <p05.6055>:
  405cf0:	00000005 00000019 0000007d 00000043     ........}...C...
  405d00:	49534f50 00000058 0000002e              POSIX.......

00405d0c <_ctype_>:
  405d0c:	20202000 20202020 28282020 20282828     .         ((((( 
  405d1c:	20202020 20202020 20202020 20202020                     
  405d2c:	10108820 10101010 10101010 10101010      ...............
  405d3c:	04040410 04040404 10040404 10101010     ................
  405d4c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405d5c:	01010101 01010101 01010101 10101010     ................
  405d6c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405d7c:	02020202 02020202 02020202 10101010     ................
  405d8c:	00000020 00000000 00000000 00000000      ...............
	...

00405e10 <_init>:
  405e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e12:	bf00      	nop
  405e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e16:	bc08      	pop	{r3}
  405e18:	469e      	mov	lr, r3
  405e1a:	4770      	bx	lr

00405e1c <__init_array_start>:
  405e1c:	00402839 	.word	0x00402839

00405e20 <__frame_dummy_init_array_entry>:
  405e20:	00400165                                e.@.

00405e24 <_fini>:
  405e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e26:	bf00      	nop
  405e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e2a:	bc08      	pop	{r3}
  405e2c:	469e      	mov	lr, r3
  405e2e:	4770      	bx	lr

00405e30 <__fini_array_start>:
  405e30:	00400141 	.word	0x00400141
