{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top.v:1.1-145.10"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 3877466 ]
        },
        "row_in": {
          "direction": "input",
          "bits": [ 3878155, 3878650, 3879133, 3879643 ]
        },
        "col_out": {
          "direction": "output",
          "bits": [ 3877548, 3877543, 3877539, 3877535 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877463 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 3877531, 3877528, 3877525, 3877522, 3877519, 3877516, 3877513 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 3877486, 3877480, 3877475, 3877471 ]
        }
      },
      "cells": {
        "col_shift_reg_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:50.24-56.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877555 ],
            "CE": [ 3877550 ],
            "Q": [ 3877546 ],
            "F": [  ],
            "CLK": [ 3877554 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877534 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877579 ],
            "CE": [ 3877578 ],
            "Q": [ 3877582 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877580 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878157 ],
            "CE": [ 3877591 ],
            "Q": [ 3878158 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877580 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878181 ],
            "CE": [ 3878180 ],
            "Q": [ 3878184 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878182 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878652 ],
            "CE": [ 3878193 ],
            "Q": [ 3878653 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878182 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878676 ],
            "CE": [ 3878675 ],
            "Q": [ 3878357 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878677 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879135 ],
            "CE": [ 3878685 ],
            "Q": [ 3879136 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878677 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879159 ],
            "CE": [ 3879158 ],
            "Q": [ 3878360 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879160 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881500 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881499 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:50.24-56.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881710 ],
            "CE": [ 3877550 ],
            "Q": [ 3877538 ],
            "F": [  ],
            "CLK": [ 3877554 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877542 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C32_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881523 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881522 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881428 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881429 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881507 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881506 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881538 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881537 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881441 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881442 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881544 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881543 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881510 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881509 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881384 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881385 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:50.24-56.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881713 ],
            "CE": [ 3877550 ],
            "Q": [ 3877542 ],
            "F": [  ],
            "CLK": [ 3877554 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877546 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C32_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881529 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881528 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881395 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881396 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881376 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881377 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:22.5-90.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881823 ],
            "CE": [ 3881822 ],
            "Q": [ 3881825 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881824 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881413 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881414 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881476 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881474 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881418 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881419 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881504 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881502 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C32_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881532 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881531 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881423 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881424 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881433 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881434 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881535 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881534 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C34_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881490 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881489 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C34_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881484 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881483 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881436 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881437 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881403 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881404 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879645 ],
            "CE": [ 3879168 ],
            "Q": [ 3879646 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879160 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881461 ],
            "CE": [  ],
            "Q": [ 3881355 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881460 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881553 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881552 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881550 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881549 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C33_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881513 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881512 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C35_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881547 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881546 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C34_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881494 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881492 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881481 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881479 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C34_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881487 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881486 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881541 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881540 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881398 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881399 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C32_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881526 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881525 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C35_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881517 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881515 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:50.24-56.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881708 ],
            "CE": [ 3877550 ],
            "Q": [ 3877534 ],
            "F": [  ],
            "CLK": [ 3877554 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877538 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881390 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881391 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881371 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881372 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C32_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881520 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881519 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C33_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881477 ],
            "CE": [  ],
            "Q": [ 3881497 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881496 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881444 ],
            "CE": [  ],
            "Q": [ 3881408 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881409 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881303 ],
            "CLK": [  ],
            "D": [ 3880200 ],
            "C": [ 3880308 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881875 ],
            "CLK": [  ],
            "D": [ 3879341 ],
            "C": [ 3879344 ],
            "B": [ 3879352 ],
            "A": [ 3879330 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881203 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881202 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881304 ],
            "CLK": [  ],
            "D": [ 3880200 ],
            "C": [ 3880308 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881190 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT1_I0_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881673 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879344 ],
            "B": [ 3881883 ],
            "A": [ 3879337 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881189 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881308 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881185 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881836 ],
            "CLK": [  ],
            "D": [ 3877538 ],
            "C": [ 3877542 ],
            "B": [ 3877534 ],
            "A": [ 3877546 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881184 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878001 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878001 ],
            "CE": [ 3877585 ],
            "Q": [ 3877765 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877914 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878006 ],
            "CE": [ 3877585 ],
            "Q": [ 3877770 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877918 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878011 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878011 ],
            "CE": [ 3877585 ],
            "Q": [ 3877787 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877932 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878016 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878016 ],
            "CE": [ 3877585 ],
            "Q": [ 3877792 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877936 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878021 ],
            "CE": [ 3877585 ],
            "Q": [ 3877797 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877940 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878026 ],
            "CE": [ 3877585 ],
            "Q": [ 3877802 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877944 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878031 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878031 ],
            "CE": [ 3877585 ],
            "Q": [ 3877807 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877948 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878036 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878036 ],
            "CE": [ 3877585 ],
            "Q": [ 3877812 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877952 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878041 ],
            "CE": [ 3877585 ],
            "Q": [ 3877817 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877956 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878046 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878046 ],
            "CE": [ 3877585 ],
            "Q": [ 3877822 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877960 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877998 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877998 ],
            "CE": [ 3877585 ],
            "Q": [ 3877858 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877991 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878056 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878056 ],
            "CE": [ 3877585 ],
            "Q": [ 3877827 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877964 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878061 ],
            "CE": [ 3877585 ],
            "Q": [ 3877830 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877970 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878066 ],
            "CE": [ 3877585 ],
            "Q": [ 3877718 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877872 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878071 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878071 ],
            "CE": [ 3877585 ],
            "Q": [ 3877723 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877876 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878076 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878076 ],
            "CE": [ 3877585 ],
            "Q": [ 3877782 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877922 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878081 ],
            "CE": [ 3877585 ],
            "Q": [ 3877835 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877968 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878086 ],
            "CE": [ 3877585 ],
            "Q": [ 3877843 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877976 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878091 ],
            "CE": [ 3877585 ],
            "Q": [ 3877848 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877980 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878096 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878096 ],
            "CE": [ 3877585 ],
            "Q": [ 3877853 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877984 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878101 ],
            "CE": [ 3877585 ],
            "Q": [ 3877861 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877993 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878053 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878053 ],
            "CE": [ 3877585 ],
            "Q": [ 3877864 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877882 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878111 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878111 ],
            "CE": [ 3877585 ],
            "Q": [ 3877777 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877928 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878116 ],
            "CE": [ 3877585 ],
            "Q": [ 3877838 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877972 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878108 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878108 ],
            "CE": [ 3877585 ],
            "Q": [ 3877730 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877886 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878123 ],
            "CE": [ 3877585 ],
            "Q": [ 3877735 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877890 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878128 ],
            "CE": [ 3877585 ],
            "Q": [ 3877740 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877894 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878133 ],
            "CE": [ 3877585 ],
            "Q": [ 3877745 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877898 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878138 ],
            "CE": [ 3877585 ],
            "Q": [ 3877750 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877902 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878143 ],
            "CE": [ 3877585 ],
            "Q": [ 3877755 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877906 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878148 ],
            "CE": [ 3877585 ],
            "Q": [ 3877760 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877910 ],
            "A": [ 3877591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877995 ],
            "CE": [ 3877585 ],
            "Q": [ 3877711 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877989 ],
            "A": [ 3877591 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878158 ],
            "A": [ 3877580 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877587 ],
            "CLK": [  ],
            "D": [ 3878165 ],
            "C": [ 3878164 ],
            "B": [ 3878163 ],
            "A": [ 3878162 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877588 ],
            "CLK": [  ],
            "D": [ 3878170 ],
            "C": [ 3878169 ],
            "B": [ 3878168 ],
            "A": [ 3878167 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878170 ],
            "CLK": [  ],
            "D": [ 3877735 ],
            "C": [ 3877740 ],
            "B": [ 3877745 ],
            "A": [ 3877750 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878169 ],
            "CLK": [  ],
            "D": [ 3877711 ],
            "C": [ 3877858 ],
            "B": [ 3877864 ],
            "A": [ 3877730 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878168 ],
            "CLK": [  ],
            "D": [ 3877787 ],
            "C": [ 3877792 ],
            "B": [ 3877797 ],
            "A": [ 3877802 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878167 ],
            "CLK": [  ],
            "D": [ 3877755 ],
            "C": [ 3877760 ],
            "B": [ 3877765 ],
            "A": [ 3877770 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878165 ],
            "CLK": [  ],
            "D": [ 3877782 ],
            "C": [ 3877861 ],
            "B": [ 3877777 ],
            "A": [ 3877838 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [ 3877807 ],
            "C": [ 3877822 ],
            "B": [ 3877830 ],
            "A": [ 3877718 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878163 ],
            "CLK": [  ],
            "D": [ 3877723 ],
            "C": [ 3877827 ],
            "B": [ 3877817 ],
            "A": [ 3877812 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878162 ],
            "CLK": [  ],
            "D": [ 3877853 ],
            "C": [ 3877843 ],
            "B": [ 3877848 ],
            "A": [ 3877835 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878187 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878180 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878180 ],
            "CLK": [  ],
            "D": [ 3878193 ],
            "C": [ 3878192 ],
            "B": [ 3878190 ],
            "A": [ 3878189 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881245 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881280 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881881 ],
            "CLK": [  ],
            "D": [ 3881836 ],
            "C": [ 3879344 ],
            "B": [ 3878354 ],
            "A": [ 3879335 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881251 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881250 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881246 ],
            "CLK": [  ],
            "D": [ 3880206 ],
            "C": [ 3880220 ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878181 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878354 ],
            "CLK": [  ],
            "D": [ 3878360 ],
            "C": [ 3877582 ],
            "B": [ 3878357 ],
            "A": [ 3878184 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878496 ],
            "CE": [ 3878187 ],
            "Q": [ 3878251 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878409 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878501 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878501 ],
            "CE": [ 3878187 ],
            "Q": [ 3878256 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878413 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878506 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878506 ],
            "CE": [ 3878187 ],
            "Q": [ 3878273 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878427 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878511 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878511 ],
            "CE": [ 3878187 ],
            "Q": [ 3878278 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878431 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878516 ],
            "CE": [ 3878187 ],
            "Q": [ 3878283 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878435 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878521 ],
            "CE": [ 3878187 ],
            "Q": [ 3878288 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878439 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878526 ],
            "CE": [ 3878187 ],
            "Q": [ 3878293 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878443 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878531 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878531 ],
            "CE": [ 3878187 ],
            "Q": [ 3878298 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878447 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878536 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878536 ],
            "CE": [ 3878187 ],
            "Q": [ 3878303 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878451 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878541 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878541 ],
            "CE": [ 3878187 ],
            "Q": [ 3878308 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878455 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878493 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878493 ],
            "CE": [ 3878187 ],
            "Q": [ 3878344 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878486 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878551 ],
            "CE": [ 3878187 ],
            "Q": [ 3878313 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878459 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878556 ],
            "CE": [ 3878187 ],
            "Q": [ 3878316 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878465 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878561 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878561 ],
            "CE": [ 3878187 ],
            "Q": [ 3878204 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878367 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878566 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878566 ],
            "CE": [ 3878187 ],
            "Q": [ 3878209 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878371 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878571 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878571 ],
            "CE": [ 3878187 ],
            "Q": [ 3878268 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878417 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878576 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878576 ],
            "CE": [ 3878187 ],
            "Q": [ 3878321 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878463 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878581 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878581 ],
            "CE": [ 3878187 ],
            "Q": [ 3878329 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878471 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878586 ],
            "CE": [ 3878187 ],
            "Q": [ 3878334 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878475 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878591 ],
            "CE": [ 3878187 ],
            "Q": [ 3878339 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878479 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878596 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878596 ],
            "CE": [ 3878187 ],
            "Q": [ 3878347 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878488 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878548 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878548 ],
            "CE": [ 3878187 ],
            "Q": [ 3878350 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878377 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878606 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878606 ],
            "CE": [ 3878187 ],
            "Q": [ 3878263 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878423 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878611 ],
            "CE": [ 3878187 ],
            "Q": [ 3878324 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878467 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878603 ],
            "CE": [ 3878187 ],
            "Q": [ 3878216 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878381 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878618 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878618 ],
            "CE": [ 3878187 ],
            "Q": [ 3878221 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878385 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878623 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878623 ],
            "CE": [ 3878187 ],
            "Q": [ 3878226 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878389 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878628 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878628 ],
            "CE": [ 3878187 ],
            "Q": [ 3878231 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878393 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878633 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878633 ],
            "CE": [ 3878187 ],
            "Q": [ 3878236 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878397 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878638 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878638 ],
            "CE": [ 3878187 ],
            "Q": [ 3878241 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878401 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878643 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878643 ],
            "CE": [ 3878187 ],
            "Q": [ 3878246 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878405 ],
            "A": [ 3878193 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878490 ],
            "CE": [ 3878187 ],
            "Q": [ 3878197 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878484 ],
            "A": [ 3878193 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881950 ],
            "CE": [ 3881682 ],
            "Q": [ 3881854 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881748 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878652 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878193 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878653 ],
            "A": [ 3878182 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878189 ],
            "CLK": [  ],
            "D": [ 3878660 ],
            "C": [ 3878659 ],
            "B": [ 3878658 ],
            "A": [ 3878657 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878190 ],
            "CLK": [  ],
            "D": [ 3878665 ],
            "C": [ 3878664 ],
            "B": [ 3878663 ],
            "A": [ 3878662 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878665 ],
            "CLK": [  ],
            "D": [ 3878221 ],
            "C": [ 3878226 ],
            "B": [ 3878231 ],
            "A": [ 3878236 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878664 ],
            "CLK": [  ],
            "D": [ 3878197 ],
            "C": [ 3878344 ],
            "B": [ 3878350 ],
            "A": [ 3878216 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878663 ],
            "CLK": [  ],
            "D": [ 3878273 ],
            "C": [ 3878278 ],
            "B": [ 3878283 ],
            "A": [ 3878288 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878662 ],
            "CLK": [  ],
            "D": [ 3878241 ],
            "C": [ 3878246 ],
            "B": [ 3878251 ],
            "A": [ 3878256 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878660 ],
            "CLK": [  ],
            "D": [ 3878268 ],
            "C": [ 3878347 ],
            "B": [ 3878263 ],
            "A": [ 3878324 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878659 ],
            "CLK": [  ],
            "D": [ 3878293 ],
            "C": [ 3878308 ],
            "B": [ 3878316 ],
            "A": [ 3878204 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878658 ],
            "CLK": [  ],
            "D": [ 3878209 ],
            "C": [ 3878313 ],
            "B": [ 3878303 ],
            "A": [ 3878298 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878657 ],
            "CLK": [  ],
            "D": [ 3878339 ],
            "C": [ 3878329 ],
            "B": [ 3878334 ],
            "A": [ 3878321 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878679 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878675 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878675 ],
            "CLK": [  ],
            "D": [ 3878685 ],
            "C": [ 3878684 ],
            "B": [ 3878682 ],
            "A": [ 3878681 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878676 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878979 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878979 ],
            "CE": [ 3878679 ],
            "Q": [ 3878743 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878892 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878984 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878984 ],
            "CE": [ 3878679 ],
            "Q": [ 3878748 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878896 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878989 ],
            "CE": [ 3878679 ],
            "Q": [ 3878765 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878910 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878994 ],
            "CE": [ 3878679 ],
            "Q": [ 3878770 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878914 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878999 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878999 ],
            "CE": [ 3878679 ],
            "Q": [ 3878775 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878918 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879004 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879004 ],
            "CE": [ 3878679 ],
            "Q": [ 3878780 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878922 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879009 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879009 ],
            "CE": [ 3878679 ],
            "Q": [ 3878785 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878926 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879014 ],
            "CE": [ 3878679 ],
            "Q": [ 3878790 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878930 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879019 ],
            "CE": [ 3878679 ],
            "Q": [ 3878795 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878934 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879024 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879024 ],
            "CE": [ 3878679 ],
            "Q": [ 3878800 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878938 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878976 ],
            "CE": [ 3878679 ],
            "Q": [ 3878836 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878969 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879034 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879034 ],
            "CE": [ 3878679 ],
            "Q": [ 3878805 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878942 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879039 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879039 ],
            "CE": [ 3878679 ],
            "Q": [ 3878808 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878948 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879044 ],
            "CE": [ 3878679 ],
            "Q": [ 3878696 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878850 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879049 ],
            "CE": [ 3878679 ],
            "Q": [ 3878701 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878854 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879054 ],
            "CE": [ 3878679 ],
            "Q": [ 3878760 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878900 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879059 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879059 ],
            "CE": [ 3878679 ],
            "Q": [ 3878813 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878946 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879064 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879064 ],
            "CE": [ 3878679 ],
            "Q": [ 3878821 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878954 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879069 ],
            "CE": [ 3878679 ],
            "Q": [ 3878826 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878958 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879074 ],
            "CE": [ 3878679 ],
            "Q": [ 3878831 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878962 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879079 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879079 ],
            "CE": [ 3878679 ],
            "Q": [ 3878839 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878971 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879031 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879031 ],
            "CE": [ 3878679 ],
            "Q": [ 3878842 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878860 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879089 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879089 ],
            "CE": [ 3878679 ],
            "Q": [ 3878755 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878906 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879094 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879094 ],
            "CE": [ 3878679 ],
            "Q": [ 3878816 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878950 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879086 ],
            "CE": [ 3878679 ],
            "Q": [ 3878708 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878864 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879101 ],
            "CE": [ 3878679 ],
            "Q": [ 3878713 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878868 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879106 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879106 ],
            "CE": [ 3878679 ],
            "Q": [ 3878718 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878872 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879111 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879111 ],
            "CE": [ 3878679 ],
            "Q": [ 3878723 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878876 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879116 ],
            "CE": [ 3878679 ],
            "Q": [ 3878728 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878880 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879121 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879121 ],
            "CE": [ 3878679 ],
            "Q": [ 3878733 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878884 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879126 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879126 ],
            "CE": [ 3878679 ],
            "Q": [ 3878738 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878888 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878973 ],
            "CE": [ 3878679 ],
            "Q": [ 3878689 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878967 ],
            "A": [ 3878685 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879135 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878685 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879136 ],
            "A": [ 3878677 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878681 ],
            "CLK": [  ],
            "D": [ 3879143 ],
            "C": [ 3879142 ],
            "B": [ 3879141 ],
            "A": [ 3879140 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878682 ],
            "CLK": [  ],
            "D": [ 3879148 ],
            "C": [ 3879147 ],
            "B": [ 3879146 ],
            "A": [ 3879145 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879148 ],
            "CLK": [  ],
            "D": [ 3878713 ],
            "C": [ 3878718 ],
            "B": [ 3878723 ],
            "A": [ 3878728 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879147 ],
            "CLK": [  ],
            "D": [ 3878689 ],
            "C": [ 3878836 ],
            "B": [ 3878842 ],
            "A": [ 3878708 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879146 ],
            "CLK": [  ],
            "D": [ 3878765 ],
            "C": [ 3878770 ],
            "B": [ 3878775 ],
            "A": [ 3878780 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879145 ],
            "CLK": [  ],
            "D": [ 3878733 ],
            "C": [ 3878738 ],
            "B": [ 3878743 ],
            "A": [ 3878748 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879143 ],
            "CLK": [  ],
            "D": [ 3878760 ],
            "C": [ 3878839 ],
            "B": [ 3878755 ],
            "A": [ 3878816 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879142 ],
            "CLK": [  ],
            "D": [ 3878785 ],
            "C": [ 3878800 ],
            "B": [ 3878808 ],
            "A": [ 3878696 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [ 3878813 ],
            "C": [ 3878821 ],
            "B": [ 3878826 ],
            "A": [ 3878831 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879140 ],
            "CLK": [  ],
            "D": [ 3878790 ],
            "C": [ 3878795 ],
            "B": [ 3878805 ],
            "A": [ 3878701 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879162 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879158 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879158 ],
            "CLK": [  ],
            "D": [ 3879168 ],
            "C": [ 3879167 ],
            "B": [ 3879165 ],
            "A": [ 3879164 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879159 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877550 ],
            "CLK": [  ],
            "D": [ 3877582 ],
            "C": [ 3878357 ],
            "B": [ 3878184 ],
            "A": [ 3878360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879330 ],
            "CLK": [  ],
            "D": [ 3878184 ],
            "C": [ 3877582 ],
            "B": [ 3878357 ],
            "A": [ 3878360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879335 ],
            "CLK": [  ],
            "D": [ 3878357 ],
            "C": [ 3877582 ],
            "B": [ 3878184 ],
            "A": [ 3878360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879337 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878354 ],
            "A": [ 3879330 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879340 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879344 ],
            "B": [ 3879341 ],
            "A": [ 3879335 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879346 ],
            "CLK": [  ],
            "D": [ 3877542 ],
            "C": [ 3877538 ],
            "B": [ 3877534 ],
            "A": [ 3877546 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879341 ],
            "CLK": [  ],
            "D": [ 3877582 ],
            "C": [ 3878357 ],
            "B": [ 3878184 ],
            "A": [ 3878360 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879352 ],
            "CLK": [  ],
            "D": [ 3877546 ],
            "C": [ 3877542 ],
            "B": [ 3877538 ],
            "A": [ 3877534 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879344 ],
            "CLK": [  ],
            "D": [ 3877534 ],
            "C": [ 3877542 ],
            "B": [ 3877538 ],
            "A": [ 3877546 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879489 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879489 ],
            "CE": [ 3879162 ],
            "Q": [ 3879226 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879402 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879494 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879494 ],
            "CE": [ 3879162 ],
            "Q": [ 3879231 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879406 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879499 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879499 ],
            "CE": [ 3879162 ],
            "Q": [ 3879248 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879420 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879504 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879504 ],
            "CE": [ 3879162 ],
            "Q": [ 3879253 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879424 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879509 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879509 ],
            "CE": [ 3879162 ],
            "Q": [ 3879258 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879428 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879514 ],
            "CE": [ 3879162 ],
            "Q": [ 3879263 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879432 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879519 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879519 ],
            "CE": [ 3879162 ],
            "Q": [ 3879268 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879436 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879524 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879524 ],
            "CE": [ 3879162 ],
            "Q": [ 3879273 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879440 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879529 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879529 ],
            "CE": [ 3879162 ],
            "Q": [ 3879278 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879444 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879534 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879534 ],
            "CE": [ 3879162 ],
            "Q": [ 3879283 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879448 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879486 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879486 ],
            "CE": [ 3879162 ],
            "Q": [ 3879319 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879479 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879544 ],
            "CE": [ 3879162 ],
            "Q": [ 3879288 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879452 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879549 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879549 ],
            "CE": [ 3879162 ],
            "Q": [ 3879291 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879458 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879554 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879554 ],
            "CE": [ 3879162 ],
            "Q": [ 3879179 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879360 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879559 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879559 ],
            "CE": [ 3879162 ],
            "Q": [ 3879184 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879364 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879564 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879564 ],
            "CE": [ 3879162 ],
            "Q": [ 3879243 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879410 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879569 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879569 ],
            "CE": [ 3879162 ],
            "Q": [ 3879296 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879456 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879574 ],
            "CE": [ 3879162 ],
            "Q": [ 3879304 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879464 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879579 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879579 ],
            "CE": [ 3879162 ],
            "Q": [ 3879309 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879468 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879584 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879584 ],
            "CE": [ 3879162 ],
            "Q": [ 3879314 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879472 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879589 ],
            "CE": [ 3879162 ],
            "Q": [ 3879322 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879481 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879541 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879541 ],
            "CE": [ 3879162 ],
            "Q": [ 3879325 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879370 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879599 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879599 ],
            "CE": [ 3879162 ],
            "Q": [ 3879238 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879416 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879604 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879604 ],
            "CE": [ 3879162 ],
            "Q": [ 3879299 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879460 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879596 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879596 ],
            "CE": [ 3879162 ],
            "Q": [ 3879191 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879374 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879611 ],
            "CE": [ 3879162 ],
            "Q": [ 3879196 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879378 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879616 ],
            "CE": [ 3879162 ],
            "Q": [ 3879201 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879382 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879621 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879621 ],
            "CE": [ 3879162 ],
            "Q": [ 3879206 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879386 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879626 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879626 ],
            "CE": [ 3879162 ],
            "Q": [ 3879211 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879390 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879631 ],
            "CE": [ 3879162 ],
            "Q": [ 3879216 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879394 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879636 ],
            "CE": [ 3879162 ],
            "Q": [ 3879221 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879398 ],
            "A": [ 3879168 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879483 ],
            "CE": [ 3879162 ],
            "Q": [ 3879172 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879477 ],
            "A": [ 3879168 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879645 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879646 ],
            "A": [ 3879160 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879164 ],
            "CLK": [  ],
            "D": [ 3879653 ],
            "C": [ 3879652 ],
            "B": [ 3879651 ],
            "A": [ 3879650 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879165 ],
            "CLK": [  ],
            "D": [ 3879658 ],
            "C": [ 3879657 ],
            "B": [ 3879656 ],
            "A": [ 3879655 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879658 ],
            "CLK": [  ],
            "D": [ 3879196 ],
            "C": [ 3879201 ],
            "B": [ 3879206 ],
            "A": [ 3879211 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879657 ],
            "CLK": [  ],
            "D": [ 3879172 ],
            "C": [ 3879319 ],
            "B": [ 3879325 ],
            "A": [ 3879191 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879656 ],
            "CLK": [  ],
            "D": [ 3879248 ],
            "C": [ 3879253 ],
            "B": [ 3879258 ],
            "A": [ 3879263 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879655 ],
            "CLK": [  ],
            "D": [ 3879216 ],
            "C": [ 3879221 ],
            "B": [ 3879226 ],
            "A": [ 3879231 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879653 ],
            "CLK": [  ],
            "D": [ 3879243 ],
            "C": [ 3879322 ],
            "B": [ 3879238 ],
            "A": [ 3879299 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879652 ],
            "CLK": [  ],
            "D": [ 3879268 ],
            "C": [ 3879283 ],
            "B": [ 3879291 ],
            "A": [ 3879179 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879651 ],
            "CLK": [  ],
            "D": [ 3879288 ],
            "C": [ 3879184 ],
            "B": [ 3879273 ],
            "A": [ 3879278 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879650 ],
            "CLK": [  ],
            "D": [ 3879314 ],
            "C": [ 3879296 ],
            "B": [ 3879304 ],
            "A": [ 3879309 ]
          }
        },
        "display_inst.anodo_o_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879668 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877478 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879679 ],
            "A": [ 3879678 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877474 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879678 ],
            "A": [ 3879679 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877478 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879679 ],
            "A": [ 3879678 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879679 ],
            "A": [ 3879678 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879684 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879686 ],
            "A": [ 3877483 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879703 ],
            "B": [ 3879702 ],
            "A": [ 3879700 ]
          }
        },
        "display_inst.anodo_o_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877478 ],
            "A": [ 3879706 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879708 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879711 ],
            "B": [ 3879710 ],
            "A": [ 3877474 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879720 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879703 ],
            "B": [ 3879726 ],
            "A": [ 3879724 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879706 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879703 ],
            "B": [ 3879731 ],
            "A": [ 3879730 ]
          }
        },
        "fsm_input_inst.key_pressed_prev_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881699 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "fsm_input_inst.key_pressed_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881699 ],
            "CE": [  ],
            "Q": [ 3881701 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879741 ],
            "CLK": [  ],
            "D": [ 3879765 ],
            "C": [ 3879763 ],
            "B": [ 3879753 ],
            "A": [ 3879749 ]
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881683 ],
            "CE": [ 3881682 ],
            "Q": [ 3881675 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881677 ],
            "B": [ 3881675 ],
            "A": [ 3881673 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879769 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879770 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879765 ]
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881683 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879799 ],
            "CLK": [  ],
            "D": [ 3879816 ],
            "C": [ 3879811 ],
            "B": [ 3879809 ],
            "A": [ 3879805 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879809 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879832 ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879800 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879816 ],
            "A": [ 3879811 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879844 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879849 ],
            "A": [ 3879846 ]
          }
        },
        "fsm_input_inst.next_state_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881662 ],
            "CE": [ 3881655 ],
            "Q": [ 3881665 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881665 ]
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881686 ],
            "CE": [ 3881682 ],
            "Q": [ 3881677 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881677 ],
            "A": [ 3881673 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879859 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881686 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879872 ],
            "CLK": [  ],
            "D": [ 3879849 ],
            "C": [ 3879879 ],
            "B": [ 3879846 ],
            "A": [ 3879876 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879882 ],
            "CLK": [  ],
            "D": [ 3877478 ],
            "C": [ 3879706 ],
            "B": [ 3879736 ],
            "A": [ 3879884 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879888 ],
            "CLK": [  ],
            "D": [ 3877474 ],
            "C": [ 3879703 ],
            "B": [ 3879890 ],
            "A": [ 3879889 ]
          }
        },
        "fsm_input_inst.next_state_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881656 ],
            "CE": [ 3881655 ],
            "Q": [ 3881659 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881665 ],
            "A": [ 3881659 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879908 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879700 ],
            "B": [ 3879730 ],
            "A": [ 3879724 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879700 ],
            "B": [ 3879730 ],
            "A": [ 3879724 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879913 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879700 ],
            "B": [ 3879730 ],
            "A": [ 3879724 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879700 ],
            "B": [ 3879730 ],
            "A": [ 3879724 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881970 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881656 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879926 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879726 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881902 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881902 ],
            "CE": [  ],
            "Q": [ 3881786 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881851 ],
            "A": [ 3881786 ]
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881659 ],
            "B": [ 3881677 ],
            "A": [ 3881675 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879941 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879793 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879942 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879854 ],
            "B": [ 3879844 ],
            "A": [ 3879945 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879702 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879710 ],
            "B": [ 3879787 ],
            "A": [ 3879788 ]
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881669 ],
            "CLK": [  ],
            "D": [ 3881659 ],
            "C": [ 3881677 ],
            "B": [ 3881675 ],
            "A": [ 3881673 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879959 ],
            "CLK": [  ],
            "D": [ 3879974 ],
            "C": [ 3879970 ],
            "B": [ 3879966 ],
            "A": [ 3879964 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879974 ],
            "A": [ 3879970 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881288 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879990 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881662 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881710 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880002 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880003 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881907 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881631 ],
            "CE": [ 3881629 ],
            "Q": [ 3877554 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877554 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880023 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880024 ],
            "CLK": [  ],
            "D": [ 3880027 ],
            "C": [ 3879970 ],
            "B": [ 3879964 ],
            "A": [ 3879966 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881646 ],
            "CLK": [  ],
            "D": [ 3881535 ],
            "C": [ 3881538 ],
            "B": [ 3881541 ],
            "A": [ 3881544 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880032 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880033 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880027 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881649 ],
            "CLK": [  ],
            "D": [ 3881547 ],
            "C": [ 3881550 ],
            "B": [ 3881553 ],
            "A": [ 3881490 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880038 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880027 ],
            "A": [ 3879970 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881645 ],
            "CLK": [  ],
            "D": [ 3881649 ],
            "C": [ 3881476 ],
            "B": [ 3881481 ],
            "A": [ 3881517 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT5_I1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880042 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881644 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881263 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881636 ],
            "CLK": [  ],
            "D": [ 3881497 ],
            "C": [ 3881500 ],
            "B": [ 3881507 ],
            "A": [ 3881523 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880055 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881637 ],
            "CLK": [  ],
            "D": [ 3881532 ],
            "C": [ 3881529 ],
            "B": [ 3881526 ],
            "A": [ 3881520 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880060 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881639 ],
            "CLK": [  ],
            "D": [ 3881513 ],
            "C": [ 3881510 ],
            "B": [ 3881487 ],
            "A": [ 3881484 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880067 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881708 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881635 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881504 ],
            "B": [ 3881494 ],
            "A": [ 3881639 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880073 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880084 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881629 ],
            "CLK": [  ],
            "D": [ 3881637 ],
            "C": [ 3881636 ],
            "B": [ 3881635 ],
            "A": [ 3881634 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880087 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880088 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881477 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877499 ],
            "A": [ 3881629 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880099 ],
            "CLK": [  ],
            "D": [ 3880084 ],
            "C": [ 3880112 ],
            "B": [ 3880108 ],
            "A": [ 3880104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880100 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880117 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880050 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880112 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880051 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880135 ],
            "CLK": [  ],
            "D": [ 3880112 ],
            "C": [ 3880084 ],
            "B": [ 3880108 ],
            "A": [ 3880104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879765 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880150 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880155 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880156 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880162 ],
            "CLK": [  ],
            "D": [ 3879765 ],
            "C": [ 3879763 ],
            "B": [ 3879753 ],
            "A": [ 3879749 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880169 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880175 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880176 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880046 ],
            "CLK": [  ],
            "D": [ 3879703 ],
            "C": [ 3879673 ],
            "B": [ 3879702 ],
            "A": [ 3879700 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880047 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880188 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879673 ],
            "A": [ 3879720 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880189 ],
            "CLK": [  ],
            "D": [ 3879673 ],
            "C": [ 3879720 ],
            "B": [ 3879884 ],
            "A": [ 3879736 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880193 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880198 ],
            "CLK": [  ],
            "D": [ 3879900 ],
            "C": [ 3879933 ],
            "B": [ 3879884 ],
            "A": [ 3879673 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880199 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881259 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880208 ],
            "CLK": [  ],
            "D": [ 3880048 ],
            "C": [ 3879673 ],
            "B": [ 3879884 ],
            "A": [ 3879736 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880209 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880048 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880213 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880214 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881907 ],
            "CE": [  ],
            "Q": [ 3881792 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881854 ],
            "A": [ 3881792 ]
          }
        },
        "scanner_inst.key_value_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881765 ],
            "CLK": [  ],
            "D": [ 3879337 ],
            "C": [ 3881768 ],
            "B": [ 3879346 ],
            "A": [ 3879335 ]
          }
        },
        "scanner_inst.key_value_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880236 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880237 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881912 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880271 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880272 ],
            "CLK": [  ],
            "D": [ 3879763 ],
            "C": [ 3879753 ],
            "B": [ 3879765 ],
            "A": [ 3879749 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880276 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880277 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879763 ]
          }
        },
        "storage_inst.B_DFFC_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880288 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880289 ],
            "CLK": [  ],
            "D": [ 3879753 ],
            "C": [ 3879763 ],
            "B": [ 3879765 ],
            "A": [ 3879749 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879753 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880299 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879749 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880303 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880304 ],
            "CLK": [  ],
            "D": [ 3879749 ],
            "C": [ 3879763 ],
            "B": [ 3879765 ],
            "A": [ 3879753 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881912 ],
            "CE": [  ],
            "Q": [ 3881798 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881849 ],
            "A": [ 3881798 ]
          }
        },
        "storage_inst.B_DFFC_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881775 ],
            "CE": [  ],
            "Q": [ 3879867 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881779 ],
            "A": [ 3879867 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880314 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880320 ],
            "CLK": [  ],
            "D": [ 3880112 ],
            "C": [ 3880084 ],
            "B": [ 3880108 ],
            "A": [ 3880104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880328 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.B_DFFC_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881782 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880344 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880345 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880349 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880350 ],
            "CLK": [  ],
            "D": [ 3880104 ],
            "C": [ 3880084 ],
            "B": [ 3880108 ],
            "A": [ 3880112 ]
          }
        },
        "storage_inst.B_DFFC_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881782 ],
            "CE": [  ],
            "Q": [ 3880638 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881786 ],
            "A": [ 3880638 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880358 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880362 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880363 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880376 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880381 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880382 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879749 ]
          }
        },
        "storage_inst.B_DFFC_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881788 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880395 ],
            "CLK": [  ],
            "D": [ 3879749 ],
            "C": [ 3879753 ],
            "B": [ 3879763 ],
            "A": [ 3879765 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880411 ],
            "CLK": [  ],
            "D": [ 3879974 ],
            "C": [ 3879966 ],
            "B": [ 3879970 ],
            "A": [ 3879964 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880412 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879974 ],
            "A": [ 3879966 ]
          }
        },
        "storage_inst.B_DFFC_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881788 ],
            "CE": [  ],
            "Q": [ 3879832 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881792 ],
            "A": [ 3879832 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880425 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880426 ],
            "CLK": [  ],
            "D": [ 3880436 ],
            "C": [ 3879966 ],
            "B": [ 3879970 ],
            "A": [ 3880430 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880438 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880439 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880436 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880443 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880430 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880448 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880449 ],
            "CLK": [  ],
            "D": [ 3880430 ],
            "C": [ 3880436 ],
            "B": [ 3879970 ],
            "A": [ 3879966 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880027 ],
            "CLK": [  ],
            "D": [ 3879889 ],
            "C": [ 3879710 ],
            "B": [ 3879787 ],
            "A": [ 3879788 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881917 ],
            "CE": [  ],
            "Q": [ 3881804 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881846 ],
            "A": [ 3881804 ]
          }
        },
        "storage_inst.B_DFFC_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881794 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880478 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.B_DFFC_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881794 ],
            "CE": [  ],
            "Q": [ 3880436 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881798 ],
            "A": [ 3880436 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880491 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880492 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880497 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880507 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880512 ],
            "CLK": [  ],
            "D": [ 3879811 ],
            "C": [ 3879805 ],
            "B": [ 3879832 ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880513 ],
            "CLK": [  ],
            "D": [ 3879811 ],
            "C": [ 3879805 ],
            "B": [ 3879832 ],
            "A": [ 3879822 ]
          }
        },
        "storage_inst.B_DFFC_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881800 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880525 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879811 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879811 ]
          }
        },
        "storage_inst.B_DFFC_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881800 ],
            "CE": [  ],
            "Q": [ 3879763 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881804 ],
            "A": [ 3879763 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880539 ],
            "CLK": [  ],
            "D": [ 3879805 ],
            "C": [ 3879832 ],
            "B": [ 3879811 ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880543 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879805 ]
          }
        },
        "storage_inst.B_DFFC_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880564 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880565 ],
            "CLK": [  ],
            "D": [ 3879832 ],
            "C": [ 3879805 ],
            "B": [ 3879811 ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880569 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880570 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879832 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881461 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880577 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880578 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881470 ],
            "CLK": [  ],
            "D": [ 3881395 ],
            "C": [ 3881398 ],
            "B": [ 3881371 ],
            "A": [ 3881376 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880582 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880583 ],
            "CLK": [  ],
            "D": [ 3879822 ],
            "C": [ 3879832 ],
            "B": [ 3879811 ],
            "A": [ 3879805 ]
          }
        },
        "storage_inst.B_DFFC_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881806 ],
            "CE": [  ],
            "Q": [ 3880084 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881810 ],
            "A": [ 3880084 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881464 ],
            "CLK": [  ],
            "D": [ 3881470 ],
            "C": [ 3881441 ],
            "B": [ 3881384 ],
            "A": [ 3881390 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880612 ],
            "CLK": [  ],
            "D": [ 3880638 ],
            "C": [ 3880628 ],
            "B": [ 3880624 ],
            "A": [ 3880620 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881465 ],
            "CLK": [  ],
            "D": [ 3881408 ],
            "C": [ 3881413 ],
            "B": [ 3881418 ],
            "A": [ 3881423 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880640 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880641 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880638 ]
          }
        },
        "storage_inst.B_DFFC_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881466 ],
            "CLK": [  ],
            "D": [ 3881428 ],
            "C": [ 3881433 ],
            "B": [ 3881436 ],
            "A": [ 3881403 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880652 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880653 ],
            "CLK": [  ],
            "D": [ 3880628 ],
            "C": [ 3880638 ],
            "B": [ 3880624 ],
            "A": [ 3880620 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881460 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881466 ],
            "B": [ 3881465 ],
            "A": [ 3881464 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880657 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880658 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880628 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877499 ],
            "A": [ 3881460 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880662 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880663 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880620 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880667 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880668 ],
            "CLK": [  ],
            "D": [ 3880620 ],
            "C": [ 3880638 ],
            "B": [ 3880624 ],
            "A": [ 3880628 ]
          }
        },
        "storage_inst.B_DFFC_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881812 ],
            "CE": [  ],
            "Q": [ 3879686 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881816 ],
            "A": [ 3879686 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880683 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880684 ],
            "CLK": [  ],
            "D": [ 3880624 ],
            "C": [ 3880638 ],
            "B": [ 3880628 ],
            "A": [ 3880620 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880688 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880689 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880624 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879791 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879854 ],
            "B": [ 3879844 ],
            "A": [ 3879945 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881922 ],
            "CE": [  ],
            "Q": [ 3881810 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881859 ],
            "A": [ 3881810 ]
          }
        },
        "storage_inst.B_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881772 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880714 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880718 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880719 ],
            "CLK": [  ],
            "D": [ 3879849 ],
            "C": [ 3879846 ],
            "B": [ 3879879 ],
            "A": [ 3879876 ]
          }
        },
        "storage_inst.B_DFFC_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881772 ],
            "CE": [  ],
            "Q": [ 3880768 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881820 ],
            "A": [ 3880768 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880726 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880731 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880732 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880745 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879876 ],
            "A": [ 3879846 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880748 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879846 ],
            "B": [ 3880768 ],
            "A": [ 3879879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880785 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880789 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880790 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881827 ],
            "A": [ 3881701 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880797 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880798 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879876 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880802 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880803 ],
            "CLK": [  ],
            "D": [ 3879876 ],
            "C": [ 3879849 ],
            "B": [ 3879867 ],
            "A": [ 3879879 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881823 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880816 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880817 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881682 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881824 ],
            "B": [ 3881673 ],
            "A": [ 3881701 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880829 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880830 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880834 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880835 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881824 ],
            "CLK": [  ],
            "D": [ 3881831 ],
            "C": [ 3881701 ],
            "B": [ 3877550 ],
            "A": [ 3881827 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880845 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880851 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881827 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3881768 ],
            "A": [ 3879344 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880858 ],
            "CLK": [  ],
            "D": [ 3879879 ],
            "C": [ 3879849 ],
            "B": [ 3879867 ],
            "A": [ 3879876 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880859 ],
            "CLK": [  ],
            "D": [ 3879879 ],
            "C": [ 3879849 ],
            "B": [ 3879867 ],
            "A": [ 3879876 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880863 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880864 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879879 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881927 ],
            "CE": [  ],
            "Q": [ 3881816 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881843 ],
            "A": [ 3881816 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881831 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879340 ],
            "B": [ 3879337 ],
            "A": [ 3879344 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881835 ],
            "CLK": [  ],
            "D": [ 3881831 ],
            "C": [ 3879330 ],
            "B": [ 3879346 ],
            "A": [ 3881836 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880887 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880888 ],
            "CLK": [  ],
            "D": [ 3879805 ],
            "C": [ 3879832 ],
            "B": [ 3879811 ],
            "A": [ 3879822 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879805 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881752 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881846 ],
            "B": [ 3881843 ],
            "A": [ 3881835 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880903 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880908 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881747 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881846 ],
            "B": [ 3881843 ],
            "A": [ 3881835 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880916 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881894 ],
            "CE": [  ],
            "Q": [ 3881820 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881935 ],
            "A": [ 3881820 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881851 ],
            "A": [ 3881849 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880940 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880941 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880945 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880946 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881735 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881854 ],
            "A": [ 3881846 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880958 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880959 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881849 ],
            "A": [ 3881859 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880970 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881357 ],
            "CE": [ 3881355 ],
            "Q": [ 3879678 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879679 ],
            "A": [ 3879678 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880974 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880975 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881753 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881859 ],
            "A": [ 3881861 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880982 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880983 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881361 ],
            "CE": [ 3881355 ],
            "Q": [ 3879679 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879679 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880987 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880988 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881759 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881843 ],
            "A": [ 3881863 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881001 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881002 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881865 ],
            "A": [ 3881854 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881351 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881015 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881350 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881734 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881851 ],
            "A": [ 3881849 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881264 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881030 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880339 ],
            "A": [ 3880186 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881031 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880339 ],
            "A": [ 3880186 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881346 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881036 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880339 ],
            "A": [ 3880186 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881854 ],
            "A": [ 3881846 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881345 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881043 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881940 ],
            "CE": [ 3881682 ],
            "Q": [ 3881865 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881736 ],
            "A": [ 3881673 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881849 ],
            "A": [ 3881859 ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881897 ],
            "CE": [  ],
            "Q": [ 3881779 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [ 3881780 ],
            "B": [ 3881865 ],
            "A": [ 3881779 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881062 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881063 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881067 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881068 ],
            "CLK": [  ],
            "D": [ 3880225 ],
            "C": [ 3880241 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881859 ],
            "A": [ 3881861 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881337 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881075 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881076 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881825 ],
            "B": [ 3881673 ],
            "A": [ 3881701 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881080 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881096 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881097 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881287 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_B_DFFC_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881109 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881110 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881326 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881330 ],
            "I0": [ 3881329 ]
          }
        },
        "catodo_po_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877524 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880897 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880901 ],
            "I0": [ 3880900 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881213 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881214 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880219 ],
            "SEL": [ 3880312 ],
            "I1": [ 3880325 ],
            "I0": [ 3880324 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880337 ],
            "SEL": [ 3880251 ],
            "I1": [ 3880342 ],
            "I0": [ 3880341 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880338 ],
            "SEL": [ 3880251 ],
            "I1": [ 3880355 ],
            "I0": [ 3880354 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880370 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880374 ],
            "I0": [ 3880373 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881086 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881102 ],
            "I0": [ 3881101 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881309 ],
            "CLK": [  ],
            "D": [ 3880200 ],
            "C": [ 3880308 ],
            "B": [ 3880206 ],
            "A": [ 3880220 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881117 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881121 ],
            "I0": [ 3881120 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881118 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881134 ],
            "I0": [ 3881133 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881025 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881041 ],
            "I0": [ 3881040 ]
          }
        },
        "catodo_po_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877527 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881057 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881073 ],
            "I0": [ 3881072 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881056 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881060 ],
            "I0": [ 3881059 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880225 ],
            "SEL": [ 3879708 ],
            "I1": [ 3880224 ],
            "I0": [ 3880223 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879330 ],
            "A": [ 3879344 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879980 ],
            "SEL": [ 3879961 ],
            "I1": [ 3880013 ],
            "I0": [ 3880012 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880339 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880338 ],
            "I0": [ 3880337 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877530 ],
            "SEL": [ 3880339 ],
            "I1": [ 3881237 ],
            "I0": [ 3881236 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880869 ],
            "SEL": [ 3880536 ],
            "I1": [ 3880885 ],
            "I0": [ 3880884 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880308 ],
            "SEL": [ 3880253 ],
            "I1": [ 3880093 ],
            "I0": [ 3880123 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880241 ],
            "SEL": [ 3880242 ],
            "I1": [ 3880133 ],
            "I0": [ 3880147 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881768 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879352 ],
            "A": [ 3881836 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880928 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881298 ],
            "I0": [ 3881297 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881226 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880108 ],
            "SEL": [ 3880265 ],
            "I1": [ 3880264 ],
            "I0": [ 3880263 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880206 ],
            "SEL": [ 3879684 ],
            "I1": [ 3880205 ],
            "I0": [ 3880204 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880223 ],
            "SEL": [ 3879717 ],
            "I1": [ 3879671 ],
            "I0": [ 3880043 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880224 ],
            "SEL": [ 3879717 ],
            "I1": [ 3880229 ],
            "I0": [ 3880228 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881227 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880929 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881327 ],
            "I0": [ 3881326 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880225 ],
            "A": [ 3880241 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "catodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877521 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881240 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881256 ],
            "I0": [ 3881255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879933 ],
            "SEL": [ 3879673 ],
            "I1": [ 3879932 ],
            "I0": [ 3879931 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880707 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880724 ],
            "I0": [ 3880723 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879703 ],
            "SEL": [ 3879981 ],
            "I1": [ 3879980 ],
            "I0": [ 3879979 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880840 ],
            "SEL": [ 3880749 ],
            "I1": [ 3880856 ],
            "I0": [ 3880855 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879938 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880164 ],
            "I0": [ 3880170 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879936 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880177 ],
            "I0": [ 3880056 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880186 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880185 ],
            "I0": [ 3880184 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880367 ],
            "SEL": [ 3880265 ],
            "I1": [ 3880371 ],
            "I0": [ 3880370 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880312 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880368 ],
            "I0": [ 3880367 ]
          }
        },
        "storage_inst.load_value_LUT3_I2_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881780 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881665 ],
            "B": [ 3881659 ],
            "A": [ 3881891 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881268 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881272 ],
            "I0": [ 3881271 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880123 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880101 ],
            "I0": [ 3880119 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880147 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880137 ],
            "I0": [ 3880143 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880133 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880052 ],
            "I0": [ 3880129 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879939 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880151 ],
            "I0": [ 3880157 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881179 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881195 ],
            "I0": [ 3881194 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879726 ],
            "SEL": [ 3879710 ],
            "I1": [ 3880470 ],
            "I0": [ 3880469 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880839 ],
            "SEL": [ 3880749 ],
            "I1": [ 3880843 ],
            "I0": [ 3880842 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881197 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880811 ],
            "SEL": [ 3880749 ],
            "I1": [ 3880827 ],
            "I0": [ 3880826 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880620 ],
            "SEL": [ 3879846 ],
            "I1": [ 3880808 ],
            "I0": [ 3880807 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877579 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881237 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881269 ],
            "I0": [ 3881268 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880810 ],
            "SEL": [ 3880749 ],
            "I1": [ 3880814 ],
            "I0": [ 3880813 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879765 ],
            "SEL": [ 3880419 ],
            "I1": [ 3880418 ],
            "I0": [ 3880417 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880104 ],
            "SEL": [ 3880286 ],
            "I1": [ 3880285 ],
            "I0": [ 3880284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880112 ],
            "SEL": [ 3880269 ],
            "I1": [ 3880268 ],
            "I0": [ 3880267 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881171 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877518 ],
            "SEL": [ 3880206 ],
            "I1": [ 3880993 ],
            "I0": [ 3880992 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881298 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881314 ],
            "I0": [ 3881313 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880218 ],
            "SEL": [ 3880312 ],
            "I1": [ 3880311 ],
            "I0": [ 3880310 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879753 ],
            "SEL": [ 3880423 ],
            "I1": [ 3880422 ],
            "I0": [ 3880421 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877521 ],
            "SEL": [ 3880339 ],
            "I1": [ 3881054 ],
            "I0": [ 3881053 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881297 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881301 ],
            "I0": [ 3881300 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881085 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881089 ],
            "I0": [ 3881088 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881269 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881285 ],
            "I0": [ 3881284 ]
          }
        },
        "catodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877512 ],
            "PAD": [  ]
          }
        },
        "booth_multiplier_inst.rst_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "../design/module_top.v:3.17-3.20",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877499 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880472 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880476 ],
            "I0": [ 3880475 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881124 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877524 ],
            "SEL": [ 3880339 ],
            "I1": [ 3881115 ],
            "I0": [ 3881114 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881207 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881211 ],
            "I0": [ 3881210 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880706 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880711 ],
            "I0": [ 3880710 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877527 ],
            "SEL": [ 3880339 ],
            "I1": [ 3881176 ],
            "I0": [ 3881175 ]
          }
        },
        "catodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877518 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880470 ],
            "SEL": [ 3879802 ],
            "I1": [ 3880502 ],
            "I0": [ 3880501 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879787 ],
            "SEL": [ 3880678 ],
            "I1": [ 3880681 ],
            "I0": [ 3880680 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877512 ],
            "SEL": [ 3880339 ],
            "I1": [ 3880929 ],
            "I0": [ 3880928 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880473 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880489 ],
            "I0": [ 3880488 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880624 ],
            "SEL": [ 3879846 ],
            "I1": [ 3880704 ],
            "I0": [ 3880703 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877515 ],
            "SEL": [ 3880339 ],
            "I1": [ 3880932 ],
            "I0": [ 3880931 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879822 ],
            "SEL": [ 3880650 ],
            "I1": [ 3880649 ],
            "I0": [ 3880648 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881414 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881413 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880704 ],
            "SEL": [ 3880746 ],
            "I1": [ 3880795 ],
            "I0": [ 3880794 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881128 ],
            "CLK": [  ],
            "D": [ 3880220 ],
            "C": [ 3880206 ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879805 ],
            "SEL": [ 3880609 ],
            "I1": [ 3880608 ],
            "I0": [ 3880607 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880501 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880505 ],
            "I0": [ 3880504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879811 ],
            "SEL": [ 3880605 ],
            "I1": [ 3880604 ],
            "I0": [ 3880603 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880703 ],
            "SEL": [ 3880746 ],
            "I1": [ 3880782 ],
            "I0": [ 3880781 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881137 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881024 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881028 ],
            "I0": [ 3881027 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880502 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880518 ],
            "I0": [ 3880517 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880996 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881012 ],
            "I0": [ 3881011 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880807 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880811 ],
            "I0": [ 3880810 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880808 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880840 ],
            "I0": [ 3880839 ]
          }
        },
        "booth_multiplier_inst.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "../design/module_top.v:2.17-2.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877489 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880430 ],
            "SEL": [ 3880536 ],
            "I1": [ 3880535 ],
            "I0": [ 3880534 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880993 ],
            "SEL": [ 3880220 ],
            "I1": [ 3881025 ],
            "I0": [ 3881024 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880469 ],
            "SEL": [ 3879802 ],
            "I1": [ 3880473 ],
            "I0": [ 3880472 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881147 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881163 ],
            "I0": [ 3881162 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881239 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881243 ],
            "I0": [ 3881242 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880995 ],
            "SEL": [ 3880200 ],
            "I1": [ 3880999 ],
            "I0": [ 3880998 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879932 ],
            "SEL": [ 3879738 ],
            "I1": [ 3879939 ],
            "I0": [ 3879938 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880371 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880387 ],
            "I0": [ 3880386 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880628 ],
            "SEL": [ 3880708 ],
            "I1": [ 3880707 ],
            "I0": [ 3880706 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879931 ],
            "SEL": [ 3879738 ],
            "I1": [ 3879936 ],
            "I0": [ 3879935 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881863 ],
            "CLK": [  ],
            "D": [ 3881875 ],
            "C": [ 3881881 ],
            "B": [ 3878354 ],
            "A": [ 3879346 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879884 ],
            "SEL": [ 3879703 ],
            "I1": [ 3879903 ],
            "I0": [ 3879902 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881152 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881129 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880963 ],
            "SEL": [ 3880200 ],
            "I1": [ 3880967 ],
            "I0": [ 3880966 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881873 ],
            "CLK": [  ],
            "D": [ 3881878 ],
            "C": [ 3879335 ],
            "B": [ 3881768 ],
            "A": [ 3879346 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879966 ],
            "SEL": [ 3880562 ],
            "I1": [ 3880561 ],
            "I0": [ 3880560 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881327 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881343 ],
            "I0": [ 3881342 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879964 ],
            "SEL": [ 3880436 ],
            "I1": [ 3880869 ],
            "I0": [ 3880868 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880931 ],
            "SEL": [ 3880186 ],
            "I1": [ 3880935 ],
            "I0": [ 3880934 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880932 ],
            "SEL": [ 3880186 ],
            "I1": [ 3880964 ],
            "I0": [ 3880963 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880368 ],
            "SEL": [ 3880265 ],
            "I1": [ 3880898 ],
            "I0": [ 3880897 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881115 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881147 ],
            "I0": [ 3881146 ]
          }
        },
        "col_out_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877538 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881053 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881057 ],
            "I0": [ 3881056 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880992 ],
            "SEL": [ 3880220 ],
            "I1": [ 3880996 ],
            "I0": [ 3880995 ]
          }
        },
        "anodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877483 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881114 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881118 ],
            "I0": [ 3881117 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881176 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881208 ],
            "I0": [ 3881207 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881236 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881240 ],
            "I0": [ 3881239 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881175 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881179 ],
            "I0": [ 3881178 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879979 ],
            "SEL": [ 3879961 ],
            "I1": [ 3879984 ],
            "I0": [ 3879983 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881178 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881182 ],
            "I0": [ 3881181 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881316 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880935 ],
            "SEL": [ 3880200 ],
            "I1": [ 3880951 ],
            "I0": [ 3880950 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881158 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880934 ],
            "SEL": [ 3880200 ],
            "I1": [ 3880938 ],
            "I0": [ 3880937 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881883 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881878 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880964 ],
            "SEL": [ 3880200 ],
            "I1": [ 3880980 ],
            "I0": [ 3880979 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879160 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881165 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880868 ],
            "SEL": [ 3880536 ],
            "I1": [ 3880872 ],
            "I0": [ 3880871 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881146 ],
            "SEL": [ 3880225 ],
            "I1": [ 3881150 ],
            "I0": [ 3881149 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881166 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881170 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881762 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881843 ],
            "A": [ 3881863 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881321 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880200 ],
            "A": [ 3880308 ]
          }
        },
        "catodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877515 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880898 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880914 ],
            "I0": [ 3880913 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877578 ],
            "CLK": [  ],
            "D": [ 3877591 ],
            "C": [ 3877590 ],
            "B": [ 3877588 ],
            "A": [ 3877587 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877578 ]
          }
        },
        "col_shift_reg_DFFSE_Q_SET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880220 ],
            "SEL": [ 3880221 ],
            "I1": [ 3880219 ],
            "I0": [ 3880218 ]
          }
        },
        "anodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877478 ],
            "PAD": [  ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881960 ],
            "CE": [ 3881682 ],
            "Q": [ 3881846 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881760 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877839 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877838 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877862 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877861 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877778 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877777 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877854 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877853 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877844 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877843 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877849 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877848 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877836 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877835 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877724 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877723 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877783 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877782 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877719 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877718 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877828 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877827 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877831 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877830 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877823 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877822 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877813 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877812 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877818 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877817 ],
            "A": [ 3882004 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881208 ],
            "SEL": [ 3880200 ],
            "I1": [ 3881224 ],
            "I0": [ 3881223 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880030 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880038 ],
            "I0": [ 3880037 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879935 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880062 ],
            "I0": [ 3880068 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880093 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880075 ],
            "I0": [ 3880089 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880029 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880033 ],
            "I0": [ 3880032 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880016 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880024 ],
            "I0": [ 3880023 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880015 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880019 ],
            "I0": [ 3880018 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880048 ],
            "SEL": [ 3877474 ],
            "I1": [ 3880047 ],
            "I0": [ 3880046 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879731 ],
            "SEL": [ 3879961 ],
            "I1": [ 3879960 ],
            "I0": [ 3879959 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880000 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880008 ],
            "I0": [ 3880007 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879889 ],
            "SEL": [ 3879710 ],
            "I1": [ 3879942 ],
            "I0": [ 3879941 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879919 ],
            "SEL": [ 3879702 ],
            "I1": [ 3879927 ],
            "I0": [ 3879926 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879918 ],
            "SEL": [ 3879702 ],
            "I1": [ 3879922 ],
            "I0": [ 3879921 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879906 ],
            "SEL": [ 3879702 ],
            "I1": [ 3879914 ],
            "I0": [ 3879913 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879905 ],
            "SEL": [ 3879702 ],
            "I1": [ 3879909 ],
            "I0": [ 3879908 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879853 ],
            "SEL": [ 3879867 ],
            "I1": [ 3879872 ],
            "I0": [ 3879871 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879852 ],
            "SEL": [ 3879867 ],
            "I1": [ 3879860 ],
            "I0": [ 3879859 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879795 ],
            "SEL": [ 3879802 ],
            "I1": [ 3879800 ],
            "I0": [ 3879799 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879734 ],
            "SEL": [ 3879743 ],
            "I1": [ 3879770 ],
            "I0": [ 3879769 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880043 ],
            "SEL": [ 3879673 ],
            "I1": [ 3879882 ],
            "I0": [ 3880042 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879999 ],
            "SEL": [ 3879726 ],
            "I1": [ 3880003 ],
            "I0": [ 3880002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879733 ],
            "SEL": [ 3879743 ],
            "I1": [ 3879741 ],
            "I0": [ 3879740 ]
          }
        },
        "display_inst.anodo_o_LUT1_I0_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879671 ],
            "SEL": [ 3879673 ],
            "I1": [ 3879670 ],
            "I0": [ 3879668 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879736 ],
            "SEL": [ 3879738 ],
            "I1": [ 3879734 ],
            "I0": [ 3879733 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879854 ],
            "SEL": [ 3879856 ],
            "I1": [ 3879853 ],
            "I0": [ 3879852 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879902 ],
            "SEL": [ 3879731 ],
            "I1": [ 3879906 ],
            "I0": [ 3879905 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879903 ],
            "SEL": [ 3879731 ],
            "I1": [ 3879919 ],
            "I0": [ 3879918 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879983 ],
            "SEL": [ 3879974 ],
            "I1": [ 3879987 ],
            "I0": [ 3879986 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879984 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880000 ],
            "I0": [ 3879999 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880012 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880016 ],
            "I0": [ 3880015 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880013 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880030 ],
            "I0": [ 3880029 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879987 ],
            "SEL": [ 3879726 ],
            "I1": [ 3879995 ],
            "I0": [ 3879994 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879986 ],
            "SEL": [ 3879726 ],
            "I1": [ 3879990 ],
            "I0": [ 3879989 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877808 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877807 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877803 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877802 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877798 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877797 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877793 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877792 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877788 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877787 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877771 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877770 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877766 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877765 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877761 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877760 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877756 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877755 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877751 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877750 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880062 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880061 ],
            "I0": [ 3880060 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880310 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880315 ],
            "I0": [ 3880314 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880056 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880055 ],
            "I0": [ 3880054 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880264 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880304 ],
            "I0": [ 3880303 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880263 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880299 ],
            "I0": [ 3880298 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880285 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880294 ],
            "I0": [ 3880293 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880324 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880328 ],
            "I0": [ 3880327 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880284 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880289 ],
            "I0": [ 3880288 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880228 ],
            "SEL": [ 3879673 ],
            "I1": [ 3880232 ],
            "I0": [ 3880231 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880205 ],
            "SEL": [ 3879697 ],
            "I1": [ 3880214 ],
            "I0": [ 3880213 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880204 ],
            "SEL": [ 3879697 ],
            "I1": [ 3880209 ],
            "I0": [ 3880208 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880200 ],
            "SEL": [ 3879888 ],
            "I1": [ 3880199 ],
            "I0": [ 3880198 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880185 ],
            "SEL": [ 3879721 ],
            "I1": [ 3880194 ],
            "I0": [ 3880193 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880184 ],
            "SEL": [ 3879721 ],
            "I1": [ 3880189 ],
            "I0": [ 3880188 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880177 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880176 ],
            "I0": [ 3880175 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880170 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880169 ],
            "I0": [ 3880168 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880164 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880163 ],
            "I0": [ 3880162 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880157 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880156 ],
            "I0": [ 3880155 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880268 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880277 ],
            "I0": [ 3880276 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880311 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880320 ],
            "I0": [ 3880319 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880151 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880150 ],
            "I0": [ 3880149 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880143 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880142 ],
            "I0": [ 3880141 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880137 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880136 ],
            "I0": [ 3880135 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880129 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880128 ],
            "I0": [ 3880127 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880119 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880118 ],
            "I0": [ 3880117 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880101 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880100 ],
            "I0": [ 3880099 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880089 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880088 ],
            "I0": [ 3880087 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880075 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880074 ],
            "I0": [ 3880073 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880068 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880067 ],
            "I0": [ 3880066 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880267 ],
            "SEL": [ 3879743 ],
            "I1": [ 3880272 ],
            "I0": [ 3880271 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880229 ],
            "SEL": [ 3879673 ],
            "I1": [ 3880237 ],
            "I0": [ 3880236 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880052 ],
            "SEL": [ 3877483 ],
            "I1": [ 3880051 ],
            "I0": [ 3880050 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877746 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877745 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877740 ],
            "A": [ 3882002 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881970 ],
            "CE": [ 3881682 ],
            "Q": [ 3881843 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881723 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877736 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877735 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877731 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877730 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877865 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877864 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877859 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877858 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877712 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3877711 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877590 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877972 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877838 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877928 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877777 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877993 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877861 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877984 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877853 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877980 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877848 ],
            "A": [ 3882002 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881937 ],
            "CE": [ 3881682 ],
            "Q": [ 3881935 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881730 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878786 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878785 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877976 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877843 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877782 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877876 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877723 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877970 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877830 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877718 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877964 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877827 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877956 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877817 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877822 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877952 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877812 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877944 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877802 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877807 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877940 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877797 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877932 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877787 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877936 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877792 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877918 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877770 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877910 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877760 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877914 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877765 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877906 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877755 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877745 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877902 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877750 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877894 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877740 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877886 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877730 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877882 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877864 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877989 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877711 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877991 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877858 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878325 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878324 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877890 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877735 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878264 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878263 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878340 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878339 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878335 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878334 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878322 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878321 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878330 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878329 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878269 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878268 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878205 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878204 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878210 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878209 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878317 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878316 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878309 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878308 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878314 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878313 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878304 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878303 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878293 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878299 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878298 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878289 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878288 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878279 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878278 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878284 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878283 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878274 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878273 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878252 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878251 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878257 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878256 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878247 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878246 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878237 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878236 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878242 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878241 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878232 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878231 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878222 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878221 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878227 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878226 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878217 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878216 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878345 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878344 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878351 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878350 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878198 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878197 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878348 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878347 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878467 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878324 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878488 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878347 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878479 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878339 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878471 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878329 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878334 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878463 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878321 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878371 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878209 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878417 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878268 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878367 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878204 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878459 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878313 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878465 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878316 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878455 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878308 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878447 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878298 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878451 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878303 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878443 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878293 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878435 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878283 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878439 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878288 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878431 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878278 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878413 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878256 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878427 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878273 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878409 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878251 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878401 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878241 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878405 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878246 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878397 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878236 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878389 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878226 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878231 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878385 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878221 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878377 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878350 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878381 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878216 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878486 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878344 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878484 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878197 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878423 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878263 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877968 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3877835 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880608 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880641 ],
            "I0": [ 3880640 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880341 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880345 ],
            "I0": [ 3880344 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880325 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880333 ],
            "I0": [ 3880332 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880607 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880612 ],
            "I0": [ 3880611 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880557 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880583 ],
            "I0": [ 3880582 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880556 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880578 ],
            "I0": [ 3880577 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880649 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880658 ],
            "I0": [ 3880657 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880518 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880526 ],
            "I0": [ 3880525 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880561 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880570 ],
            "I0": [ 3880569 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880517 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880521 ],
            "I0": [ 3880520 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880505 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880513 ],
            "I0": [ 3880512 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880504 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880508 ],
            "I0": [ 3880507 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880489 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880497 ],
            "I0": [ 3880496 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880488 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880492 ],
            "I0": [ 3880491 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880476 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880484 ],
            "I0": [ 3880483 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880475 ],
            "SEL": [ 3879797 ],
            "I1": [ 3880479 ],
            "I0": [ 3880478 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880418 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880449 ],
            "I0": [ 3880448 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880417 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880444 ],
            "I0": [ 3880443 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880648 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880653 ],
            "I0": [ 3880652 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880560 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880565 ],
            "I0": [ 3880564 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880422 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880439 ],
            "I0": [ 3880438 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880421 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880426 ],
            "I0": [ 3880425 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879749 ],
            "SEL": [ 3880413 ],
            "I1": [ 3880412 ],
            "I0": [ 3880411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880387 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880395 ],
            "I0": [ 3880394 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880386 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880390 ],
            "I0": [ 3880389 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880374 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880382 ],
            "I0": [ 3880381 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880373 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880377 ],
            "I0": [ 3880376 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880355 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880363 ],
            "I0": [ 3880362 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880354 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880358 ],
            "I0": [ 3880357 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880342 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880350 ],
            "I0": [ 3880349 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880535 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880544 ],
            "I0": [ 3880543 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880534 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880539 ],
            "I0": [ 3880538 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880680 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880684 ],
            "I0": [ 3880683 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880938 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880946 ],
            "I0": [ 3880945 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880604 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880668 ],
            "I0": [ 3880667 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880937 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880941 ],
            "I0": [ 3880940 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880914 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880922 ],
            "I0": [ 3880921 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880913 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880917 ],
            "I0": [ 3880916 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880951 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880959 ],
            "I0": [ 3880958 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880901 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880909 ],
            "I0": [ 3880908 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880872 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880880 ],
            "I0": [ 3880879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880871 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880875 ],
            "I0": [ 3880874 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880856 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880864 ],
            "I0": [ 3880863 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880855 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880859 ],
            "I0": [ 3880858 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880843 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880851 ],
            "I0": [ 3880850 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880842 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880846 ],
            "I0": [ 3880845 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880827 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880835 ],
            "I0": [ 3880834 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880826 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880830 ],
            "I0": [ 3880829 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880814 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880822 ],
            "I0": [ 3880821 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880813 ],
            "SEL": [ 3880768 ],
            "I1": [ 3880817 ],
            "I0": [ 3880816 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880900 ],
            "SEL": [ 3880095 ],
            "I1": [ 3880904 ],
            "I0": [ 3880903 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880950 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880954 ],
            "I0": [ 3880953 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880795 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880803 ],
            "I0": [ 3880802 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880794 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880798 ],
            "I0": [ 3880797 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880782 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880790 ],
            "I0": [ 3880789 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880781 ],
            "SEL": [ 3879856 ],
            "I1": [ 3880785 ],
            "I0": [ 3880784 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880724 ],
            "SEL": [ 3879867 ],
            "I1": [ 3880732 ],
            "I0": [ 3880731 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880723 ],
            "SEL": [ 3879867 ],
            "I1": [ 3880727 ],
            "I0": [ 3880726 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880711 ],
            "SEL": [ 3879867 ],
            "I1": [ 3880719 ],
            "I0": [ 3880718 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C27_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880710 ],
            "SEL": [ 3879867 ],
            "I1": [ 3880714 ],
            "I0": [ 3880713 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880681 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880689 ],
            "I0": [ 3880688 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880885 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880893 ],
            "I0": [ 3880892 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880884 ],
            "SEL": [ 3879816 ],
            "I1": [ 3880888 ],
            "I0": [ 3880887 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880603 ],
            "SEL": [ 3880614 ],
            "I1": [ 3880663 ],
            "I0": [ 3880662 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878817 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878816 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878756 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878755 ],
            "A": [ 3882002 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881937 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878840 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878839 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878832 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878831 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878827 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878826 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878822 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878821 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878814 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878813 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878761 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878760 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878702 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878701 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878697 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878696 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878809 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878808 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878806 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878805 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878801 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878800 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878796 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878795 ],
            "A": [ 3882004 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881945 ],
            "CE": [ 3881682 ],
            "Q": [ 3881851 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881742 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878791 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878790 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878781 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878780 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878771 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878770 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878766 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878765 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878744 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878743 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878749 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878748 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878739 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878738 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878729 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878728 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878734 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878733 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878724 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878723 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878714 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878713 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878719 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878718 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878709 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878708 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878837 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878836 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878843 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878842 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878690 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878689 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878684 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878950 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878816 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878971 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878839 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878906 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878755 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878962 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878831 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878954 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878821 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878946 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878813 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878854 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878701 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878900 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878760 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878850 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878696 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878942 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878805 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878948 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878808 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878958 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878826 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878938 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878800 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878930 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878790 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878926 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878785 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878918 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878775 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878922 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878780 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878914 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878770 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878896 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878748 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878910 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878765 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878892 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878743 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878884 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878733 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878888 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878738 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878880 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878728 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878872 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878718 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878876 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878723 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878868 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878713 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878860 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878842 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878864 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878708 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878969 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878836 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878967 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878689 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879239 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879238 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879300 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879299 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879323 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879322 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879310 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879309 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879315 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879314 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879305 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879304 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879244 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879243 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879297 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879296 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879185 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879184 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879292 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879291 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879180 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879179 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878934 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3878795 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879289 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879288 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879279 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879278 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879274 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879273 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879264 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879263 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879269 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879268 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879259 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879258 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879249 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879248 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879254 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879253 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879232 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879231 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879222 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879221 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879226 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879217 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879216 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879207 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879206 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879212 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879211 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879202 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879201 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879192 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879191 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879197 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879196 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879326 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879325 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879173 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879172 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879320 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879319 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879460 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879299 ],
            "A": [ 3882004 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879416 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879238 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879472 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879314 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879481 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879322 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879468 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879309 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879456 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879296 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879464 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879304 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879410 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879243 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879360 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879179 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879364 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879184 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879284 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879283 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878776 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3878775 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881182 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881190 ],
            "I0": [ 3881189 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880967 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880975 ],
            "I0": [ 3880974 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880966 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880970 ],
            "I0": [ 3880969 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881181 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881185 ],
            "I0": [ 3881184 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881163 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881171 ],
            "I0": [ 3881170 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881162 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881166 ],
            "I0": [ 3881165 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881195 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881203 ],
            "I0": [ 3881202 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881121 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881129 ],
            "I0": [ 3881128 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881150 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881158 ],
            "I0": [ 3881157 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881120 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881124 ],
            "I0": [ 3881123 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881102 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881110 ],
            "I0": [ 3881109 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881101 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881105 ],
            "I0": [ 3881104 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881089 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881097 ],
            "I0": [ 3881096 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881088 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881092 ],
            "I0": [ 3881091 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881073 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881081 ],
            "I0": [ 3881080 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881072 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881076 ],
            "I0": [ 3881075 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881060 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881068 ],
            "I0": [ 3881067 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C45_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881059 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881063 ],
            "I0": [ 3881062 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881194 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881198 ],
            "I0": [ 3881197 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881149 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881153 ],
            "I0": [ 3881152 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881041 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881049 ],
            "I0": [ 3881048 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881040 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881044 ],
            "I0": [ 3881043 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881028 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881036 ],
            "I0": [ 3881035 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C44_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881027 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881031 ],
            "I0": [ 3881030 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881012 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881020 ],
            "I0": [ 3881019 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881011 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881015 ],
            "I0": [ 3881014 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880999 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881007 ],
            "I0": [ 3881006 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C45_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880998 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881002 ],
            "I0": [ 3881001 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880980 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880988 ],
            "I0": [ 3880987 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880979 ],
            "SEL": [ 3880308 ],
            "I1": [ 3880983 ],
            "I0": [ 3880982 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881134 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881142 ],
            "I0": [ 3881141 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881133 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881137 ],
            "I0": [ 3881136 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879458 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879291 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879452 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879288 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881223 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881227 ],
            "I0": [ 3881226 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879448 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879283 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881211 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881219 ],
            "I0": [ 3881218 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879444 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879278 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879440 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879273 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879436 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879268 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879432 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879263 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879428 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879258 ],
            "A": [ 3882002 ]
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881655 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881670 ],
            "I0": [ 3881669 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881634 ],
            "SEL": [ 3881646 ],
            "I1": [ 3881645 ],
            "I0": [ 3881644 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881343 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881351 ],
            "I0": [ 3881350 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881342 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881346 ],
            "I0": [ 3881345 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881330 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881338 ],
            "I0": [ 3881337 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C44_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881329 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881333 ],
            "I0": [ 3881332 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881314 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881322 ],
            "I0": [ 3881321 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881313 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881317 ],
            "I0": [ 3881316 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881301 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881309 ],
            "I0": [ 3881308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C45_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881300 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881304 ],
            "I0": [ 3881303 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879424 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879253 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879420 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879248 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881285 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881293 ],
            "I0": [ 3881292 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881284 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881288 ],
            "I0": [ 3881287 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881272 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881280 ],
            "I0": [ 3881279 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C40_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881271 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881275 ],
            "I0": [ 3881274 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881256 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881264 ],
            "I0": [ 3881263 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881255 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881259 ],
            "I0": [ 3881258 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881243 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881251 ],
            "I0": [ 3881250 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C41_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881242 ],
            "SEL": [ 3880241 ],
            "I1": [ 3881246 ],
            "I0": [ 3881245 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881224 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881232 ],
            "I0": [ 3881231 ]
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881861 ],
            "SEL": [ 3881875 ],
            "I1": [ 3881873 ],
            "I0": [ 3881872 ]
          }
        },
        "scanner_inst.key_value_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881720 ],
            "SEL": [ 3879340 ],
            "I1": [ 3881766 ],
            "I0": [ 3881765 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881210 ],
            "SEL": [ 3880308 ],
            "I1": [ 3881214 ],
            "I0": [ 3881213 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879406 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879231 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879402 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879226 ],
            "A": [ 3882002 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881955 ],
            "CE": [ 3881682 ],
            "Q": [ 3881849 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881754 ],
            "A": [ 3881673 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879398 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879221 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879394 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879216 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879390 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879211 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879386 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879206 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879382 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879201 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879378 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879196 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879374 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879191 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879370 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879325 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879479 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879319 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879477 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879172 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879797 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879795 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879788 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879787 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879711 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879841 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879787 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879839 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879791 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879710 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879836 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879898 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879706 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879896 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879720 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879673 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879893 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879696 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879900 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879736 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879717 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879706 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879697 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879696 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879721 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879720 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879730 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879731 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879724 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879726 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879890 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879889 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879700 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879702 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scanner_inst.key_value_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881723 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881720 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881763 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881762 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881754 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881753 ],
            "A": [ 3881752 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881748 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881747 ],
            "A": [ 3881746 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881736 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881735 ],
            "A": [ 3881734 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881742 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881741 ],
            "A": [ 3881740 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881730 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881729 ],
            "A": [ 3881728 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881531 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881532 ],
            "A": [ 3882004 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881525 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881526 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881528 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881529 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881522 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881523 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881512 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881513 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881519 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881520 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881509 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881510 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881502 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881504 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881506 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881507 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881499 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881500 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881492 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881494 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881496 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881497 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881489 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881490 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881483 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881484 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881486 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881487 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881552 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881553 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881546 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881547 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881549 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881550 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881543 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881544 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881537 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881538 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881540 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881541 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881534 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881535 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881479 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881481 ],
            "A": [ 3882002 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881515 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881517 ],
            "A": [ 3882002 ]
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881760 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881759 ],
            "A": [ 3881758 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881474 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3881476 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880253 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880084 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880242 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880112 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_O_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880221 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880108 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880251 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880104 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_O_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880261 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880112 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880259 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880104 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880095 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880256 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880108 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880269 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879763 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880286 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879753 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879738 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879765 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880265 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879749 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880409 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879753 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880407 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879749 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879743 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880404 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879765 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880466 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879726 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880464 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879702 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880461 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879889 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880423 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880436 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_24_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879793 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879791 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880413 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879966 ],
            "A": [ 3882004 ]
          }
        },
        "col_out_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877542 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880419 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880430 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879961 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879970 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880554 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879966 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880552 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880430 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880549 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879970 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879974 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C31_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_out_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877546 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880562 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879832 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880536 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879805 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880558 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879822 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879802 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879811 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880601 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879805 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880599 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879822 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880596 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879811 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879816 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879970 ],
            "SEL": [ 3880558 ],
            "I1": [ 3880557 ],
            "I0": [ 3880556 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_out_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877534 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880609 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880638 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880650 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880628 ],
            "A": [ 3882004 ]
          }
        },
        "anodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877470 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880605 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880620 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880678 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880624 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "catodo_po_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877530 ],
            "PAD": [  ]
          }
        },
        "anodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBA",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877474 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880701 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880628 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880699 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880620 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880696 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880624 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878677 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880614 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880708 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879867 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880749 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880748 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880746 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3880745 ],
            "A": [ 3882002 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878182 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879945 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3879844 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880760 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880748 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880758 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3880745 ],
            "A": [ 3882004 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880755 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3879844 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879856 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880769 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882004 ],
            "A": [ 3880768 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880763 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880752 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882004 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C44_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881054 ],
            "SEL": [ 3880186 ],
            "I1": [ 3881086 ],
            "I0": [ 3881085 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879879 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882004 ],
            "A": [ 3880768 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877580 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879876 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882004 ],
            "A": [ 3882002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879849 ],
            "CLK": [  ],
            "D": [ 3882004 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3882002 ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881965 ],
            "CE": [ 3881682 ],
            "Q": [ 3881859 ],
            "F": [  ],
            "CLK": [ 3877489 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881763 ],
            "A": [ 3881673 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881372 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881371 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "storage_inst.temp_value_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881437 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881436 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881404 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882004 ],
            "A": [ 3881403 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881434 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881433 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881424 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881423 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881429 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881428 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881419 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881418 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881396 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881395 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3882004 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881409 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881408 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881377 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881376 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881442 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881441 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881399 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881398 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881391 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881390 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881385 ],
            "CLK": [  ],
            "D": [ 3882002 ],
            "C": [ 3882004 ],
            "B": [ 3882002 ],
            "A": [ 3881384 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_14_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882004 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3882002 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3882004 ]
          }
        }
      },
      "netnames": {
        "divisor_inst.clk_divider_counter[18]": {
          "hide_name": 0,
          "bits": [ 3881544 ] ,
          "attributes": {
            "ROUTING": "R22C35_S21;R22C35_W111_S210;1;R22C35_A7;R22C35_S210_A7;1;R22C36_Q2;;1;R22C36_EW10;R22C36_Q2_EW10;1;R22C35_B1;R22C35_W111_B1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3881543 ] ,
          "attributes": {
            "ROUTING": "R22C35_F1;;1;R22C35_E21;R22C35_F1_E210;1;R22C36_X02;R22C36_E211_X02;1;R22C36_A2;R22C36_X02_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[19]": {
          "hide_name": 0,
          "bits": [ 3881541 ] ,
          "attributes": {
            "ROUTING": "R21C35_SN20;R21C35_Q3_SN20;1;R22C35_B7;R22C35_S121_B7;1;R21C35_Q3;;1;R21C35_S23;R21C35_Q3_S230;1;R22C35_B2;R22C35_S231_B2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3881540 ] ,
          "attributes": {
            "ROUTING": "R22C35_F2;;1;R22C35_SN10;R22C35_F2_SN10;1;R21C35_A3;R21C35_N111_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[20]": {
          "hide_name": 0,
          "bits": [ 3881538 ] ,
          "attributes": {
            "ROUTING": "R21C35_S13;R21C35_Q2_S130;1;R22C35_C7;R22C35_S131_C7;1;R21C35_Q2;;1;R21C35_SN10;R21C35_Q2_SN10;1;R22C35_B3;R22C35_S111_B3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3881537 ] ,
          "attributes": {
            "ROUTING": "R22C35_F3;;1;R22C35_N23;R22C35_F3_N230;1;R21C35_X02;R21C35_N231_X02;1;R21C35_A2;R21C35_X02_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[21]": {
          "hide_name": 0,
          "bits": [ 3881535 ] ,
          "attributes": {
            "ROUTING": "R22C35_X04;R22C35_W251_X04;1;R22C35_D7;R22C35_X04_D7;1;R22C36_Q5;;1;R22C36_W25;R22C36_Q5_W250;1;R22C35_X08;R22C35_W251_X08;1;R22C35_B4;R22C35_X08_B4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3881534 ] ,
          "attributes": {
            "ROUTING": "R22C35_F4;;1;R22C35_EW10;R22C35_F4_EW10;1;R22C36_A5;R22C36_E111_A5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[0]": {
          "hide_name": 0,
          "bits": [ 3881532 ] ,
          "attributes": {
            "ROUTING": "R22C32_D7;R22C32_S111_D7;1;R21C32_Q2;;1;R21C32_SN10;R21C32_Q2_SN10;1;R22C32_B1;R22C32_S111_B1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881531 ] ,
          "attributes": {
            "ROUTING": "R22C32_F1;;1;R22C32_N21;R22C32_F1_N210;1;R21C32_X02;R21C32_N211_X02;1;R21C32_A2;R21C32_X02_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[1]": {
          "hide_name": 0,
          "bits": [ 3881529 ] ,
          "attributes": {
            "ROUTING": "R22C32_X08;R22C32_S231_X08;1;R22C32_C7;R22C32_X08_C7;1;R21C32_Q3;;1;R21C32_S23;R21C32_Q3_S230;1;R22C32_B2;R22C32_S231_B2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3881528 ] ,
          "attributes": {
            "ROUTING": "R22C32_F2;;1;R22C32_SN10;R22C32_F2_SN10;1;R21C32_A3;R21C32_N111_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[2]": {
          "hide_name": 0,
          "bits": [ 3881526 ] ,
          "attributes": {
            "ROUTING": "R23C32_N24;R23C32_Q4_N240;1;R22C32_X05;R22C32_N241_X05;1;R22C32_B7;R22C32_X05_B7;1;R23C32_Q4;;1;R23C32_N13;R23C32_Q4_N130;1;R22C32_B3;R22C32_N131_B3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881525 ] ,
          "attributes": {
            "ROUTING": "R22C32_F3;;1;R22C32_S10;R22C32_F3_S100;1;R23C32_A4;R23C32_S101_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[3]": {
          "hide_name": 0,
          "bits": [ 3881523 ] ,
          "attributes": {
            "ROUTING": "R22C32_E26;R22C32_S121_E260;1;R22C33_X03;R22C33_E261_X03;1;R22C33_A7;R22C33_X03_A7;1;R21C32_Q4;;1;R21C32_SN20;R21C32_Q4_SN20;1;R22C32_B4;R22C32_S121_B4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3881522 ] ,
          "attributes": {
            "ROUTING": "R22C32_F4;;1;R22C32_SN20;R22C32_F4_SN20;1;R21C32_A4;R21C32_N121_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[4]": {
          "hide_name": 0,
          "bits": [ 3881520 ] ,
          "attributes": {
            "ROUTING": "R22C32_W20;R22C32_N101_W200;1;R22C32_A7;R22C32_W200_A7;1;R23C32_Q2;;1;R23C32_N10;R23C32_Q2_N100;1;R22C32_B5;R22C32_N101_B5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3881519 ] ,
          "attributes": {
            "ROUTING": "R22C32_F5;;1;R22C32_S13;R22C32_F5_S130;1;R23C32_A2;R23C32_S131_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[22]": {
          "hide_name": 0,
          "bits": [ 3881517 ] ,
          "attributes": {
            "ROUTING": "R23C35_A1;R23C35_N100_A1;1;R23C35_Q4;;1;R23C35_N10;R23C35_Q4_N100;1;R22C35_B5;R22C35_N101_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3881515 ] ,
          "attributes": {
            "ROUTING": "R22C35_F5;;1;R22C35_W10;R22C35_F5_W100;1;R22C35_S23;R22C35_W100_S230;1;R23C35_A4;R23C35_S231_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[5]": {
          "hide_name": 0,
          "bits": [ 3881513 ] ,
          "attributes": {
            "ROUTING": "R22C33_D6;R22C33_S111_D6;1;R21C33_Q2;;1;R21C33_SN10;R21C33_Q2_SN10;1;R22C33_B0;R22C33_S111_B0;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3881512 ] ,
          "attributes": {
            "ROUTING": "R22C33_F0;;1;R22C33_SN10;R22C33_F0_SN10;1;R21C33_A2;R21C33_N111_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[6]": {
          "hide_name": 0,
          "bits": [ 3881510 ] ,
          "attributes": {
            "ROUTING": "R23C33_N24;R23C33_Q4_N240;1;R22C33_X05;R22C33_N241_X05;1;R22C33_C6;R22C33_X05_C6;1;R23C33_Q4;;1;R23C33_N13;R23C33_Q4_N130;1;R22C33_B1;R22C33_N131_B1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3881509 ] ,
          "attributes": {
            "ROUTING": "R22C33_F1;;1;R22C33_S21;R22C33_F1_S210;1;R23C33_A4;R23C33_S211_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[7]": {
          "hide_name": 0,
          "bits": [ 3881507 ] ,
          "attributes": {
            "ROUTING": "R23C33_N10;R23C33_Q2_N100;1;R22C33_B7;R22C33_N101_B7;1;R23C33_Q2;;1;R23C33_N22;R23C33_Q2_N220;1;R22C33_X01;R22C33_N221_X01;1;R22C33_B2;R22C33_X01_B2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3881506 ] ,
          "attributes": {
            "ROUTING": "R22C33_F2;;1;R22C33_S13;R22C33_F2_S130;1;R23C33_A2;R23C33_S131_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[8]": {
          "hide_name": 0,
          "bits": [ 3881504 ] ,
          "attributes": {
            "ROUTING": "R23C33_X06;R23C33_Q3_X06;1;R23C33_C7;R23C33_X06_C7;1;R23C33_Q3;;1;R23C33_N23;R23C33_Q3_N230;1;R22C33_B3;R22C33_N231_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3881502 ] ,
          "attributes": {
            "ROUTING": "R22C33_F3;;1;R22C33_S23;R22C33_F3_S230;1;R23C33_X02;R23C33_S231_X02;1;R23C33_A3;R23C33_X02_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[9]": {
          "hide_name": 0,
          "bits": [ 3881500 ] ,
          "attributes": {
            "ROUTING": "R23C33_N25;R23C33_Q5_N250;1;R22C33_B4;R22C33_N251_B4;1;R23C33_Q5;;1;R23C33_SN10;R23C33_Q5_SN10;1;R22C33_C7;R22C33_N111_C7;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3881499 ] ,
          "attributes": {
            "ROUTING": "R22C33_F4;;1;R22C33_S10;R22C33_F4_S100;1;R23C33_A5;R23C33_S101_A5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[10]": {
          "hide_name": 0,
          "bits": [ 3881497 ] ,
          "attributes": {
            "ROUTING": "R21C33_S23;R21C33_Q3_S230;1;R22C33_X02;R22C33_S231_X02;1;R22C33_D7;R22C33_X02_D7;1;R21C33_Q3;;1;R21C33_SN20;R21C33_Q3_SN20;1;R22C33_B5;R22C33_S121_B5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3881496 ] ,
          "attributes": {
            "ROUTING": "R22C33_F5;;1;R22C33_N25;R22C33_F5_N250;1;R21C33_A3;R21C33_N251_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[11]": {
          "hide_name": 0,
          "bits": [ 3881494 ] ,
          "attributes": {
            "ROUTING": "R23C34_EW10;R23C34_Q1_EW10;1;R23C33_B7;R23C33_W111_B7;1;R23C34_Q1;;1;R23C34_N21;R23C34_Q1_N210;1;R22C34_B0;R22C34_N211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3881492 ] ,
          "attributes": {
            "ROUTING": "R22C34_F0;;1;R22C34_S20;R22C34_F0_S200;1;R23C34_X01;R23C34_S201_X01;1;R23C34_A1;R23C34_X01_A1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[12]": {
          "hide_name": 0,
          "bits": [ 3881490 ] ,
          "attributes": {
            "ROUTING": "R23C34_SN20;R23C34_Q2_SN20;1;R22C34_A7;R22C34_N121_A7;1;R23C34_Q2;;1;R23C34_N22;R23C34_Q2_N220;1;R22C34_X07;R22C34_N221_X07;1;R22C34_B1;R22C34_X07_B1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3881489 ] ,
          "attributes": {
            "ROUTING": "R22C34_F1;;1;R22C34_S21;R22C34_F1_S210;1;R23C34_X02;R23C34_S211_X02;1;R23C34_A2;R23C34_X02_A2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[13]": {
          "hide_name": 0,
          "bits": [ 3881487 ] ,
          "attributes": {
            "ROUTING": "R22C34_W23;R22C34_N231_W230;1;R22C33_B6;R22C33_W231_B6;1;R23C34_Q3;;1;R23C34_N23;R23C34_Q3_N230;1;R22C34_B2;R22C34_N231_B2;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3881486 ] ,
          "attributes": {
            "ROUTING": "R22C34_F2;;1;R22C34_S13;R22C34_F2_S130;1;R23C34_A3;R23C34_S131_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[14]": {
          "hide_name": 0,
          "bits": [ 3881484 ] ,
          "attributes": {
            "ROUTING": "R22C34_W27;R22C34_N131_W270;1;R22C33_A6;R22C33_W271_A6;1;R23C34_Q4;;1;R23C34_N13;R23C34_Q4_N130;1;R22C34_B3;R22C34_N131_B3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3881483 ] ,
          "attributes": {
            "ROUTING": "R22C34_F3;;1;R22C34_S10;R22C34_F3_S100;1;R23C34_A4;R23C34_S101_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[23]": {
          "hide_name": 0,
          "bits": [ 3881481 ] ,
          "attributes": {
            "ROUTING": "R23C36_W24;R23C36_S101_W240;1;R23C35_X07;R23C35_W241_X07;1;R23C35_B1;R23C35_X07_B1;1;R22C36_Q3;;1;R22C36_S10;R22C36_Q3_S100;1;R22C36_B0;R22C36_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3881479 ] ,
          "attributes": {
            "ROUTING": "R22C36_F0;;1;R22C36_X05;R22C36_F0_X05;1;R22C36_A3;R22C36_X05_A3;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3881477 ] ,
          "attributes": {
            "ROUTING": "R23C34_LSR0;R23C34_E212_LSR0;1;R23C33_LSR1;R23C33_E211_LSR1;1;R23C32_LSR2;R23C32_X06_LSR2;1;R23C32_X06;R23C32_F1_X06;1;R23C32_LSR1;R23C32_X06_LSR1;1;R21C34_LSR0;R21C34_E212_LSR0;1;R23C33_LSR2;R23C33_E211_LSR2;1;R22C36_LSR2;R22C36_X08_LSR2;1;R23C34_LSR1;R23C34_E212_LSR1;1;R21C32_E21;R21C32_N212_E210;1;R21C33_LSR1;R21C33_E211_LSR1;1;R21C32_LSR1;R21C32_X06_LSR1;1;R23C36_N21;R23C36_E212_N210;1;R22C36_X08;R22C36_N211_X08;1;R22C36_LSR1;R22C36_X08_LSR1;1;R23C35_N21;R23C35_E211_N210;1;R21C35_X06;R21C35_N212_X06;1;R21C35_LSR1;R21C35_X06_LSR1;1;R23C34_E21;R23C34_E212_E210;1;R23C35_LSR2;R23C35_E211_LSR2;1;R23C32_N21;R23C32_F1_N210;1;R21C32_X06;R21C32_N212_X06;1;R21C32_LSR2;R21C32_X06_LSR2;1;R23C32_F1;;1;R23C32_E21;R23C32_F1_E210;1;R23C34_LSR2;R23C34_E212_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[24]": {
          "hide_name": 0,
          "bits": [ 3881476 ] ,
          "attributes": {
            "ROUTING": "R22C36_SN20;R22C36_Q4_SN20;1;R23C36_W26;R23C36_S121_W260;1;R23C35_C1;R23C35_W261_C1;1;R22C36_Q4;;1;R22C36_X07;R22C36_Q4_X07;1;R22C36_B1;R22C36_X07_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3881474 ] ,
          "attributes": {
            "ROUTING": "R22C36_F1;;1;R22C36_X06;R22C36_F1_X06;1;R22C36_A4;R22C36_X06_A4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881470 ] ,
          "attributes": {
            "ROUTING": "R13C34_F7;;1;R13C34_E10;R13C34_F7_E100;1;R13C35_D7;R13C35_E101_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881466 ] ,
          "attributes": {
            "ROUTING": "R13C33_F7;;1;R13C33_E10;R13C33_F7_E100;1;R13C34_E24;R13C34_E101_E240;1;R13C35_C6;R13C35_E241_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881465 ] ,
          "attributes": {
            "ROUTING": "R13C34_F6;;1;R13C34_E13;R13C34_F6_E130;1;R13C35_B6;R13C35_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881464 ] ,
          "attributes": {
            "ROUTING": "R13C35_F7;;1;R13C35_A6;R13C35_F7_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881461 ] ,
          "attributes": {
            "ROUTING": "R15C35_F2;;1;R15C35_X05;R15C35_F2_X05;1;R15C35_LSR0;R15C35_X05_LSR0;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881460 ] ,
          "attributes": {
            "ROUTING": "R14C35_X03;R14C35_S261_X03;1;R14C35_A1;R14C35_X03_A1;1;R13C35_F6;;1;R13C35_S26;R13C35_F6_S260;1;R15C35_X03;R15C35_S262_X03;1;R15C35_A1;R15C35_X03_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3881444 ] ,
          "attributes": {
            "ROUTING": "R12C35_LSR2;R12C35_X06_LSR2;1;R12C35_X06;R12C35_N212_X06;1;R12C35_LSR0;R12C35_X06_LSR0;1;R14C35_W13;R14C35_F1_W130;1;R14C35_N27;R14C35_W130_N270;1;R13C35_LSR2;R13C35_N271_LSR2;1;R14C33_LSR1;R14C33_W212_LSR1;1;R12C34_LSR2;R12C34_W211_LSR2;1;R14C33_LSR2;R14C33_W212_LSR2;1;R14C35_W21;R14C35_F1_W210;1;R14C33_LSR0;R14C33_W212_LSR0;1;R12C34_LSR1;R12C34_W211_LSR1;1;R12C34_LSR0;R12C34_W211_LSR0;1;R14C35_F1;;1;R14C35_N21;R14C35_F1_N210;1;R12C35_W21;R12C35_N212_W210;1;R12C33_LSR1;R12C33_W212_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3881442 ] ,
          "attributes": {
            "ROUTING": "R13C35_F3;;1;R13C35_SN20;R13C35_F3_SN20;1;R12C35_A5;R12C35_N121_A5;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[14]": {
          "hide_name": 0,
          "bits": [ 3881441 ] ,
          "attributes": {
            "ROUTING": "R13C35_A3;R13C35_S251_A3;1;R12C35_Q5;;1;R12C35_S25;R12C35_Q5_S250;1;R13C35_X06;R13C35_S251_X06;1;R13C35_C7;R13C35_X06_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3881439 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3881437 ] ,
          "attributes": {
            "ROUTING": "R13C33_F2;;1;R13C33_S22;R13C33_F2_S220;1;R14C33_X07;R14C33_S221_X07;1;R14C33_A2;R14C33_X07_A2;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[1]": {
          "hide_name": 0,
          "bits": [ 3881436 ] ,
          "attributes": {
            "ROUTING": "R14C33_N22;R14C33_Q2_N220;1;R13C33_X07;R13C33_N221_X07;1;R13C33_A2;R13C33_X07_A2;1;R14C33_Q2;;1;R14C33_N10;R14C33_Q2_N100;1;R13C33_B7;R13C33_N101_B7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881434 ] ,
          "attributes": {
            "ROUTING": "R13C33_F3;;1;R13C33_S10;R13C33_F3_S100;1;R14C33_A4;R14C33_S101_A4;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[2]": {
          "hide_name": 0,
          "bits": [ 3881433 ] ,
          "attributes": {
            "ROUTING": "R13C33_A3;R13C33_X05_A3;1;R14C33_Q4;;1;R14C33_N24;R14C33_Q4_N240;1;R13C33_X05;R13C33_N241_X05;1;R13C33_C7;R13C33_X05_C7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881432 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3881429 ] ,
          "attributes": {
            "ROUTING": "R13C33_F4;;1;R13C33_S24;R13C33_F4_S240;1;R14C33_X03;R14C33_S241_X03;1;R14C33_A0;R14C33_X03_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[3]": {
          "hide_name": 0,
          "bits": [ 3881428 ] ,
          "attributes": {
            "ROUTING": "R14C33_SN20;R14C33_Q0_SN20;1;R13C33_A4;R13C33_N121_A4;1;R14C33_Q0;;1;R14C33_N13;R14C33_Q0_N130;1;R13C33_D7;R13C33_N131_D7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881427 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3881424 ] ,
          "attributes": {
            "ROUTING": "R13C33_F5;;1;R13C33_SN10;R13C33_F5_SN10;1;R12C33_A2;R12C33_N111_A2;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[4]": {
          "hide_name": 0,
          "bits": [ 3881423 ] ,
          "attributes": {
            "ROUTING": "R12C33_S10;R12C33_Q2_S100;1;R13C33_A5;R13C33_S101_A5;1;R12C33_Q2;;1;R12C33_S13;R12C33_Q2_S130;1;R13C33_E27;R13C33_S131_E270;1;R13C34_A6;R13C34_E271_A6;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3881419 ] ,
          "attributes": {
            "ROUTING": "R13C34_F0;;1;R13C34_N20;R13C34_F0_N200;1;R12C34_X01;R12C34_N201_X01;1;R12C34_A0;R12C34_X01_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[5]": {
          "hide_name": 0,
          "bits": [ 3881418 ] ,
          "attributes": {
            "ROUTING": "R12C34_S20;R12C34_Q0_S200;1;R13C34_X01;R13C34_S201_X01;1;R13C34_A0;R13C34_X01_A0;1;R12C34_Q0;;1;R12C34_SN20;R12C34_Q0_SN20;1;R13C34_B6;R13C34_S121_B6;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3881417 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3881414 ] ,
          "attributes": {
            "ROUTING": "R13C34_F1;;1;R13C34_SN10;R13C34_F1_SN10;1;R12C34_A3;R12C34_N111_A3;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[6]": {
          "hide_name": 0,
          "bits": [ 3881413 ] ,
          "attributes": {
            "ROUTING": "R13C34_A1;R13C34_S131_A1;1;R12C34_Q3;;1;R12C34_S13;R12C34_Q3_S130;1;R13C34_C6;R13C34_S131_C6;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3881412 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3881409 ] ,
          "attributes": {
            "ROUTING": "R13C34_F2;;1;R13C34_N22;R13C34_F2_N220;1;R12C34_X07;R12C34_N221_X07;1;R12C34_A2;R12C34_X07_A2;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[7]": {
          "hide_name": 0,
          "bits": [ 3881408 ] ,
          "attributes": {
            "ROUTING": "R12C34_S22;R12C34_Q2_S220;1;R13C34_X07;R13C34_S221_X07;1;R13C34_A2;R13C34_X07_A2;1;R12C34_Q2;;1;R12C34_SN10;R12C34_Q2_SN10;1;R13C34_D6;R13C34_S111_D6;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3881407 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881404 ] ,
          "attributes": {
            "ROUTING": "R13C33_F1;;1;R13C33_S13;R13C33_F1_S130;1;R14C33_A1;R14C33_S131_A1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[0]": {
          "hide_name": 0,
          "bits": [ 3881403 ] ,
          "attributes": {
            "ROUTING": "R14C33_N21;R14C33_Q1_N210;1;R13C33_A7;R13C33_N211_A7;1;R14C33_Q1;;1;R14C33_SN10;R14C33_Q1_SN10;1;R13C33_A1;R13C33_N111_A1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3881402 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3881399 ] ,
          "attributes": {
            "ROUTING": "R13C34_F5;;1;R13C34_N25;R13C34_F5_N250;1;R12C34_A1;R12C34_N251_A1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[10]": {
          "hide_name": 0,
          "bits": [ 3881398 ] ,
          "attributes": {
            "ROUTING": "R13C34_A5;R13C34_S211_A5;1;R12C34_Q1;;1;R12C34_S21;R12C34_Q1_S210;1;R13C34_X08;R13C34_S211_X08;1;R13C34_C7;R13C34_X08_C7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3881396 ] ,
          "attributes": {
            "ROUTING": "R13C35_F0;;1;R13C35_X05;R13C35_F0_X05;1;R13C35_A4;R13C35_X05_A4;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[11]": {
          "hide_name": 0,
          "bits": [ 3881395 ] ,
          "attributes": {
            "ROUTING": "R13C35_X03;R13C35_Q4_X03;1;R13C35_A0;R13C35_X03_A0;1;R13C35_Q4;;1;R13C35_EW20;R13C35_Q4_EW20;1;R13C34_D7;R13C34_W121_D7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3881394 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3881391 ] ,
          "attributes": {
            "ROUTING": "R13C35_F1;;1;R13C35_SN10;R13C35_F1_SN10;1;R12C35_A0;R12C35_N111_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[12]": {
          "hide_name": 0,
          "bits": [ 3881390 ] ,
          "attributes": {
            "ROUTING": "R12C35_S13;R12C35_Q0_S130;1;R13C35_A1;R13C35_S131_A1;1;R12C35_Q0;;1;R12C35_S10;R12C35_Q0_S100;1;R13C35_A7;R13C35_S101_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3881388 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3881385 ] ,
          "attributes": {
            "ROUTING": "R13C35_F2;;1;R13C35_E10;R13C35_F2_E100;1;R13C35_A5;R13C35_E100_A5;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[13]": {
          "hide_name": 0,
          "bits": [ 3881384 ] ,
          "attributes": {
            "ROUTING": "R13C35_N13;R13C35_Q5_N130;1;R13C35_A2;R13C35_N130_A2;1;R13C35_Q5;;1;R13C35_X08;R13C35_Q5_X08;1;R13C35_B7;R13C35_X08_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3881382 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3881380 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3881377 ] ,
          "attributes": {
            "ROUTING": "R13C34_F3;;1;R13C34_N23;R13C34_F3_N230;1;R12C34_A5;R12C34_N231_A5;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[8]": {
          "hide_name": 0,
          "bits": [ 3881376 ] ,
          "attributes": {
            "ROUTING": "R12C34_S25;R12C34_Q5_S250;1;R13C34_A3;R13C34_S251_A3;1;R12C34_Q5;;1;R12C34_S10;R12C34_Q5_S100;1;R13C34_A7;R13C34_S101_A7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881375 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3881372 ] ,
          "attributes": {
            "ROUTING": "R13C34_F4;;1;R13C34_SN20;R13C34_F4_SN20;1;R12C34_A4;R12C34_N121_A4;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[9]": {
          "hide_name": 0,
          "bits": [ 3881371 ] ,
          "attributes": {
            "ROUTING": "R13C34_A4;R13C34_X05_A4;1;R12C34_Q4;;1;R12C34_S24;R12C34_Q4_S240;1;R13C34_X05;R13C34_S241_X05;1;R13C34_B7;R13C34_X05_B7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3881370 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3881368 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3881361 ] ,
          "attributes": {
            "ROUTING": "R16C35_F2;;1;R16C35_X05;R16C35_F2_X05;1;R16C35_LSR0;R16C35_X05_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 3881875 ] ,
          "attributes": {
            "ROUTING": "R23C20_SEL2;R23C20_X08_SEL2;1;R23C20_F5;;1;R23C20_X08;R23C20_F5_X08;1;R23C20_D0;R23C20_X08_D0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881357 ] ,
          "attributes": {
            "ROUTING": "R16C35_F3;;1;R16C35_X06;R16C35_F3_X06;1;R16C35_LSR2;R16C35_X06_LSR2;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881912 ] ,
          "attributes": {
            "ROUTING": "R21C23_F6;;1;R21C23_X07;R21C23_F6_X07;1;R21C23_LSR2;R21C23_X07_LSR2;1"
          }
        },
        "display_inst.en_conmutador": {
          "hide_name": 0,
          "bits": [ 3881355 ] ,
          "attributes": {
            "ROUTING": "R16C35_CE2;R16C35_S211_CE2;1;R15C35_Q1;;1;R15C35_S21;R15C35_Q1_S210;1;R16C35_CE0;R16C35_S211_CE0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:15.9-15.22",
            "hdlname": "display_inst en_conmutador"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881351 ] ,
          "attributes": {
            "ROUTING": "R16C44_F1;;1;R16C44_I1MUX0;R16C44_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881350 ] ,
          "attributes": {
            "ROUTING": "R16C44_F0;;1;R16C44_I0MUX0;R16C44_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881346 ] ,
          "attributes": {
            "ROUTING": "R16C44_F3;;1;R16C44_I1MUX2;R16C44_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881345 ] ,
          "attributes": {
            "ROUTING": "R16C44_F2;;1;R16C44_I0MUX2;R16C44_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881343 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF0;;1;R16C44_I1MUX1;R16C44_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881342 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF2;;1;R16C44_I0MUX1;R16C44_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881338 ] ,
          "attributes": {
            "ROUTING": "R16C44_F5;;1;R16C44_I1MUX4;R16C44_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881337 ] ,
          "attributes": {
            "ROUTING": "R16C44_F4;;1;R16C44_I0MUX4;R16C44_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881333 ] ,
          "attributes": {
            "ROUTING": "R16C44_F7;;1;R16C44_I1MUX6;R16C44_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881332 ] ,
          "attributes": {
            "ROUTING": "R16C44_F6;;1;R16C44_I0MUX6;R16C44_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881330 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF4;;1;R16C44_I1MUX5;R16C44_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881329 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF6;;1;R16C44_I0MUX5;R16C44_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881327 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF1;;1;R16C44_I1MUX3;R16C44_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881326 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF5;;1;R16C44_I0MUX3;R16C44_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881322 ] ,
          "attributes": {
            "ROUTING": "R16C45_F1;;1;R16C45_I1MUX0;R16C45_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881321 ] ,
          "attributes": {
            "ROUTING": "R16C45_F0;;1;R16C45_I0MUX0;R16C45_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881317 ] ,
          "attributes": {
            "ROUTING": "R16C45_F3;;1;R16C45_I1MUX2;R16C45_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881316 ] ,
          "attributes": {
            "ROUTING": "R16C45_F2;;1;R16C45_I0MUX2;R16C45_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881314 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF0;;1;R16C45_I1MUX1;R16C45_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881313 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF2;;1;R16C45_I0MUX1;R16C45_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881309 ] ,
          "attributes": {
            "ROUTING": "R16C45_F5;;1;R16C45_I1MUX4;R16C45_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881308 ] ,
          "attributes": {
            "ROUTING": "R16C45_F4;;1;R16C45_I0MUX4;R16C45_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881304 ] ,
          "attributes": {
            "ROUTING": "R16C45_F7;;1;R16C45_I1MUX6;R16C45_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881303 ] ,
          "attributes": {
            "ROUTING": "R16C45_F6;;1;R16C45_I0MUX6;R16C45_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881301 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF4;;1;R16C45_I1MUX5;R16C45_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881300 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF6;;1;R16C45_I0MUX5;R16C45_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881298 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF1;;1;R16C45_I1MUX3;R16C45_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881297 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF5;;1;R16C45_I0MUX3;R16C45_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881293 ] ,
          "attributes": {
            "ROUTING": "R17C40_F1;;1;R17C40_I1MUX0;R17C40_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881292 ] ,
          "attributes": {
            "ROUTING": "R17C40_F0;;1;R17C40_I0MUX0;R17C40_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881288 ] ,
          "attributes": {
            "ROUTING": "R17C40_F3;;1;R17C40_I1MUX2;R17C40_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881287 ] ,
          "attributes": {
            "ROUTING": "R17C40_F2;;1;R17C40_I0MUX2;R17C40_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881285 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF0;;1;R17C40_I1MUX1;R17C40_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881284 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF2;;1;R17C40_I0MUX1;R17C40_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881280 ] ,
          "attributes": {
            "ROUTING": "R17C40_F5;;1;R17C40_I1MUX4;R17C40_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881279 ] ,
          "attributes": {
            "ROUTING": "R17C40_F4;;1;R17C40_I0MUX4;R17C40_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881275 ] ,
          "attributes": {
            "ROUTING": "R17C40_F7;;1;R17C40_I1MUX6;R17C40_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881274 ] ,
          "attributes": {
            "ROUTING": "R17C40_F6;;1;R17C40_I0MUX6;R17C40_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881272 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF4;;1;R17C40_I1MUX5;R17C40_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881271 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF6;;1;R17C40_I0MUX5;R17C40_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881269 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF1;;1;R17C40_I1MUX3;R17C40_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881268 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF5;;1;R17C40_I0MUX3;R17C40_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881264 ] ,
          "attributes": {
            "ROUTING": "R17C41_F1;;1;R17C41_I1MUX0;R17C41_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881263 ] ,
          "attributes": {
            "ROUTING": "R17C41_F0;;1;R17C41_I0MUX0;R17C41_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881259 ] ,
          "attributes": {
            "ROUTING": "R17C41_F3;;1;R17C41_I1MUX2;R17C41_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881258 ] ,
          "attributes": {
            "ROUTING": "R17C41_F2;;1;R17C41_I0MUX2;R17C41_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881256 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF0;;1;R17C41_I1MUX1;R17C41_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881255 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF2;;1;R17C41_I0MUX1;R17C41_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881251 ] ,
          "attributes": {
            "ROUTING": "R17C41_F5;;1;R17C41_I1MUX4;R17C41_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881250 ] ,
          "attributes": {
            "ROUTING": "R17C41_F4;;1;R17C41_I0MUX4;R17C41_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881246 ] ,
          "attributes": {
            "ROUTING": "R17C41_F7;;1;R17C41_I1MUX6;R17C41_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881245 ] ,
          "attributes": {
            "ROUTING": "R17C41_F6;;1;R17C41_I0MUX6;R17C41_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881243 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF4;;1;R17C41_I1MUX5;R17C41_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881242 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF6;;1;R17C41_I0MUX5;R17C41_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881240 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF1;;1;R17C41_I1MUX3;R17C41_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881239 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF5;;1;R17C41_I0MUX3;R17C41_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1": {
          "hide_name": 0,
          "bits": [ 3881237 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF3;;1;R17C40_I1MUX7;R17C40_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0": {
          "hide_name": 0,
          "bits": [ 3881236 ] ,
          "attributes": {
            "ROUTING": "R17C41_OF3;;1;R17C40_I0MUX7;R17C40_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881232 ] ,
          "attributes": {
            "ROUTING": "R17C42_F1;;1;R17C42_I1MUX0;R17C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881231 ] ,
          "attributes": {
            "ROUTING": "R17C42_F0;;1;R17C42_I0MUX0;R17C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881227 ] ,
          "attributes": {
            "ROUTING": "R17C42_F3;;1;R17C42_I1MUX2;R17C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881226 ] ,
          "attributes": {
            "ROUTING": "R17C42_F2;;1;R17C42_I0MUX2;R17C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881224 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF0;;1;R17C42_I1MUX1;R17C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881223 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF2;;1;R17C42_I0MUX1;R17C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881219 ] ,
          "attributes": {
            "ROUTING": "R17C42_F5;;1;R17C42_I1MUX4;R17C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881218 ] ,
          "attributes": {
            "ROUTING": "R17C42_F4;;1;R17C42_I0MUX4;R17C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881214 ] ,
          "attributes": {
            "ROUTING": "R17C42_F7;;1;R17C42_I1MUX6;R17C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881213 ] ,
          "attributes": {
            "ROUTING": "R17C42_F6;;1;R17C42_I0MUX6;R17C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881211 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF4;;1;R17C42_I1MUX5;R17C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881210 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF6;;1;R17C42_I0MUX5;R17C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881208 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF1;;1;R17C42_I1MUX3;R17C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881207 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF5;;1;R17C42_I0MUX3;R17C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881203 ] ,
          "attributes": {
            "ROUTING": "R17C43_F1;;1;R17C43_I1MUX0;R17C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881202 ] ,
          "attributes": {
            "ROUTING": "R17C43_F0;;1;R17C43_I0MUX0;R17C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881198 ] ,
          "attributes": {
            "ROUTING": "R17C43_F3;;1;R17C43_I1MUX2;R17C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881197 ] ,
          "attributes": {
            "ROUTING": "R17C43_F2;;1;R17C43_I0MUX2;R17C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881195 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF0;;1;R17C43_I1MUX1;R17C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881194 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF2;;1;R17C43_I0MUX1;R17C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881190 ] ,
          "attributes": {
            "ROUTING": "R17C43_F5;;1;R17C43_I1MUX4;R17C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881189 ] ,
          "attributes": {
            "ROUTING": "R17C43_F4;;1;R17C43_I0MUX4;R17C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881185 ] ,
          "attributes": {
            "ROUTING": "R17C43_F7;;1;R17C43_I1MUX6;R17C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881184 ] ,
          "attributes": {
            "ROUTING": "R17C43_F6;;1;R17C43_I0MUX6;R17C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881182 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF4;;1;R17C43_I1MUX5;R17C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881181 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF6;;1;R17C43_I0MUX5;R17C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881179 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF1;;1;R17C43_I1MUX3;R17C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881178 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF5;;1;R17C43_I0MUX3;R17C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1": {
          "hide_name": 0,
          "bits": [ 3881176 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF3;;1;R17C42_I1MUX7;R17C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0": {
          "hide_name": 0,
          "bits": [ 3881175 ] ,
          "attributes": {
            "ROUTING": "R17C43_OF3;;1;R17C42_I0MUX7;R17C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881171 ] ,
          "attributes": {
            "ROUTING": "R15C42_F1;;1;R15C42_I1MUX0;R15C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881170 ] ,
          "attributes": {
            "ROUTING": "R15C42_F0;;1;R15C42_I0MUX0;R15C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881166 ] ,
          "attributes": {
            "ROUTING": "R15C42_F3;;1;R15C42_I1MUX2;R15C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881165 ] ,
          "attributes": {
            "ROUTING": "R15C42_F2;;1;R15C42_I0MUX2;R15C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881163 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF0;;1;R15C42_I1MUX1;R15C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881162 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF2;;1;R15C42_I0MUX1;R15C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881158 ] ,
          "attributes": {
            "ROUTING": "R15C42_F5;;1;R15C42_I1MUX4;R15C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881157 ] ,
          "attributes": {
            "ROUTING": "R15C42_F4;;1;R15C42_I0MUX4;R15C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881153 ] ,
          "attributes": {
            "ROUTING": "R15C42_F7;;1;R15C42_I1MUX6;R15C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881152 ] ,
          "attributes": {
            "ROUTING": "R15C42_F6;;1;R15C42_I0MUX6;R15C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881150 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF4;;1;R15C42_I1MUX5;R15C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881149 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF6;;1;R15C42_I0MUX5;R15C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881147 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF1;;1;R15C42_I1MUX3;R15C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881146 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF5;;1;R15C42_I0MUX3;R15C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881142 ] ,
          "attributes": {
            "ROUTING": "R15C43_F1;;1;R15C43_I1MUX0;R15C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881141 ] ,
          "attributes": {
            "ROUTING": "R15C43_F0;;1;R15C43_I0MUX0;R15C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881137 ] ,
          "attributes": {
            "ROUTING": "R15C43_F3;;1;R15C43_I1MUX2;R15C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881136 ] ,
          "attributes": {
            "ROUTING": "R15C43_F2;;1;R15C43_I0MUX2;R15C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881134 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF0;;1;R15C43_I1MUX1;R15C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881133 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF2;;1;R15C43_I0MUX1;R15C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881129 ] ,
          "attributes": {
            "ROUTING": "R15C43_F5;;1;R15C43_I1MUX4;R15C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881128 ] ,
          "attributes": {
            "ROUTING": "R15C43_F4;;1;R15C43_I0MUX4;R15C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881124 ] ,
          "attributes": {
            "ROUTING": "R15C43_F7;;1;R15C43_I1MUX6;R15C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881123 ] ,
          "attributes": {
            "ROUTING": "R15C43_F6;;1;R15C43_I0MUX6;R15C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881121 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF4;;1;R15C43_I1MUX5;R15C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881120 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF6;;1;R15C43_I0MUX5;R15C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881118 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF1;;1;R15C43_I1MUX3;R15C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881117 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF5;;1;R15C43_I0MUX3;R15C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1": {
          "hide_name": 0,
          "bits": [ 3881115 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF3;;1;R15C42_I1MUX7;R15C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0": {
          "hide_name": 0,
          "bits": [ 3881114 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF3;;1;R15C42_I0MUX7;R15C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881110 ] ,
          "attributes": {
            "ROUTING": "R17C44_F1;;1;R17C44_I1MUX0;R17C44_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881109 ] ,
          "attributes": {
            "ROUTING": "R17C44_F0;;1;R17C44_I0MUX0;R17C44_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881105 ] ,
          "attributes": {
            "ROUTING": "R17C44_F3;;1;R17C44_I1MUX2;R17C44_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881104 ] ,
          "attributes": {
            "ROUTING": "R17C44_F2;;1;R17C44_I0MUX2;R17C44_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881102 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF0;;1;R17C44_I1MUX1;R17C44_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881101 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF2;;1;R17C44_I0MUX1;R17C44_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881097 ] ,
          "attributes": {
            "ROUTING": "R17C44_F5;;1;R17C44_I1MUX4;R17C44_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881096 ] ,
          "attributes": {
            "ROUTING": "R17C44_F4;;1;R17C44_I0MUX4;R17C44_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881092 ] ,
          "attributes": {
            "ROUTING": "R17C44_F7;;1;R17C44_I1MUX6;R17C44_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881091 ] ,
          "attributes": {
            "ROUTING": "R17C44_F6;;1;R17C44_I0MUX6;R17C44_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881089 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF4;;1;R17C44_I1MUX5;R17C44_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881088 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF6;;1;R17C44_I0MUX5;R17C44_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881086 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF1;;1;R17C44_I1MUX3;R17C44_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881085 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF5;;1;R17C44_I0MUX3;R17C44_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881081 ] ,
          "attributes": {
            "ROUTING": "R17C45_F1;;1;R17C45_I1MUX0;R17C45_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881080 ] ,
          "attributes": {
            "ROUTING": "R17C45_F0;;1;R17C45_I0MUX0;R17C45_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881076 ] ,
          "attributes": {
            "ROUTING": "R17C45_F3;;1;R17C45_I1MUX2;R17C45_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881075 ] ,
          "attributes": {
            "ROUTING": "R17C45_F2;;1;R17C45_I0MUX2;R17C45_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881073 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF0;;1;R17C45_I1MUX1;R17C45_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881072 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF2;;1;R17C45_I0MUX1;R17C45_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881068 ] ,
          "attributes": {
            "ROUTING": "R17C45_F5;;1;R17C45_I1MUX4;R17C45_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881067 ] ,
          "attributes": {
            "ROUTING": "R17C45_F4;;1;R17C45_I0MUX4;R17C45_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881063 ] ,
          "attributes": {
            "ROUTING": "R17C45_F7;;1;R17C45_I1MUX6;R17C45_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881062 ] ,
          "attributes": {
            "ROUTING": "R17C45_F6;;1;R17C45_I0MUX6;R17C45_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881060 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF4;;1;R17C45_I1MUX5;R17C45_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881059 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF6;;1;R17C45_I0MUX5;R17C45_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881057 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF1;;1;R17C45_I1MUX3;R17C45_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881056 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF5;;1;R17C45_I0MUX3;R17C45_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3881054 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF3;;1;R17C44_I1MUX7;R17C44_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3881053 ] ,
          "attributes": {
            "ROUTING": "R17C45_OF3;;1;R17C44_I0MUX7;R17C44_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881049 ] ,
          "attributes": {
            "ROUTING": "R15C44_F1;;1;R15C44_I1MUX0;R15C44_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881048 ] ,
          "attributes": {
            "ROUTING": "R15C44_F0;;1;R15C44_I0MUX0;R15C44_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881044 ] ,
          "attributes": {
            "ROUTING": "R15C44_F3;;1;R15C44_I1MUX2;R15C44_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881043 ] ,
          "attributes": {
            "ROUTING": "R15C44_F2;;1;R15C44_I0MUX2;R15C44_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881041 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF0;;1;R15C44_I1MUX1;R15C44_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881040 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF2;;1;R15C44_I0MUX1;R15C44_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881036 ] ,
          "attributes": {
            "ROUTING": "R15C44_F5;;1;R15C44_I1MUX4;R15C44_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881035 ] ,
          "attributes": {
            "ROUTING": "R15C44_F4;;1;R15C44_I0MUX4;R15C44_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881031 ] ,
          "attributes": {
            "ROUTING": "R15C44_F7;;1;R15C44_I1MUX6;R15C44_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881030 ] ,
          "attributes": {
            "ROUTING": "R15C44_F6;;1;R15C44_I0MUX6;R15C44_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881028 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF4;;1;R15C44_I1MUX5;R15C44_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881027 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF6;;1;R15C44_I0MUX5;R15C44_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881025 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF1;;1;R15C44_I1MUX3;R15C44_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881024 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF5;;1;R15C44_I0MUX3;R15C44_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881020 ] ,
          "attributes": {
            "ROUTING": "R15C45_F1;;1;R15C45_I1MUX0;R15C45_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881019 ] ,
          "attributes": {
            "ROUTING": "R15C45_F0;;1;R15C45_I0MUX0;R15C45_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881015 ] ,
          "attributes": {
            "ROUTING": "R15C45_F3;;1;R15C45_I1MUX2;R15C45_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881014 ] ,
          "attributes": {
            "ROUTING": "R15C45_F2;;1;R15C45_I0MUX2;R15C45_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881012 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF0;;1;R15C45_I1MUX1;R15C45_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881011 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF2;;1;R15C45_I0MUX1;R15C45_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881007 ] ,
          "attributes": {
            "ROUTING": "R15C45_F5;;1;R15C45_I1MUX4;R15C45_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881006 ] ,
          "attributes": {
            "ROUTING": "R15C45_F4;;1;R15C45_I0MUX4;R15C45_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881002 ] ,
          "attributes": {
            "ROUTING": "R15C45_F7;;1;R15C45_I1MUX6;R15C45_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881001 ] ,
          "attributes": {
            "ROUTING": "R15C45_F6;;1;R15C45_I0MUX6;R15C45_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880999 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF4;;1;R15C45_I1MUX5;R15C45_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880998 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF6;;1;R15C45_I0MUX5;R15C45_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880996 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF1;;1;R15C45_I1MUX3;R15C45_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880995 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF5;;1;R15C45_I0MUX3;R15C45_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880993 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF3;;1;R15C44_I1MUX7;R15C44_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880992 ] ,
          "attributes": {
            "ROUTING": "R15C45_OF3;;1;R15C44_I0MUX7;R15C44_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880988 ] ,
          "attributes": {
            "ROUTING": "R16C42_F1;;1;R16C42_I1MUX0;R16C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880987 ] ,
          "attributes": {
            "ROUTING": "R16C42_F0;;1;R16C42_I0MUX0;R16C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880983 ] ,
          "attributes": {
            "ROUTING": "R16C42_F3;;1;R16C42_I1MUX2;R16C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880982 ] ,
          "attributes": {
            "ROUTING": "R16C42_F2;;1;R16C42_I0MUX2;R16C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880980 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF0;;1;R16C42_I1MUX1;R16C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880979 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF2;;1;R16C42_I0MUX1;R16C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880975 ] ,
          "attributes": {
            "ROUTING": "R16C42_F5;;1;R16C42_I1MUX4;R16C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880974 ] ,
          "attributes": {
            "ROUTING": "R16C42_F4;;1;R16C42_I0MUX4;R16C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880970 ] ,
          "attributes": {
            "ROUTING": "R16C42_F7;;1;R16C42_I1MUX6;R16C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880969 ] ,
          "attributes": {
            "ROUTING": "R16C42_F6;;1;R16C42_I0MUX6;R16C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880967 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF4;;1;R16C42_I1MUX5;R16C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880966 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF6;;1;R16C42_I0MUX5;R16C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880964 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF1;;1;R16C42_I1MUX3;R16C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880963 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF5;;1;R16C42_I0MUX3;R16C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880959 ] ,
          "attributes": {
            "ROUTING": "R16C43_F1;;1;R16C43_I1MUX0;R16C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880958 ] ,
          "attributes": {
            "ROUTING": "R16C43_F0;;1;R16C43_I0MUX0;R16C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880954 ] ,
          "attributes": {
            "ROUTING": "R16C43_F3;;1;R16C43_I1MUX2;R16C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880953 ] ,
          "attributes": {
            "ROUTING": "R16C43_F2;;1;R16C43_I0MUX2;R16C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880951 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF0;;1;R16C43_I1MUX1;R16C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880950 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF2;;1;R16C43_I0MUX1;R16C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880946 ] ,
          "attributes": {
            "ROUTING": "R16C43_F5;;1;R16C43_I1MUX4;R16C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880945 ] ,
          "attributes": {
            "ROUTING": "R16C43_F4;;1;R16C43_I0MUX4;R16C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880941 ] ,
          "attributes": {
            "ROUTING": "R16C43_F7;;1;R16C43_I1MUX6;R16C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880940 ] ,
          "attributes": {
            "ROUTING": "R16C43_F6;;1;R16C43_I0MUX6;R16C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880938 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF4;;1;R16C43_I1MUX5;R16C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880937 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF6;;1;R16C43_I0MUX5;R16C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880935 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF1;;1;R16C43_I1MUX3;R16C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880934 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF5;;1;R16C43_I0MUX3;R16C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880932 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF3;;1;R16C42_I1MUX7;R16C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880931 ] ,
          "attributes": {
            "ROUTING": "R16C43_OF3;;1;R16C42_I0MUX7;R16C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880929 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF3;;1;R16C44_I1MUX7;R16C44_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880928 ] ,
          "attributes": {
            "ROUTING": "R16C45_OF3;;1;R16C44_I0MUX7;R16C44_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_O_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880926 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880922 ] ,
          "attributes": {
            "ROUTING": "R17C33_F1;;1;R17C33_I1MUX0;R17C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880921 ] ,
          "attributes": {
            "ROUTING": "R17C33_F0;;1;R17C33_I0MUX0;R17C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880917 ] ,
          "attributes": {
            "ROUTING": "R17C33_F3;;1;R17C33_I1MUX2;R17C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880916 ] ,
          "attributes": {
            "ROUTING": "R17C33_F2;;1;R17C33_I0MUX2;R17C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880914 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF0;;1;R17C33_I1MUX1;R17C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880913 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF2;;1;R17C33_I0MUX1;R17C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880909 ] ,
          "attributes": {
            "ROUTING": "R17C33_F5;;1;R17C33_I1MUX4;R17C33_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880908 ] ,
          "attributes": {
            "ROUTING": "R17C33_F4;;1;R17C33_I0MUX4;R17C33_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880904 ] ,
          "attributes": {
            "ROUTING": "R17C33_F7;;1;R17C33_I1MUX6;R17C33_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880903 ] ,
          "attributes": {
            "ROUTING": "R17C33_F6;;1;R17C33_I0MUX6;R17C33_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880901 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF4;;1;R17C33_I1MUX5;R17C33_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880900 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF6;;1;R17C33_I0MUX5;R17C33_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880898 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF1;;1;R17C33_I1MUX3;R17C33_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880897 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF5;;1;R17C33_I0MUX3;R17C33_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880893 ] ,
          "attributes": {
            "ROUTING": "R18C27_F1;;1;R18C27_I1MUX0;R18C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880892 ] ,
          "attributes": {
            "ROUTING": "R18C27_F0;;1;R18C27_I0MUX0;R18C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880888 ] ,
          "attributes": {
            "ROUTING": "R18C27_F3;;1;R18C27_I1MUX2;R18C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880887 ] ,
          "attributes": {
            "ROUTING": "R18C27_F2;;1;R18C27_I0MUX2;R18C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880885 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF0;;1;R18C27_I1MUX1;R18C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880884 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF2;;1;R18C27_I0MUX1;R18C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880880 ] ,
          "attributes": {
            "ROUTING": "R18C27_F5;;1;R18C27_I1MUX4;R18C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880879 ] ,
          "attributes": {
            "ROUTING": "R18C27_F4;;1;R18C27_I0MUX4;R18C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880875 ] ,
          "attributes": {
            "ROUTING": "R18C27_F7;;1;R18C27_I1MUX6;R18C27_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880874 ] ,
          "attributes": {
            "ROUTING": "R18C27_F6;;1;R18C27_I0MUX6;R18C27_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880872 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF4;;1;R18C27_I1MUX5;R18C27_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880871 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF6;;1;R18C27_I0MUX5;R18C27_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880869 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF1;;1;R18C27_I1MUX3;R18C27_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880868 ] ,
          "attributes": {
            "ROUTING": "R18C27_OF5;;1;R18C27_I0MUX3;R18C27_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880864 ] ,
          "attributes": {
            "ROUTING": "R21C28_F1;;1;R21C28_I1MUX0;R21C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880863 ] ,
          "attributes": {
            "ROUTING": "R21C28_F0;;1;R21C28_I0MUX0;R21C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880859 ] ,
          "attributes": {
            "ROUTING": "R21C28_F3;;1;R21C28_I1MUX2;R21C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880858 ] ,
          "attributes": {
            "ROUTING": "R21C28_F2;;1;R21C28_I0MUX2;R21C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880856 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF0;;1;R21C28_I1MUX1;R21C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880855 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF2;;1;R21C28_I0MUX1;R21C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880851 ] ,
          "attributes": {
            "ROUTING": "R21C28_F5;;1;R21C28_I1MUX4;R21C28_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880850 ] ,
          "attributes": {
            "ROUTING": "R21C28_F4;;1;R21C28_I0MUX4;R21C28_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880846 ] ,
          "attributes": {
            "ROUTING": "R21C28_F7;;1;R21C28_I1MUX6;R21C28_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880845 ] ,
          "attributes": {
            "ROUTING": "R21C28_F6;;1;R21C28_I0MUX6;R21C28_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880843 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF4;;1;R21C28_I1MUX5;R21C28_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880842 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF6;;1;R21C28_I0MUX5;R21C28_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880840 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF1;;1;R21C28_I1MUX3;R21C28_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880839 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF5;;1;R21C28_I0MUX3;R21C28_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880835 ] ,
          "attributes": {
            "ROUTING": "R21C29_F1;;1;R21C29_I1MUX0;R21C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880834 ] ,
          "attributes": {
            "ROUTING": "R21C29_F0;;1;R21C29_I0MUX0;R21C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880830 ] ,
          "attributes": {
            "ROUTING": "R21C29_F3;;1;R21C29_I1MUX2;R21C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880829 ] ,
          "attributes": {
            "ROUTING": "R21C29_F2;;1;R21C29_I0MUX2;R21C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880827 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF0;;1;R21C29_I1MUX1;R21C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880826 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF2;;1;R21C29_I0MUX1;R21C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880822 ] ,
          "attributes": {
            "ROUTING": "R21C29_F5;;1;R21C29_I1MUX4;R21C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880821 ] ,
          "attributes": {
            "ROUTING": "R21C29_F4;;1;R21C29_I0MUX4;R21C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880817 ] ,
          "attributes": {
            "ROUTING": "R21C29_F7;;1;R21C29_I1MUX6;R21C29_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880816 ] ,
          "attributes": {
            "ROUTING": "R21C29_F6;;1;R21C29_I0MUX6;R21C29_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880814 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF4;;1;R21C29_I1MUX5;R21C29_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880813 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF6;;1;R21C29_I0MUX5;R21C29_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880811 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF1;;1;R21C29_I1MUX3;R21C29_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880810 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF5;;1;R21C29_I0MUX3;R21C29_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880808 ] ,
          "attributes": {
            "ROUTING": "R21C28_OF3;;1;R21C28_I1MUX7;R21C28_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880807 ] ,
          "attributes": {
            "ROUTING": "R21C29_OF3;;1;R21C28_I0MUX7;R21C28_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880803 ] ,
          "attributes": {
            "ROUTING": "R20C27_F1;;1;R20C27_I1MUX0;R20C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880802 ] ,
          "attributes": {
            "ROUTING": "R20C27_F0;;1;R20C27_I0MUX0;R20C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880798 ] ,
          "attributes": {
            "ROUTING": "R20C27_F3;;1;R20C27_I1MUX2;R20C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880797 ] ,
          "attributes": {
            "ROUTING": "R20C27_F2;;1;R20C27_I0MUX2;R20C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880795 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF0;;1;R20C27_I1MUX1;R20C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880794 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF2;;1;R20C27_I0MUX1;R20C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880790 ] ,
          "attributes": {
            "ROUTING": "R20C27_F5;;1;R20C27_I1MUX4;R20C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880789 ] ,
          "attributes": {
            "ROUTING": "R20C27_F4;;1;R20C27_I0MUX4;R20C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880785 ] ,
          "attributes": {
            "ROUTING": "R20C27_F7;;1;R20C27_I1MUX6;R20C27_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880784 ] ,
          "attributes": {
            "ROUTING": "R20C27_F6;;1;R20C27_I0MUX6;R20C27_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880782 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF4;;1;R20C27_I1MUX5;R20C27_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880781 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF6;;1;R20C27_I0MUX5;R20C27_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "stored_B[7]": {
          "hide_name": 0,
          "bits": [ 3880768 ] ,
          "attributes": {
            "ROUTING": "R21C29_S26;R21C29_E261_S260;1;R22C29_X03;R22C29_S261_X03;1;R22C29_A1;R22C29_X03_A1;1;R21C27_N23;R21C27_E231_N230;1;R20C27_E23;R20C27_N231_E230;1;R20C28_B7;R20C28_E231_B7;1;R21C27_S23;R21C27_E231_S230;1;R22C27_X02;R22C27_S231_X02;1;R22C27_A1;R22C27_X02_A1;1;R21C28_SEL2;R21C28_X06_SEL2;1;R21C29_SEL6;R21C29_E261_SEL6;1;R21C29_SEL4;R21C29_E261_SEL4;1;R21C29_SEL2;R21C29_E261_SEL2;1;R21C28_SEL6;R21C28_X06_SEL6;1;R21C28_SEL0;R21C28_X06_SEL0;1;R21C28_X06;R21C28_E232_X06;1;R21C28_SEL4;R21C28_X06_SEL4;1;R21C24_E22;R21C24_Q2_E220;1;R21C26_E23;R21C26_E222_E230;1;R21C28_E26;R21C28_E232_E260;1;R21C29_SEL0;R21C29_E261_SEL0;1;R21C24_Q2;;1;R21C24_X05;R21C24_Q2_X05;1;R21C24_A2;R21C24_X05_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880762 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880760 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880757 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880751 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880749 ] ,
          "attributes": {
            "ROUTING": "R21C29_SEL1;R21C29_X01_SEL1;1;R20C28_SN20;R20C28_F2_SN20;1;R21C28_E22;R21C28_S121_E220;1;R21C29_X01;R21C29_E221_X01;1;R21C29_SEL5;R21C29_X01_SEL5;1;R21C28_SEL1;R21C28_X01_SEL1;1;R20C28_F2;;1;R20C28_S22;R20C28_F2_S220;1;R21C28_X01;R21C28_S221_X01;1;R21C28_SEL5;R21C28_X01_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880748 ] ,
          "attributes": {
            "ROUTING": "R20C28_E13;R20C28_F7_E130;1;R20C29_B1;R20C29_E131_B1;1;R20C28_F7;;1;R20C28_X04;R20C28_F7_X04;1;R20C28_B2;R20C28_X04_B2;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880746 ] ,
          "attributes": {
            "ROUTING": "R20C27_SEL1;R20C27_X02_SEL1;1;R20C28_F3;;1;R20C28_W23;R20C28_F3_W230;1;R20C27_X02;R20C27_W231_X02;1;R20C27_SEL5;R20C27_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880745 ] ,
          "attributes": {
            "ROUTING": "R20C28_S13;R20C28_F6_S130;1;R20C28_B3;R20C28_S130_B3;1;R20C28_F6;;1;R20C28_EW10;R20C28_F6_EW10;1;R20C29_S25;R20C29_E111_S250;1;R20C29_B2;R20C29_S250_B2;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880732 ] ,
          "attributes": {
            "ROUTING": "R21C27_F1;;1;R21C27_I1MUX0;R21C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880731 ] ,
          "attributes": {
            "ROUTING": "R21C27_F0;;1;R21C27_I0MUX0;R21C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880727 ] ,
          "attributes": {
            "ROUTING": "R21C27_F3;;1;R21C27_I1MUX2;R21C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880726 ] ,
          "attributes": {
            "ROUTING": "R21C27_F2;;1;R21C27_I0MUX2;R21C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880724 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF0;;1;R21C27_I1MUX1;R21C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880723 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF2;;1;R21C27_I0MUX1;R21C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880719 ] ,
          "attributes": {
            "ROUTING": "R21C27_F5;;1;R21C27_I1MUX4;R21C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880718 ] ,
          "attributes": {
            "ROUTING": "R21C27_F4;;1;R21C27_I0MUX4;R21C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880714 ] ,
          "attributes": {
            "ROUTING": "R21C27_F7;;1;R21C27_I1MUX6;R21C27_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880713 ] ,
          "attributes": {
            "ROUTING": "R21C27_F6;;1;R21C27_I0MUX6;R21C27_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880711 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF4;;1;R21C27_I1MUX5;R21C27_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880710 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF6;;1;R21C27_I0MUX5;R21C27_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[6]": {
          "hide_name": 0,
          "bits": [ 3880708 ] ,
          "attributes": {
            "ROUTING": "R20C28_F1;;1;R20C28_SN10;R20C28_F1_SN10;1;R21C28_W25;R21C28_S111_W250;1;R21C27_X04;R21C27_W251_X04;1;R21C27_SEL3;R21C27_X04_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880707 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF1;;1;R21C27_I1MUX3;R21C27_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880706 ] ,
          "attributes": {
            "ROUTING": "R21C27_OF5;;1;R21C27_I0MUX3;R21C27_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880704 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF1;;1;R20C27_I1MUX3;R20C27_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880703 ] ,
          "attributes": {
            "ROUTING": "R20C27_OF5;;1;R20C27_I0MUX3;R20C27_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880701 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880698 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880695 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880689 ] ,
          "attributes": {
            "ROUTING": "R15C24_F1;;1;R15C24_I1MUX0;R15C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880688 ] ,
          "attributes": {
            "ROUTING": "R15C24_F0;;1;R15C24_I0MUX0;R15C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880684 ] ,
          "attributes": {
            "ROUTING": "R15C24_F3;;1;R15C24_I1MUX2;R15C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880683 ] ,
          "attributes": {
            "ROUTING": "R15C24_F2;;1;R15C24_I0MUX2;R15C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880681 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF0;;1;R15C24_I1MUX1;R15C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880680 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF2;;1;R15C24_I0MUX1;R15C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880678 ] ,
          "attributes": {
            "ROUTING": "R16C24_F4;;1;R16C24_E13;R16C24_F4_E130;1;R16C24_N26;R16C24_E130_N260;1;R15C24_SEL1;R15C24_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880668 ] ,
          "attributes": {
            "ROUTING": "R16C25_F1;;1;R16C25_I1MUX0;R16C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880667 ] ,
          "attributes": {
            "ROUTING": "R16C25_F0;;1;R16C25_I0MUX0;R16C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880663 ] ,
          "attributes": {
            "ROUTING": "R16C25_F3;;1;R16C25_I1MUX2;R16C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880662 ] ,
          "attributes": {
            "ROUTING": "R16C25_F2;;1;R16C25_I0MUX2;R16C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880658 ] ,
          "attributes": {
            "ROUTING": "R18C24_F1;;1;R18C24_I1MUX0;R18C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880657 ] ,
          "attributes": {
            "ROUTING": "R18C24_F0;;1;R18C24_I0MUX0;R18C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880653 ] ,
          "attributes": {
            "ROUTING": "R18C24_F3;;1;R18C24_I1MUX2;R18C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880652 ] ,
          "attributes": {
            "ROUTING": "R18C24_F2;;1;R18C24_I0MUX2;R18C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880650 ] ,
          "attributes": {
            "ROUTING": "R16C24_F2;;1;R16C24_S22;R16C24_F2_S220;1;R18C24_X01;R18C24_S222_X01;1;R18C24_SEL1;R18C24_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880649 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF0;;1;R18C24_I1MUX1;R18C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880648 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF2;;1;R18C24_I0MUX1;R18C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880641 ] ,
          "attributes": {
            "ROUTING": "R17C24_F1;;1;R17C24_I1MUX0;R17C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880640 ] ,
          "attributes": {
            "ROUTING": "R17C24_F0;;1;R17C24_I0MUX0;R17C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "stored_B[5]": {
          "hide_name": 0,
          "bits": [ 3880638 ] ,
          "attributes": {
            "ROUTING": "R17C24_A1;R17C24_N251_A1;1;R18C24_N25;R18C24_N252_N250;1;R16C24_N25;R16C24_N252_N250;1;R15C24_X04;R15C24_N251_X04;1;R15C24_C3;R15C24_X04_C3;1;R16C24_X05;R16C24_N202_X05;1;R17C24_D3;R17C24_N201_D3;1;R16C24_B1;R16C24_X05_B1;1;R18C24_N20;R18C24_N252_N200;1;R16C24_E20;R16C24_N202_E200;1;R16C25_X01;R16C25_E201_X01;1;R16C25_C1;R16C25_X01_C1;1;R20C24_N25;R20C24_Q5_N250;1;R18C24_X02;R18C24_N252_X02;1;R18C24_C3;R18C24_X02_C3;1;R20C24_Q5;;1;R20C24_A5;R20C24_Q5_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3880628 ] ,
          "attributes": {
            "ROUTING": "R16C25_X03;R16C25_N261_X03;1;R16C25_A1;R16C25_X03_A1;1;R17C25_W26;R17C25_N262_W260;1;R17C24_C3;R17C24_W261_C3;1;R18C24_A1;R18C24_X03_A1;1;R16C25_W26;R16C25_N261_W260;1;R16C24_X03;R16C24_W261_X03;1;R16C24_B2;R16C24_X03_B2;1;R15C25_W26;R15C25_N262_W260;1;R15C24_X03;R15C24_W261_X03;1;R15C24_B3;R15C24_X03_B3;1;R18C25_W26;R18C25_N261_W260;1;R18C24_X03;R18C24_W261_X03;1;R18C24_D3;R18C24_X03_D3;1;R21C27_OF3;;1;R21C27_W23;R21C27_OF3_W230;1;R21C25_N23;R21C25_W232_N230;1;R19C25_N26;R19C25_N232_N260;1;R17C25_N26;R17C25_N262_N260;1;R15C25_X05;R15C25_N262_X05;1;R15C25_B1;R15C25_X05_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880624 ] ,
          "attributes": {
            "ROUTING": "R16C25_N23;R16C25_N232_N230;1;R15C25_B3;R15C25_N231_B3;1;R15C24_X02;R15C24_N231_X02;1;R15C24_A1;R15C24_X02_A1;1;R17C25_W23;R17C25_N231_W230;1;R17C24_B3;R17C24_W231_B3;1;R16C24_N23;R16C24_W231_N230;1;R15C24_X08;R15C24_N231_X08;1;R15C24_D3;R15C24_X08_D3;1;R16C25_B1;R16C25_N232_B1;1;R18C25_N23;R18C25_N232_N230;1;R16C25_W23;R16C25_N232_W230;1;R16C24_B4;R16C24_W231_B4;1;R20C27_OF3;;1;R20C27_W23;R20C27_OF3_W230;1;R20C25_N23;R20C25_W232_N230;1;R18C25_W23;R18C25_N232_W230;1;R18C24_B3;R18C24_W231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880620 ] ,
          "attributes": {
            "ROUTING": "R16C25_X08;R16C25_W271_X08;1;R16C25_D1;R16C25_X08_D1;1;R17C26_W27;R17C26_N272_W270;1;R17C24_A3;R17C24_W272_A3;1;R15C25_X04;R15C25_W271_X04;1;R15C25_B2;R15C25_X04_B2;1;R16C24_X04;R16C24_W272_X04;1;R16C24_B3;R16C24_X04_B3;1;R18C26_W27;R18C26_N271_W270;1;R18C24_A3;R18C24_W272_A3;1;R15C26_W27;R15C26_N272_W270;1;R15C24_A3;R15C24_W272_A3;1;R21C28_OF7;;1;R21C28_W27;R21C28_OF7_W270;1;R21C26_N27;R21C26_W272_N270;1;R19C26_N27;R19C26_N272_N270;1;R17C26_N27;R17C26_N272_N270;1;R16C26_W27;R16C26_N271_W270;1;R16C25_A3;R16C25_W271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880614 ] ,
          "attributes": {
            "ROUTING": "R15C24_SEL2;R15C24_X07_SEL2;1;R17C24_SEL2;R17C24_X07_SEL2;1;R16C25_SEL2;R16C25_X05_SEL2;1;R15C25_W24;R15C25_F4_W240;1;R15C24_X07;R15C24_W241_X07;1;R15C24_SEL0;R15C24_X07_SEL0;1;R17C25_W24;R17C25_S242_W240;1;R17C24_X07;R17C24_W241_X07;1;R17C24_SEL0;R17C24_X07_SEL0;1;R18C24_SEL0;R18C24_X07_SEL0;1;R15C25_S24;R15C25_F4_S240;1;R16C25_X05;R16C25_S241_X05;1;R16C25_SEL0;R16C25_X05_SEL0;1;R15C25_F4;;1;R15C25_S10;R15C25_F4_S100;1;R16C25_S24;R16C25_S101_S240;1;R18C25_W24;R18C25_S242_W240;1;R18C24_X07;R18C24_W241_X07;1;R18C24_SEL2;R18C24_X07_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880612 ] ,
          "attributes": {
            "ROUTING": "R17C24_F3;;1;R17C24_I1MUX2;R17C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880611 ] ,
          "attributes": {
            "ROUTING": "R17C24_F2;;1;R17C24_I0MUX2;R17C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880609 ] ,
          "attributes": {
            "ROUTING": "R16C24_F1;;1;R16C24_S21;R16C24_F1_S210;1;R17C24_X02;R17C24_S211_X02;1;R17C24_SEL1;R17C24_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880608 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF0;;1;R17C24_I1MUX1;R17C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880607 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF2;;1;R17C24_I0MUX1;R17C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880605 ] ,
          "attributes": {
            "ROUTING": "R16C24_F3;;1;R16C24_E23;R16C24_F3_E230;1;R16C25_X02;R16C25_E231_X02;1;R16C25_SEL1;R16C25_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880604 ] ,
          "attributes": {
            "ROUTING": "R16C25_OF0;;1;R16C25_I1MUX1;R16C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880603 ] ,
          "attributes": {
            "ROUTING": "R16C25_OF2;;1;R16C25_I0MUX1;R16C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880599 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880598 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880595 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880583 ] ,
          "attributes": {
            "ROUTING": "R17C27_F1;;1;R17C27_I1MUX0;R17C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880582 ] ,
          "attributes": {
            "ROUTING": "R17C27_F0;;1;R17C27_I0MUX0;R17C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880578 ] ,
          "attributes": {
            "ROUTING": "R17C27_F3;;1;R17C27_I1MUX2;R17C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880577 ] ,
          "attributes": {
            "ROUTING": "R17C27_F2;;1;R17C27_I0MUX2;R17C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880575 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880570 ] ,
          "attributes": {
            "ROUTING": "R17C25_F1;;1;R17C25_I1MUX0;R17C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880569 ] ,
          "attributes": {
            "ROUTING": "R17C25_F0;;1;R17C25_I0MUX0;R17C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880565 ] ,
          "attributes": {
            "ROUTING": "R17C25_F3;;1;R17C25_I1MUX2;R17C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880564 ] ,
          "attributes": {
            "ROUTING": "R17C25_F2;;1;R17C25_I0MUX2;R17C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880562 ] ,
          "attributes": {
            "ROUTING": "R17C26_F1;;1;R17C26_S13;R17C26_F1_S130;1;R17C26_W25;R17C26_S130_W250;1;R17C25_X04;R17C25_W251_X04;1;R17C25_SEL1;R17C25_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880561 ] ,
          "attributes": {
            "ROUTING": "R17C25_OF0;;1;R17C25_I1MUX1;R17C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880560 ] ,
          "attributes": {
            "ROUTING": "R17C25_OF2;;1;R17C25_I0MUX1;R17C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880558 ] ,
          "attributes": {
            "ROUTING": "R17C26_F3;;1;R17C26_E23;R17C26_F3_E230;1;R17C27_X02;R17C27_E231_X02;1;R17C27_SEL1;R17C27_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880557 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF0;;1;R17C27_I1MUX1;R17C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880556 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF2;;1;R17C27_I0MUX1;R17C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880554 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880552 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880551 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880549 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880548 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880544 ] ,
          "attributes": {
            "ROUTING": "R18C26_F1;;1;R18C26_I1MUX0;R18C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880543 ] ,
          "attributes": {
            "ROUTING": "R18C26_F0;;1;R18C26_I0MUX0;R18C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880539 ] ,
          "attributes": {
            "ROUTING": "R18C26_F3;;1;R18C26_I1MUX2;R18C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880538 ] ,
          "attributes": {
            "ROUTING": "R18C26_F2;;1;R18C26_I0MUX2;R18C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880536 ] ,
          "attributes": {
            "ROUTING": "R18C27_SEL1;R18C27_X01_SEL1;1;R17C26_SN20;R17C26_F2_SN20;1;R18C26_E22;R18C26_S121_E220;1;R18C27_X01;R18C27_E221_X01;1;R18C27_SEL5;R18C27_X01_SEL5;1;R17C26_F2;;1;R17C26_S22;R17C26_F2_S220;1;R18C26_X01;R18C26_S221_X01;1;R18C26_SEL1;R18C26_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880535 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF0;;1;R18C26_I1MUX1;R18C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880534 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF2;;1;R18C26_I0MUX1;R18C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880526 ] ,
          "attributes": {
            "ROUTING": "R16C26_F1;;1;R16C26_I1MUX0;R16C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880525 ] ,
          "attributes": {
            "ROUTING": "R16C26_F0;;1;R16C26_I0MUX0;R16C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880521 ] ,
          "attributes": {
            "ROUTING": "R16C26_F3;;1;R16C26_I1MUX2;R16C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880520 ] ,
          "attributes": {
            "ROUTING": "R16C26_F2;;1;R16C26_I0MUX2;R16C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880518 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF0;;1;R16C26_I1MUX1;R16C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880517 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF2;;1;R16C26_I0MUX1;R16C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880513 ] ,
          "attributes": {
            "ROUTING": "R16C26_F5;;1;R16C26_I1MUX4;R16C26_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880512 ] ,
          "attributes": {
            "ROUTING": "R16C26_F4;;1;R16C26_I0MUX4;R16C26_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880508 ] ,
          "attributes": {
            "ROUTING": "R16C26_F7;;1;R16C26_I1MUX6;R16C26_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880507 ] ,
          "attributes": {
            "ROUTING": "R16C26_F6;;1;R16C26_I0MUX6;R16C26_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880505 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF4;;1;R16C26_I1MUX5;R16C26_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880504 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF6;;1;R16C26_I0MUX5;R16C26_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880502 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF1;;1;R16C26_I1MUX3;R16C26_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880501 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF5;;1;R16C26_I0MUX3;R16C26_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880497 ] ,
          "attributes": {
            "ROUTING": "R16C27_F1;;1;R16C27_I1MUX0;R16C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880496 ] ,
          "attributes": {
            "ROUTING": "R16C27_F0;;1;R16C27_I0MUX0;R16C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880492 ] ,
          "attributes": {
            "ROUTING": "R16C27_F3;;1;R16C27_I1MUX2;R16C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880491 ] ,
          "attributes": {
            "ROUTING": "R16C27_F2;;1;R16C27_I0MUX2;R16C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880489 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF0;;1;R16C27_I1MUX1;R16C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880488 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF2;;1;R16C27_I0MUX1;R16C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880484 ] ,
          "attributes": {
            "ROUTING": "R16C27_F5;;1;R16C27_I1MUX4;R16C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880483 ] ,
          "attributes": {
            "ROUTING": "R16C27_F4;;1;R16C27_I0MUX4;R16C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880479 ] ,
          "attributes": {
            "ROUTING": "R16C27_F7;;1;R16C27_I1MUX6;R16C27_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880478 ] ,
          "attributes": {
            "ROUTING": "R16C27_F6;;1;R16C27_I0MUX6;R16C27_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880476 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF4;;1;R16C27_I1MUX5;R16C27_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880475 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF6;;1;R16C27_I0MUX5;R16C27_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880473 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF1;;1;R16C27_I1MUX3;R16C27_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880472 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF5;;1;R16C27_I0MUX3;R16C27_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880470 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF3;;1;R16C26_I1MUX7;R16C26_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880469 ] ,
          "attributes": {
            "ROUTING": "R16C27_OF3;;1;R16C26_I0MUX7;R16C26_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880466 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880464 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880463 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880461 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880460 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880456 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880454 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880449 ] ,
          "attributes": {
            "ROUTING": "R20C30_F1;;1;R20C30_I1MUX0;R20C30_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880448 ] ,
          "attributes": {
            "ROUTING": "R20C30_F0;;1;R20C30_I0MUX0;R20C30_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880444 ] ,
          "attributes": {
            "ROUTING": "R20C30_F3;;1;R20C30_I1MUX2;R20C30_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880443 ] ,
          "attributes": {
            "ROUTING": "R20C30_F2;;1;R20C30_I0MUX2;R20C30_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880439 ] ,
          "attributes": {
            "ROUTING": "R18C28_F1;;1;R18C28_I1MUX0;R18C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880438 ] ,
          "attributes": {
            "ROUTING": "R18C28_F0;;1;R18C28_I0MUX0;R18C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "stored_B[3]": {
          "hide_name": 0,
          "bits": [ 3880436 ] ,
          "attributes": {
            "ROUTING": "R21C27_N24;R21C27_E242_N240;1;R19C27_N24;R19C27_N242_N240;1;R18C27_SEL3;R18C27_N241_SEL3;1;R21C29_E24;R21C29_E242_E240;1;R21C30_N24;R21C30_E241_N240;1;R20C30_C1;R20C30_N241_C1;1;R18C28_A1;R18C28_N251_A1;1;R21C28_N24;R21C28_E241_N240;1;R19C28_N25;R19C28_N242_N250;1;R18C28_X06;R18C28_N251_X06;1;R18C28_D3;R18C28_X06_D3;1;R21C25_E24;R21C25_Q4_E240;1;R21C27_E24;R21C27_E242_E240;1;R21C29_N24;R21C29_E242_N240;1;R19C29_N24;R19C29_N242_N240;1;R18C29_X05;R18C29_N241_X05;1;R18C29_B1;R18C29_X05_B1;1;R21C25_Q4;;1;R21C25_X07;R21C25_Q4_X07;1;R21C25_A4;R21C25_X07_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880430 ] ,
          "attributes": {
            "ROUTING": "R20C31_X03;R20C31_E242_X03;1;R20C31_B2;R20C31_X03_B2;1;R18C28_X07;R18C28_E241_X07;1;R18C28_A3;R18C28_X07_A3;1;R20C30_X03;R20C30_E241_X03;1;R20C30_D1;R20C30_X03_D1;1;R18C26_E10;R18C26_OF1_E100;1;R18C27_E24;R18C27_E101_E240;1;R18C29_X03;R18C29_E242_X03;1;R18C29_B3;R18C29_X03_B3;1;R20C30_X02;R20C30_E212_X02;1;R20C30_A3;R20C30_X02_A3;1;R18C26_OF1;;1;R18C29_S24;R18C29_E242_S240;1;R20C29_E24;R20C29_S242_E240;1;R18C26_S21;R18C26_OF1_S210;1;R20C26_E21;R20C26_S212_E210;1;R20C28_E21;R20C28_E212_E210;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880426 ] ,
          "attributes": {
            "ROUTING": "R18C28_F3;;1;R18C28_I1MUX2;R18C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880425 ] ,
          "attributes": {
            "ROUTING": "R18C28_F2;;1;R18C28_I0MUX2;R18C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880423 ] ,
          "attributes": {
            "ROUTING": "R18C29_F1;;1;R18C29_W13;R18C29_F1_W130;1;R18C29_W27;R18C29_W130_W270;1;R18C28_X04;R18C28_W271_X04;1;R18C28_SEL1;R18C28_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880422 ] ,
          "attributes": {
            "ROUTING": "R18C28_OF0;;1;R18C28_I1MUX1;R18C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880421 ] ,
          "attributes": {
            "ROUTING": "R18C28_OF2;;1;R18C28_I0MUX1;R18C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880419 ] ,
          "attributes": {
            "ROUTING": "R18C29_F3;;1;R18C29_EW20;R18C29_F3_EW20;1;R18C30_S26;R18C30_E121_S260;1;R20C30_SEL1;R20C30_S262_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880418 ] ,
          "attributes": {
            "ROUTING": "R20C30_OF0;;1;R20C30_I1MUX1;R20C30_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880417 ] ,
          "attributes": {
            "ROUTING": "R20C30_OF2;;1;R20C30_I0MUX1;R20C30_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3880413 ] ,
          "attributes": {
            "ROUTING": "R18C29_F2;;1;R18C29_N22;R18C29_F2_N220;1;R17C29_X07;R17C29_N221_X07;1;R17C29_SEL0;R17C29_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880412 ] ,
          "attributes": {
            "ROUTING": "R17C29_F1;;1;R17C29_I1MUX0;R17C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880411 ] ,
          "attributes": {
            "ROUTING": "R17C29_F0;;1;R17C29_I0MUX0;R17C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880409 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880407 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880406 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880403 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880400 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880395 ] ,
          "attributes": {
            "ROUTING": "R17C34_F1;;1;R17C34_I1MUX0;R17C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880394 ] ,
          "attributes": {
            "ROUTING": "R17C34_F0;;1;R17C34_I0MUX0;R17C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880390 ] ,
          "attributes": {
            "ROUTING": "R17C34_F3;;1;R17C34_I1MUX2;R17C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880389 ] ,
          "attributes": {
            "ROUTING": "R17C34_F2;;1;R17C34_I0MUX2;R17C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880387 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF0;;1;R17C34_I1MUX1;R17C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880386 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF2;;1;R17C34_I0MUX1;R17C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880382 ] ,
          "attributes": {
            "ROUTING": "R17C34_F5;;1;R17C34_I1MUX4;R17C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880381 ] ,
          "attributes": {
            "ROUTING": "R17C34_F4;;1;R17C34_I0MUX4;R17C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880377 ] ,
          "attributes": {
            "ROUTING": "R17C34_F7;;1;R17C34_I1MUX6;R17C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880376 ] ,
          "attributes": {
            "ROUTING": "R17C34_F6;;1;R17C34_I0MUX6;R17C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880374 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF4;;1;R17C34_I1MUX5;R17C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880373 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF6;;1;R17C34_I0MUX5;R17C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880371 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF1;;1;R17C34_I1MUX3;R17C34_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880370 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF5;;1;R17C34_I0MUX3;R17C34_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880368 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF3;;1;R17C33_I1MUX7;R17C33_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880367 ] ,
          "attributes": {
            "ROUTING": "R17C34_OF3;;1;R17C33_I0MUX7;R17C33_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880363 ] ,
          "attributes": {
            "ROUTING": "R15C34_F1;;1;R15C34_I1MUX0;R15C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880362 ] ,
          "attributes": {
            "ROUTING": "R15C34_F0;;1;R15C34_I0MUX0;R15C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880358 ] ,
          "attributes": {
            "ROUTING": "R15C34_F3;;1;R15C34_I1MUX2;R15C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880357 ] ,
          "attributes": {
            "ROUTING": "R15C34_F2;;1;R15C34_I0MUX2;R15C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880355 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF0;;1;R15C34_I1MUX1;R15C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880354 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF2;;1;R15C34_I0MUX1;R15C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880350 ] ,
          "attributes": {
            "ROUTING": "R15C34_F5;;1;R15C34_I1MUX4;R15C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880349 ] ,
          "attributes": {
            "ROUTING": "R15C34_F4;;1;R15C34_I0MUX4;R15C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880345 ] ,
          "attributes": {
            "ROUTING": "R15C34_F7;;1;R15C34_I1MUX6;R15C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880344 ] ,
          "attributes": {
            "ROUTING": "R15C34_F6;;1;R15C34_I0MUX6;R15C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880342 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF4;;1;R15C34_I1MUX5;R15C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880341 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF6;;1;R15C34_I0MUX5;R15C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3880339 ] ,
          "attributes": {
            "ROUTING": "R16C39_E20;R16C39_S201_E200;1;R16C41_E20;R16C41_E202_E200;1;R16C42_X01;R16C42_E201_X01;1;R16C42_SEL7;R16C42_X01_SEL7;1;R15C37_E83;R15C37_E252_E830;1;R15C45_W10;R15C45_E838_W100;1;R15C44_W24;R15C44_W101_W240;1;R15C42_SEL7;R15C42_W242_SEL7;1;R17C40_X01;R17C40_E201_X01;1;R17C40_SEL7;R17C40_X01_SEL7;1;R15C39_S20;R15C39_E202_S200;1;R16C45_W22;R16C45_S221_W220;1;R16C44_X01;R16C44_W221_X01;1;R17C45_W22;R17C45_S222_W220;1;R17C44_X01;R17C44_W221_X01;1;R17C44_SEL7;R17C44_X01_SEL7;1;R17C39_E20;R17C39_S202_E200;1;R15C46_W21;R15C46_W818_W210;1;R15C44_B6;R15C44_W212_B6;1;R15C44_B5;R15C44_W212_B5;1;R15C44_B7;R15C44_W212_B7;1;R15C34_EW10;R15C34_OF3_EW10;1;R15C35_E25;R15C35_E111_E250;1;R15C37_E20;R15C37_E252_E200;1;R16C44_SEL7;R16C44_X01_SEL7;1;R15C45_S22;R15C45_E814_S220;1;R15C39_E21;R15C39_E202_E210;1;R15C41_E81;R15C41_E212_E810;1;R15C34_OF3;;1;R15C34_S23;R15C34_OF3_S230;1;R17C34_E23;R17C34_S232_E230;1;R17C36_E26;R17C36_E232_E260;1;R17C38_E26;R17C38_E262_E260;1;R17C40_E26;R17C40_E262_E260;1;R17C42_X03;R17C42_E262_X03;1;R17C42_SEL7;R17C42_X03_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880338 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF1;;1;R15C34_I1MUX3;R15C34_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880337 ] ,
          "attributes": {
            "ROUTING": "R15C34_OF5;;1;R15C34_I0MUX3;R15C34_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880333 ] ,
          "attributes": {
            "ROUTING": "R16C33_F1;;1;R16C33_I1MUX0;R16C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880332 ] ,
          "attributes": {
            "ROUTING": "R16C33_F0;;1;R16C33_I0MUX0;R16C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880328 ] ,
          "attributes": {
            "ROUTING": "R16C33_F3;;1;R16C33_I1MUX2;R16C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880327 ] ,
          "attributes": {
            "ROUTING": "R16C33_F2;;1;R16C33_I0MUX2;R16C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880325 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF0;;1;R16C33_I1MUX1;R16C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880324 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF2;;1;R16C33_I0MUX1;R16C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880320 ] ,
          "attributes": {
            "ROUTING": "R16C33_F5;;1;R16C33_I1MUX4;R16C33_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880319 ] ,
          "attributes": {
            "ROUTING": "R16C33_F4;;1;R16C33_I0MUX4;R16C33_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880315 ] ,
          "attributes": {
            "ROUTING": "R16C33_F7;;1;R16C33_I1MUX6;R16C33_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880314 ] ,
          "attributes": {
            "ROUTING": "R16C33_F6;;1;R16C33_I0MUX6;R16C33_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3880312 ] ,
          "attributes": {
            "ROUTING": "R16C33_SEL5;R16C33_X04_SEL5;1;R17C33_OF7;;1;R17C33_N27;R17C33_OF7_N270;1;R16C33_X04;R16C33_N271_X04;1;R16C33_SEL1;R16C33_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880311 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF4;;1;R16C33_I1MUX5;R16C33_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880310 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF6;;1;R16C33_I0MUX5;R16C33_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3880308 ] ,
          "attributes": {
            "ROUTING": "R16C45_W27;R16C45_S271_W270;1;R16C44_A4;R16C44_W271_A4;1;R16C45_A0;R16C45_S271_A0;1;R15C40_E27;R15C40_E262_E270;1;R15C42_A0;R15C42_E272_A0;1;R16C42_SEL6;R16C42_X05_SEL6;1;R16C43_SEL0;R16C43_X06_SEL0;1;R15C44_SEL6;R15C44_E262_SEL6;1;R15C44_SEL0;R15C44_E262_SEL0;1;R15C42_E82;R15C42_E272_E820;1;R15C45_S27;R15C45_W828_S270;1;R17C40_X03;R17C40_S262_X03;1;R17C40_A0;R17C40_X03_A0;1;R17C44_X08;R17C44_S272_X08;1;R17C44_SEL6;R17C44_X08_SEL6;1;R16C43_SEL4;R16C43_X06_SEL4;1;R17C45_SEL6;R17C45_E261_SEL6;1;R17C42_SEL6;R17C42_X07_SEL6;1;R17C43_X08;R17C43_S272_X08;1;R17C43_SEL6;R17C43_X08_SEL6;1;R16C42_SEL2;R16C42_X05_SEL2;1;R17C42_SEL0;R17C42_X07_SEL0;1;R17C41_A0;R17C41_X03_A0;1;R16C43_E27;R16C43_S271_E270;1;R16C45_A4;R16C45_E272_A4;1;R17C41_A6;R17C41_X03_A6;1;R15C44_S27;R15C44_E272_S270;1;R16C44_A0;R16C44_S271_A0;1;R16C42_SEL0;R16C42_X05_SEL0;1;R15C45_S26;R15C45_E261_S260;1;R17C45_X07;R17C45_S262_X07;1;R17C45_SEL4;R17C45_X07_SEL4;1;R17C41_A5;R17C41_X05_A5;1;R15C42_X07;R15C42_E262_X07;1;R15C42_A4;R15C42_X07_A4;1;R17C41_X05;R17C41_S262_X05;1;R17C41_A4;R17C41_X05_A4;1;R17C44_SEL0;R17C44_X05_SEL0;1;R17C44_SEL4;R17C44_X05_SEL4;1;R15C44_X08;R15C44_E272_X08;1;R15C44_SEL4;R15C44_X08_SEL4;1;R17C44_E26;R17C44_E262_E260;1;R17C45_SEL0;R17C45_E261_SEL0;1;R16C43_SEL2;R16C43_X06_SEL2;1;R17C43_SEL4;R17C43_E261_SEL4;1;R16C45_C5;R16C45_E261_C5;1;R17C43_SEL0;R17C43_E261_SEL0;1;R17C41_X03;R17C41_S262_X03;1;R17C41_A7;R17C41_X03_A7;1;R15C43_S27;R15C43_E271_S270;1;R16C43_X06;R16C43_S271_X06;1;R16C43_SEL6;R16C43_X06_SEL6;1;R15C40_S26;R15C40_E262_S260;1;R17C40_X07;R17C40_S262_X07;1;R17C40_A4;R17C40_X07_A4;1;R15C45_SEL0;R15C45_E261_SEL0;1;R17C42_SEL4;R17C42_X07_SEL4;1;R15C41_S26;R15C41_E261_S260;1;R15C45_SEL2;R15C45_E261_SEL2;1;R17C45_SEL2;R17C45_X07_SEL2;1;R17C42_E26;R17C42_S262_E260;1;R17C43_SEL2;R17C43_E261_SEL2;1;R15C42_E27;R15C42_E262_E270;1;R15C43_A4;R15C43_E271_A4;1;R16C45_C7;R16C45_E261_C7;1;R15C45_SEL4;R15C45_E261_SEL4;1;R16C44_E26;R16C44_S261_E260;1;R16C45_C6;R16C45_E261_C6;1;R17C42_X07;R17C42_S262_X07;1;R17C42_SEL2;R17C42_X07_SEL2;1;R15C44_S26;R15C44_E262_S260;1;R17C44_X05;R17C44_S262_X05;1;R17C44_SEL2;R17C44_X05_SEL2;1;R15C44_SEL2;R15C44_E262_SEL2;1;R15C43_X03;R15C43_E261_X03;1;R15C43_A0;R15C43_X03_A0;1;R15C42_S26;R15C42_E262_S260;1;R16C42_X05;R16C42_S261_X05;1;R16C42_SEL4;R16C42_X05_SEL4;1;R15C32_OF3;;1;R15C32_E23;R15C32_OF3_E230;1;R15C34_E23;R15C34_E232_E230;1;R15C36_E23;R15C36_E232_E230;1;R15C38_E26;R15C38_E232_E260;1;R15C40_E26;R15C40_E262_E260;1;R15C42_E26;R15C42_E262_E260;1;R15C44_E26;R15C44_E262_E260;1;R15C45_SEL6;R15C45_E261_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R16C34_F1;;1;R16C34_I1MUX0;R16C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880303 ] ,
          "attributes": {
            "ROUTING": "R16C34_F0;;1;R16C34_I0MUX0;R16C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880299 ] ,
          "attributes": {
            "ROUTING": "R16C34_F3;;1;R16C34_I1MUX2;R16C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880298 ] ,
          "attributes": {
            "ROUTING": "R16C34_F2;;1;R16C34_I0MUX2;R16C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880294 ] ,
          "attributes": {
            "ROUTING": "R17C32_F1;;1;R17C32_I1MUX0;R17C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880293 ] ,
          "attributes": {
            "ROUTING": "R17C32_F0;;1;R17C32_I0MUX0;R17C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880289 ] ,
          "attributes": {
            "ROUTING": "R17C32_F3;;1;R17C32_I1MUX2;R17C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880288 ] ,
          "attributes": {
            "ROUTING": "R17C32_F2;;1;R17C32_I0MUX2;R17C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880286 ] ,
          "attributes": {
            "ROUTING": "R18C32_F2;;1;R18C32_N22;R18C32_F2_N220;1;R17C32_X01;R17C32_N221_X01;1;R17C32_SEL1;R17C32_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880285 ] ,
          "attributes": {
            "ROUTING": "R17C32_OF0;;1;R17C32_I1MUX1;R17C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880284 ] ,
          "attributes": {
            "ROUTING": "R17C32_OF2;;1;R17C32_I0MUX1;R17C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880282 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880277 ] ,
          "attributes": {
            "ROUTING": "R18C33_F1;;1;R18C33_I1MUX0;R18C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880276 ] ,
          "attributes": {
            "ROUTING": "R18C33_F0;;1;R18C33_I0MUX0;R18C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880272 ] ,
          "attributes": {
            "ROUTING": "R18C33_F3;;1;R18C33_I1MUX2;R18C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880271 ] ,
          "attributes": {
            "ROUTING": "R18C33_F2;;1;R18C33_I0MUX2;R18C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880269 ] ,
          "attributes": {
            "ROUTING": "R18C32_F1;;1;R18C32_E10;R18C32_F1_E100;1;R18C32_E22;R18C32_E100_E220;1;R18C33_X01;R18C33_E221_X01;1;R18C33_SEL1;R18C33_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880268 ] ,
          "attributes": {
            "ROUTING": "R18C33_OF0;;1;R18C33_I1MUX1;R18C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880267 ] ,
          "attributes": {
            "ROUTING": "R18C33_OF2;;1;R18C33_I0MUX1;R18C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880265 ] ,
          "attributes": {
            "ROUTING": "R17C34_X01;R17C34_E202_X01;1;R17C34_SEL3;R17C34_X01_SEL3;1;R17C32_E20;R17C32_N101_E200;1;R17C34_N20;R17C34_E202_N200;1;R16C34_X01;R16C34_N201_X01;1;R16C34_SEL1;R16C34_X01_SEL1;1;R18C32_F3;;1;R18C32_N10;R18C32_F3_N100;1;R17C32_E24;R17C32_N101_E240;1;R17C33_SEL3;R17C33_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880264 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF0;;1;R16C34_I1MUX1;R16C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880263 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF2;;1;R16C34_I0MUX1;R16C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880259 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880258 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880256 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880255 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3880253 ] ,
          "attributes": {
            "ROUTING": "R15C33_F1;;1;R15C33_W21;R15C33_F1_W210;1;R15C32_X02;R15C32_W211_X02;1;R15C32_SEL3;R15C32_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880251 ] ,
          "attributes": {
            "ROUTING": "R15C34_SEL1;R15C34_X03_SEL1;1;R15C33_F3;;1;R15C33_E13;R15C33_F3_E130;1;R15C33_E26;R15C33_E130_E260;1;R15C34_X03;R15C34_E261_X03;1;R15C34_SEL5;R15C34_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880247 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880245 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0[6]": {
          "hide_name": 0,
          "bits": [ 3880242 ] ,
          "attributes": {
            "ROUTING": "R15C33_F2;;1;R15C33_N10;R15C33_F2_N100;1;R14C33_E24;R14C33_N101_E240;1;R14C34_SEL3;R14C34_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3880241 ] ,
          "attributes": {
            "ROUTING": "R16C44_X05;R16C44_S222_X05;1;R16C44_SEL4;R16C44_X05_SEL4;1;R16C45_SEL6;R16C45_X06_SEL6;1;R14C45_S22;R14C45_E221_S220;1;R16C45_X07;R16C45_S222_X07;1;R16C45_SEL2;R16C45_X07_SEL2;1;R16C43_S23;R16C43_E231_S230;1;R17C43_A4;R17C43_S231_A4;1;R15C42_SEL0;R15C42_X05_SEL0;1;R17C45_X02;R17C45_E231_X02;1;R17C45_A0;R17C45_X02_A0;1;R16C42_S27;R16C42_S262_S270;1;R17C42_A0;R17C42_S271_A0;1;R16C45_S22;R16C45_E221_S220;1;R17C45_C7;R17C45_S221_C7;1;R17C40_SEL0;R17C40_X05_SEL0;1;R17C45_C5;R17C45_X08_C5;1;R16C43_S27;R16C43_S272_S270;1;R17C43_X06;R17C43_S271_X06;1;R17C43_A5;R17C43_X06_A5;1;R14C44_S22;R14C44_E222_S220;1;R15C44_X07;R15C44_S221_X07;1;R15C44_A4;R15C44_X07_A4;1;R15C43_SEL6;R15C43_X07_SEL6;1;R17C43_A7;R17C43_X03_A7;1;R17C40_SEL2;R17C40_X06_SEL2;1;R16C44_SEL6;R16C44_E262_SEL6;1;R17C43_A6;R17C43_X03_A6;1;R16C43_C6;R16C43_E261_C6;1;R16C38_E26;R16C38_E232_E260;1;R16C40_S26;R16C40_E262_S260;1;R17C40_X05;R17C40_S261_X05;1;R16C43_S26;R16C43_E261_S260;1;R17C43_X03;R17C43_S261_X03;1;R17C43_A0;R17C43_X03_A0;1;R16C40_E27;R16C40_E262_E270;1;R16C42_E22;R16C42_E272_E220;1;R16C44_E22;R16C44_E222_E220;1;R16C43_C5;R16C43_S222_C5;1;R16C45_SEL4;R16C45_X06_SEL4;1;R16C45_X06;R16C45_E231_X06;1;R16C45_SEL0;R16C45_X06_SEL0;1;R14C44_S27;R14C44_E272_S270;1;R16C44_X08;R16C44_S272_X08;1;R16C44_SEL2;R16C44_X08_SEL2;1;R15C43_SEL0;R15C43_X07_SEL0;1;R14C42_E22;R14C42_E272_E220;1;R14C43_S22;R14C43_E221_S220;1;R15C43_X07;R15C43_S221_X07;1;R15C43_SEL2;R15C43_X07_SEL2;1;R14C43_S27;R14C43_E271_S270;1;R16C43_X08;R16C43_S272_X08;1;R16C43_C7;R16C43_X08_C7;1;R17C40_SEL6;R17C40_X06_SEL6;1;R16C44_SEL0;R16C44_E262_SEL0;1;R14C44_E22;R14C44_E272_E220;1;R17C45_C4;R17C45_X06_C4;1;R16C42_S22;R16C42_S272_S220;1;R17C42_E22;R17C42_S221_E220;1;R17C44_E23;R17C44_E222_E230;1;R17C45_X06;R17C45_E231_X06;1;R17C45_C6;R17C45_X06_C6;1;R15C42_X05;R15C42_S261_X05;1;R16C44_S27;R16C44_S272_S270;1;R17C44_A0;R17C44_S271_A0;1;R17C40_E27;R17C40_S271_E270;1;R17C44_A4;R17C44_E272_A4;1;R17C42_E27;R17C42_E272_E270;1;R14C40_E27;R14C40_E262_E270;1;R14C42_S27;R14C42_E272_S270;1;R15C42_X06;R15C42_S271_X06;1;R15C42_SEL6;R15C42_X06_SEL6;1;R14C42_S26;R14C42_E262_S260;1;R16C42_X03;R16C42_S262_X03;1;R16C42_A0;R16C42_X03_A0;1;R16C40_E26;R16C40_E232_E260;1;R16C42_S26;R16C42_E262_S260;1;R17C42_X05;R17C42_S261_X05;1;R17C42_A4;R17C42_X05_A4;1;R14C42_E27;R14C42_E262_E270;1;R16C44_E23;R16C44_E222_E230;1;R17C44_E27;R17C44_S271_E270;1;R15C42_SEL2;R15C42_X06_SEL2;1;R17C45_X08;R17C45_E271_X08;1;R14C40_S26;R14C40_E262_S260;1;R16C40_S27;R16C40_S262_S270;1;R17C40_X06;R17C40_S271_X06;1;R17C40_SEL4;R17C40_X06_SEL4;1;R14C34_E23;R14C34_OF3_E230;1;R14C36_E26;R14C36_E232_E260;1;R14C38_E26;R14C38_E262_E260;1;R14C40_E26;R14C40_E262_E260;1;R14C41_S26;R14C41_E261_S260;1;R15C41_E26;R15C41_S261_E260;1;R15C43_SEL4;R15C43_E262_SEL4;1;R17C41_SEL0;R17C41_X08_SEL0;1;R16C43_X03;R16C43_E261_X03;1;R16C43_A0;R16C43_X03_A0;1;R17C41_SEL6;R17C41_X08_SEL6;1;R16C41_S23;R16C41_E231_S230;1;R17C41_X08;R17C41_S231_X08;1;R17C41_SEL2;R17C41_X08_SEL2;1;R16C42_X06;R16C42_E232_X06;1;R16C42_A4;R16C42_X06_A4;1;R16C42_E23;R16C42_E232_E230;1;R17C41_SEL4;R17C41_X08_SEL4;1;R15C42_SEL4;R15C42_X06_SEL4;1;R14C34_OF3;;1;R14C34_S23;R14C34_OF3_S230;1;R16C34_E23;R16C34_S232_E230;1;R16C36_E23;R16C36_E232_E230;1;R16C38_E23;R16C38_E232_E230;1;R16C40_E23;R16C40_E232_E230;1;R16C42_E26;R16C42_E232_E260;1;R16C43_C4;R16C43_E261_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880237 ] ,
          "attributes": {
            "ROUTING": "R16C29_F1;;1;R16C29_I1MUX0;R16C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880236 ] ,
          "attributes": {
            "ROUTING": "R16C29_F0;;1;R16C29_I0MUX0;R16C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880232 ] ,
          "attributes": {
            "ROUTING": "R16C29_F3;;1;R16C29_I1MUX2;R16C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880231 ] ,
          "attributes": {
            "ROUTING": "R16C29_F2;;1;R16C29_I0MUX2;R16C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880229 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF0;;1;R16C29_I1MUX1;R16C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880228 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF2;;1;R16C29_I0MUX1;R16C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3880225 ] ,
          "attributes": {
            "ROUTING": "R15C43_SEL1;R15C43_X01_SEL1;1;R17C43_B6;R17C43_E211_B6;1;R15C42_E25;R15C42_E252_E250;1;R15C44_E25;R15C44_E252_E250;1;R15C44_B4;R15C44_E250_B4;1;R15C38_E24;R15C38_E242_E240;1;R15C40_E25;R15C40_E242_E250;1;R15C42_X04;R15C42_E252_X04;1;R15C42_SEL1;R15C42_X04_SEL1;1;R16C30_S25;R16C30_E111_S250;1;R17C30_E25;R17C30_S251_E250;1;R17C32_E25;R17C32_E252_E250;1;R17C34_E25;R17C34_E252_E250;1;R17C36_E20;R17C36_E252_E200;1;R17C38_E20;R17C38_E202_E200;1;R17C40_E21;R17C40_E202_E210;1;R17C42_E81;R17C42_E212_E810;1;R17C45_W13;R17C45_W818_W130;1;R17C45_N27;R17C45_W130_N270;1;R17C45_D7;R17C45_N270_D7;1;R15C42_E20;R15C42_E252_E200;1;R15C43_X01;R15C43_E201_X01;1;R17C40_SEL5;R17C40_X02_SEL5;1;R17C42_B4;R17C42_E212_B4;1;R16C30_E81;R16C30_E111_E810;1;R17C41_SEL5;R17C41_X02_SEL5;1;R16C43_D5;R16C43_N260_D5;1;R17C45_W27;R17C45_W130_W270;1;R16C44_SEL5;R16C44_X04_SEL5;1;R17C42_E21;R17C42_E212_E210;1;R17C43_B5;R17C43_E211_B5;1;R16C42_E25;R16C42_E242_E250;1;R17C40_E81;R17C40_E212_E810;1;R17C47_W22;R17C47_W818_W220;1;R16C40_E24;R16C40_E212_E240;1;R17C38_E21;R17C38_E202_E210;1;R16C44_E83;R16C44_E252_E830;1;R17C45_B0;R17C45_S240_B0;1;R17C45_W23;R17C45_W222_W230;1;R16C44_X04;R16C44_E252_X04;1;R16C42_X07;R16C42_E242_X07;1;R17C44_B4;R17C44_W231_B4;1;R16C43_N26;R16C43_W838_N260;1;R16C43_D4;R16C43_N260_D4;1;R16C43_D6;R16C43_W260_D6;1;R17C43_B0;R17C43_E211_B0;1;R16C30_N21;R16C30_E111_N210;1;R17C40_SEL1;R17C40_X02_SEL1;1;R17C41_X02;R17C41_E211_X02;1;R17C45_D4;R17C45_W270_D4;1;R16C43_D7;R16C43_W260_D7;1;R15C42_SEL5;R15C42_X04_SEL5;1;R16C44_E25;R16C44_E252_E250;1;R17C43_B7;R17C43_E211_B7;1;R17C40_X02;R17C40_E212_X02;1;R15C32_E24;R15C32_E212_E240;1;R15C34_E24;R15C34_E242_E240;1;R15C36_E24;R15C36_E242_E240;1;R17C44_E24;R17C44_E212_E240;1;R17C45_S24;R17C45_E241_S240;1;R16C42_B4;R16C42_E250_B4;1;R17C43_B4;R17C43_E211_B4;1;R17C44_B0;R17C44_W231_B0;1;R17C45_D6;R17C45_W222_D6;1;R16C45_SEL5;R16C45_X04_SEL5;1;R16C43_W26;R16C43_W838_W260;1;R15C30_E21;R15C30_N211_E210;1;R17C41_SEL1;R17C41_X02_SEL1;1;R16C44_SEL1;R16C44_X04_SEL1;1;R16C42_B0;R16C42_X07_B0;1;R16C29_OF3;;1;R15C43_SEL5;R15C43_X01_SEL5;1;R16C43_W25;R16C43_W838_W250;1;R16C43_B0;R16C43_W250_B0;1;R17C45_D5;R17C45_W270_D5;1;R16C45_X04;R16C45_E251_X04;1;R16C45_SEL1;R16C45_X04_SEL1;1;R17C42_B0;R17C42_E212_B0;1;R16C29_EW10;R16C29_OF3_EW10;1;R16C38_E21;R16C38_E818_E210;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880224 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF1;;1;R16C29_I1MUX3;R16C29_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880223 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF5;;1;R16C29_I0MUX3;R16C29_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3880221 ] ,
          "attributes": {
            "ROUTING": "R15C33_F4;;1;R15C33_E10;R15C33_F4_E100;1;R15C33_S22;R15C33_E100_S220;1;R16C33_X01;R16C33_S221_X01;1;R16C33_SEL3;R16C33_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3880220 ] ,
          "attributes": {
            "ROUTING": "R17C41_C7;R17C41_X06_C7;1;R16C45_A6;R16C45_X01_A6;1;R17C43_C4;R17C43_S221_C4;1;R16C43_A7;R16C43_X01_A7;1;R16C45_X05;R16C45_E222_X05;1;R16C45_A5;R16C45_X05_A5;1;R16C45_N23;R16C45_E232_N230;1;R15C45_X02;R15C45_N231_X02;1;R15C45_SEL3;R15C45_X02_SEL3;1;R17C41_C5;R17C41_X06_C5;1;R16C43_X01;R16C43_E222_X01;1;R16C43_A6;R16C43_X01_A6;1;R16C43_E22;R16C43_E222_E220;1;R16C45_X01;R16C45_E222_X01;1;R16C45_A7;R16C45_X01_A7;1;R16C42_N22;R16C42_E221_N220;1;R15C42_E22;R15C42_N221_E220;1;R15C43_D4;R15C43_E221_D4;1;R16C44_N23;R16C44_E231_N230;1;R15C44_X02;R15C44_N231_X02;1;R15C44_SEL3;R15C44_X02_SEL3;1;R17C45_A4;R17C45_S231_A4;1;R16C43_A4;R16C43_X05_A4;1;R17C43_C7;R17C43_S221_C7;1;R17C41_C6;R17C41_X06_C6;1;R17C45_A6;R17C45_S231_A6;1;R17C43_C5;R17C43_S221_C5;1;R16C41_S27;R16C41_E272_S270;1;R17C41_X06;R17C41_S271_X06;1;R17C41_C4;R17C41_X06_C4;1;R17C45_A5;R17C45_S231_A5;1;R16C43_S22;R16C43_E222_S220;1;R17C43_C6;R17C43_S221_C6;1;R16C43_X05;R16C43_E222_X05;1;R16C43_A5;R16C43_X05_A5;1;R16C33_OF3;;1;R16C33_E23;R16C33_OF3_E230;1;R16C35_E26;R16C35_E232_E260;1;R16C37_E27;R16C37_E262_E270;1;R16C39_E27;R16C39_E272_E270;1;R16C41_E22;R16C41_E272_E220;1;R16C43_E23;R16C43_E222_E230;1;R16C45_S23;R16C45_E232_S230;1;R17C45_A7;R17C45_S231_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880219 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF1;;1;R16C33_I1MUX3;R16C33_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880218 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF5;;1;R16C33_I0MUX3;R16C33_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": "R16C30_F5;;1;R16C30_I1MUX4;R16C30_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880213 ] ,
          "attributes": {
            "ROUTING": "R16C30_F4;;1;R16C30_I0MUX4;R16C30_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880209 ] ,
          "attributes": {
            "ROUTING": "R16C30_F7;;1;R16C30_I1MUX6;R16C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880208 ] ,
          "attributes": {
            "ROUTING": "R16C30_F6;;1;R16C30_I0MUX6;R16C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3880206 ] ,
          "attributes": {
            "ROUTING": "R16C45_B7;R16C45_E211_B7;1;R16C45_B6;R16C45_E211_B6;1;R17C45_B4;R17C45_E212_B4;1;R15C43_C4;R15C43_X06_C4;1;R16C44_N24;R16C44_E242_N240;1;R15C44_X03;R15C44_N241_X03;1;R15C44_SEL7;R15C44_X03_SEL7;1;R17C41_D7;R17C41_E201_D7;1;R16C45_N24;R16C45_E241_N240;1;R16C45_B5;R16C45_N240_B5;1;R16C44_E21;R16C44_E212_E210;1;R17C41_D4;R17C41_E201_D4;1;R16C43_B5;R16C43_E211_B5;1;R17C41_D6;R17C41_E201_D6;1;R17C42_E20;R17C42_E202_E200;1;R17C45_B6;R17C45_E211_B6;1;R17C45_B7;R17C45_E211_B7;1;R17C43_D6;R17C43_S241_D6;1;R16C40_S20;R16C40_E202_S200;1;R17C40_E20;R17C40_S201_E200;1;R17C41_D5;R17C41_E201_D5;1;R17C45_B5;R17C45_E211_B5;1;R17C43_D5;R17C43_E201_D5;1;R17C44_E21;R17C44_E202_E210;1;R17C43_D7;R17C43_S241_D7;1;R16C43_B4;R16C43_E211_B4;1;R16C42_E21;R16C42_E212_E210;1;R16C43_B7;R16C43_E211_B7;1;R15C42_E21;R15C42_N211_E210;1;R16C42_N21;R16C42_E212_N210;1;R15C43_X06;R15C43_E211_X06;1;R16C43_X07;R16C43_E241_X07;1;R16C43_B6;R16C43_X07_B6;1;R16C44_E24;R16C44_E242_E240;1;R16C43_S21;R16C43_E211_S210;1;R17C43_E21;R17C43_S211_E210;1;R16C30_OF5;;1;R16C30_E25;R16C30_OF5_E250;1;R16C32_E25;R16C32_E252_E250;1;R16C34_E25;R16C34_E252_E250;1;R16C36_E20;R16C36_E252_E200;1;R16C38_E20;R16C38_E202_E200;1;R16C40_E21;R16C40_E202_E210;1;R16C42_E24;R16C42_E212_E240;1;R16C43_S24;R16C43_E241_S240;1;R17C43_D4;R17C43_S241_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880205 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF4;;1;R16C30_I1MUX5;R16C30_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880204 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF6;;1;R16C30_I0MUX5;R16C30_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3880200 ] ,
          "attributes": {
            "ROUTING": "R15C43_E24;R15C43_E212_E240;1;R15C45_S24;R15C45_E242_S240;1;R17C45_X03;R17C45_S242_X03;1;R17C45_SEL5;R17C45_X03_SEL5;1;R17C45_SEL1;R17C45_X01_SEL1;1;R15C42_B0;R15C42_E211_B0;1;R16C43_SEL5;R16C43_X04_SEL5;1;R16C45_D6;R16C45_E201_D6;1;R17C44_SEL5;R17C44_X03_SEL5;1;R16C44_X07;R16C44_S201_X07;1;R16C44_B0;R16C44_X07_B0;1;R17C44_SEL1;R17C44_X03_SEL1;1;R17C43_SEL5;R17C43_X04_SEL5;1;R15C43_E83;R15C43_E252_E830;1;R15C44_E13;R15C44_W838_E130;1;R15C45_S23;R15C45_E131_S230;1;R16C45_B0;R16C45_S231_B0;1;R16C42_SEL1;R16C42_X04_SEL1;1;R15C44_X01;R15C44_E201_X01;1;R15C44_SEL5;R15C44_X01_SEL5;1;R16C43_E83;R16C43_E252_E830;1;R16C44_W10;R16C44_W838_W100;1;R16C44_B4;R16C44_W100_B4;1;R15C43_X04;R15C43_E252_X04;1;R15C43_B0;R15C43_X04_B0;1;R15C43_S25;R15C43_E252_S250;1;R16C43_E20;R16C43_E252_E200;1;R16C43_X04;R16C43_E252_X04;1;R15C45_SEL1;R15C45_X01_SEL1;1;R16C45_D7;R16C45_E201_D7;1;R15C45_SEL5;R15C45_X01_SEL5;1;R16C45_B4;R16C45_X08_B4;1;R15C42_B4;R15C42_X08_B4;1;R15C39_E20;R15C39_E252_E200;1;R17C45_X01;R17C45_S202_X01;1;R16C41_E25;R16C41_S251_E250;1;R16C42_X04;R16C42_E251_X04;1;R16C42_SEL5;R16C42_X04_SEL5;1;R17C41_X04;R17C41_S252_X04;1;R17C41_B0;R17C41_X04_B0;1;R17C42_SEL1;R17C42_X04_SEL1;1;R17C41_B6;R17C41_S252_B6;1;R17C44_X03;R17C44_S202_X03;1;R15C45_S20;R15C45_E202_S200;1;R15C44_SEL1;R15C44_X01_SEL1;1;R17C43_X04;R17C43_S252_X04;1;R15C44_S20;R15C44_E201_S200;1;R16C44_E20;R16C44_S201_E200;1;R17C41_B5;R17C41_S252_B5;1;R16C43_E25;R16C43_E252_E250;1;R15C42_X08;R15C42_E251_X08;1;R17C43_SEL1;R17C43_X04_SEL1;1;R15C40_S25;R15C40_E251_S250;1;R17C40_X04;R17C40_S252_X04;1;R17C40_B0;R17C40_X04_B0;1;R17C41_E25;R17C41_S252_E250;1;R17C42_X04;R17C42_E251_X04;1;R17C42_SEL5;R17C42_X04_SEL5;1;R17C41_B7;R17C41_S252_B7;1;R15C41_S25;R15C41_E252_S250;1;R17C41_B4;R17C41_S252_B4;1;R15C41_E25;R15C41_E252_E250;1;R15C43_E20;R15C43_E252_E200;1;R15C45_X01;R15C45_E202_X01;1;R17C40_B4;R17C40_S252_B4;1;R16C45_D5;R16C45_E202_D5;1;R16C45_X08;R16C45_E252_X08;1;R15C31_OF4;;1;R15C31_E24;R15C31_OF4_E240;1;R15C33_E24;R15C33_E242_E240;1;R15C35_E24;R15C35_E242_E240;1;R15C37_E25;R15C37_E242_E250;1;R15C39_E25;R15C39_E252_E250;1;R16C43_SEL1;R16C43_X04_SEL1;1;R15C41_E21;R15C41_E202_E210;1;R15C43_X08;R15C43_E252_X08;1;R15C43_B4;R15C43_X08_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880199 ] ,
          "attributes": {
            "ROUTING": "R15C31_F5;;1;R15C31_I1MUX4;R15C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880198 ] ,
          "attributes": {
            "ROUTING": "R15C31_F4;;1;R15C31_I0MUX4;R15C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880194 ] ,
          "attributes": {
            "ROUTING": "R15C31_F1;;1;R15C31_I1MUX0;R15C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880193 ] ,
          "attributes": {
            "ROUTING": "R15C31_F0;;1;R15C31_I0MUX0;R15C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880189 ] ,
          "attributes": {
            "ROUTING": "R15C31_F3;;1;R15C31_I1MUX2;R15C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880188 ] ,
          "attributes": {
            "ROUTING": "R15C31_F2;;1;R15C31_I0MUX2;R15C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3880186 ] ,
          "attributes": {
            "ROUTING": "R17C42_SEL3;R17C42_E242_SEL3;1;R16C44_SEL3;R16C44_E241_SEL3;1;R15C41_E24;R15C41_E242_E240;1;R15C42_SEL3;R15C42_E241_SEL3;1;R15C43_SEL3;R15C43_N241_SEL3;1;R17C45_SEL3;R17C45_X04_SEL3;1;R17C40_SEL3;R17C40_E241_SEL3;1;R17C41_E82;R17C41_E242_E820;1;R17C46_W27;R17C46_W828_W270;1;R17C45_X04;R17C45_W271_X04;1;R16C43_N24;R16C43_E242_N240;1;R17C39_E24;R17C39_S242_E240;1;R16C42_SEL3;R16C42_E241_SEL3;1;R16C43_E24;R16C43_E242_E240;1;R16C45_SEL3;R16C45_E242_SEL3;1;R15C40_S24;R15C40_E241_S240;1;R17C40_E24;R17C40_S242_E240;1;R17C41_SEL3;R17C41_E241_SEL3;1;R15C41_E82;R15C41_E242_E820;1;R15C46_W27;R15C46_W828_W270;1;R15C44_A5;R15C44_W272_A5;1;R17C43_SEL3;R17C43_E242_SEL3;1;R17C41_E24;R17C41_E242_E240;1;R15C44_A6;R15C44_W272_A6;1;R17C44_X04;R17C44_W272_X04;1;R15C41_S24;R15C41_E242_S240;1;R16C41_E24;R16C41_S241_E240;1;R16C43_SEL3;R16C43_E242_SEL3;1;R15C31_OF1;;1;R15C31_E21;R15C31_OF1_E210;1;R15C33_E21;R15C33_E212_E210;1;R15C35_E21;R15C35_E212_E210;1;R15C37_E24;R15C37_E212_E240;1;R15C39_E24;R15C39_E242_E240;1;R15C39_S24;R15C39_E242_S240;1;R15C44_A7;R15C44_W272_A7;1;R17C44_SEL3;R17C44_X04_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880185 ] ,
          "attributes": {
            "ROUTING": "R15C31_OF0;;1;R15C31_I1MUX1;R15C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880184 ] ,
          "attributes": {
            "ROUTING": "R15C31_OF2;;1;R15C31_I0MUX1;R15C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O": {
          "hide_name": 0,
          "bits": [ 3880177 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF0;;1;R16C32_I1MUX1;R16C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1": {
          "hide_name": 0,
          "bits": [ 3880176 ] ,
          "attributes": {
            "ROUTING": "R16C32_F1;;1;R16C32_I1MUX0;R16C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0": {
          "hide_name": 0,
          "bits": [ 3880175 ] ,
          "attributes": {
            "ROUTING": "R16C32_F0;;1;R16C32_I0MUX0;R16C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O": {
          "hide_name": 0,
          "bits": [ 3880170 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF6;;1;R16C31_I0MUX5;R16C31_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1": {
          "hide_name": 0,
          "bits": [ 3880169 ] ,
          "attributes": {
            "ROUTING": "R16C31_F7;;1;R16C31_I1MUX6;R16C31_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0": {
          "hide_name": 0,
          "bits": [ 3880168 ] ,
          "attributes": {
            "ROUTING": "R16C31_F6;;1;R16C31_I0MUX6;R16C31_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O": {
          "hide_name": 0,
          "bits": [ 3880164 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF4;;1;R16C31_I1MUX5;R16C31_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1": {
          "hide_name": 0,
          "bits": [ 3880163 ] ,
          "attributes": {
            "ROUTING": "R16C31_F5;;1;R16C31_I1MUX4;R16C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0": {
          "hide_name": 0,
          "bits": [ 3880162 ] ,
          "attributes": {
            "ROUTING": "R16C31_F4;;1;R16C31_I0MUX4;R16C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O": {
          "hide_name": 0,
          "bits": [ 3880157 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF2;;1;R16C31_I0MUX1;R16C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1": {
          "hide_name": 0,
          "bits": [ 3880156 ] ,
          "attributes": {
            "ROUTING": "R16C31_F3;;1;R16C31_I1MUX2;R16C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0": {
          "hide_name": 0,
          "bits": [ 3880155 ] ,
          "attributes": {
            "ROUTING": "R16C31_F2;;1;R16C31_I0MUX2;R16C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O": {
          "hide_name": 0,
          "bits": [ 3880151 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF0;;1;R16C31_I1MUX1;R16C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 3880150 ] ,
          "attributes": {
            "ROUTING": "R16C31_F1;;1;R16C31_I1MUX0;R16C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 3880149 ] ,
          "attributes": {
            "ROUTING": "R16C31_F0;;1;R16C31_I0MUX0;R16C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880147 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF5;;1;R14C34_I0MUX3;R14C34_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O": {
          "hide_name": 0,
          "bits": [ 3880143 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF6;;1;R14C34_I0MUX5;R14C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1": {
          "hide_name": 0,
          "bits": [ 3880142 ] ,
          "attributes": {
            "ROUTING": "R14C34_F7;;1;R14C34_I1MUX6;R14C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0": {
          "hide_name": 0,
          "bits": [ 3880141 ] ,
          "attributes": {
            "ROUTING": "R14C34_F6;;1;R14C34_I0MUX6;R14C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 3880137 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF4;;1;R14C34_I1MUX5;R14C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3880136 ] ,
          "attributes": {
            "ROUTING": "R14C34_F5;;1;R14C34_I1MUX4;R14C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3880135 ] ,
          "attributes": {
            "ROUTING": "R14C34_F4;;1;R14C34_I0MUX4;R14C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880133 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF1;;1;R14C34_I1MUX3;R14C34_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 3880129 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF2;;1;R14C34_I0MUX1;R14C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3880128 ] ,
          "attributes": {
            "ROUTING": "R14C34_F3;;1;R14C34_I1MUX2;R14C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3880127 ] ,
          "attributes": {
            "ROUTING": "R14C34_F2;;1;R14C34_I0MUX2;R14C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3880123 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF5;;1;R15C32_I0MUX3;R15C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O": {
          "hide_name": 0,
          "bits": [ 3880119 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF6;;1;R15C32_I0MUX5;R15C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1": {
          "hide_name": 0,
          "bits": [ 3880118 ] ,
          "attributes": {
            "ROUTING": "R15C32_F7;;1;R15C32_I1MUX6;R15C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0": {
          "hide_name": 0,
          "bits": [ 3880117 ] ,
          "attributes": {
            "ROUTING": "R15C32_F6;;1;R15C32_I0MUX6;R15C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880112 ] ,
          "attributes": {
            "ROUTING": "R14C34_D4;R14C34_X02_D4;1;R14C34_S21;R14C34_E211_S210;1;R15C34_A5;R15C34_S211_A5;1;R15C32_C4;R15C32_W241_C4;1;R14C32_B1;R14C32_W211_B1;1;R15C33_B2;R15C33_N211_B2;1;R16C33_N24;R16C33_N212_N240;1;R14C33_W21;R14C33_N212_W210;1;R15C33_W24;R15C33_N241_W240;1;R16C33_X02;R16C33_N212_X02;1;R16C33_D5;R16C33_X02_D5;1;R18C33_OF1;;1;R18C33_N21;R18C33_OF1_N210;1;R16C33_N21;R16C33_N212_N210;1;R14C33_E21;R14C33_N212_E210;1;R14C34_X02;R14C34_E211_X02;1;R14C34_A0;R14C34_X02_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880108 ] ,
          "attributes": {
            "ROUTING": "R15C32_B4;R15C32_W212_B4;1;R16C34_N21;R16C34_OF1_N210;1;R15C34_X08;R15C34_N211_X08;1;R15C34_B5;R15C34_X08_B5;1;R15C34_N21;R15C34_N111_N210;1;R14C34_X08;R14C34_N211_X08;1;R14C34_B4;R14C34_X08_B4;1;R16C33_B5;R16C33_W211_B5;1;R15C34_W21;R15C34_N111_W210;1;R15C33_B4;R15C33_W211_B4;1;R16C34_OF1;;1;R16C34_W21;R16C34_OF1_W210;1;R14C34_W21;R14C34_N212_W210;1;R16C34_SN10;R16C34_OF1_SN10;1;R14C32_B3;R14C32_W212_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880104 ] ,
          "attributes": {
            "ROUTING": "R15C34_S21;R15C34_E212_S210;1;R15C34_A7;R15C34_S210_A7;1;R15C33_B3;R15C33_E211_B3;1;R17C32_E21;R17C32_OF1_E210;1;R17C33_N21;R17C33_E211_N210;1;R16C33_A5;R16C33_N211_A5;1;R15C32_N24;R15C32_N212_N240;1;R14C32_E24;R14C32_N241_E240;1;R14C34_X07;R14C34_E242_X07;1;R14C34_A4;R14C34_X07_A4;1;R15C32_A4;R15C32_N212_A4;1;R15C32_E21;R15C32_N212_E210;1;R15C34_X02;R15C34_E212_X02;1;R15C34_D5;R15C34_X02_D5;1;R17C32_OF1;;1;R17C32_N21;R17C32_OF1_N210;1;R15C32_N21;R15C32_N212_N210;1;R14C32_B2;R14C32_N211_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O": {
          "hide_name": 0,
          "bits": [ 3880101 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF4;;1;R15C32_I1MUX5;R15C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1": {
          "hide_name": 0,
          "bits": [ 3880100 ] ,
          "attributes": {
            "ROUTING": "R15C32_F5;;1;R15C32_I1MUX4;R15C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0": {
          "hide_name": 0,
          "bits": [ 3880099 ] ,
          "attributes": {
            "ROUTING": "R15C32_F4;;1;R15C32_I0MUX4;R15C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880095 ] ,
          "attributes": {
            "ROUTING": "R17C34_SEL6;R17C34_E261_SEL6;1;R17C33_SEL2;R17C33_X05_SEL2;1;R16C33_SEL4;R16C33_X08_SEL4;1;R17C34_SEL4;R17C34_E261_SEL4;1;R16C33_SEL0;R16C33_X08_SEL0;1;R15C34_SEL6;R15C34_X06_SEL6;1;R17C34_SEL2;R17C34_E261_SEL2;1;R15C32_SEL5;R15C32_S261_SEL5;1;R16C33_SEL2;R16C33_X08_SEL2;1;R17C33_SEL6;R17C33_X05_SEL6;1;R15C34_SEL2;R15C34_X06_SEL2;1;R14C34_SEL5;R14C34_X04_SEL5;1;R15C34_SEL0;R15C34_X06_SEL0;1;R16C33_X08;R16C33_S232_X08;1;R16C33_SEL6;R16C33_X08_SEL6;1;R14C33_E27;R14C33_E131_E270;1;R14C34_X04;R14C34_E271_X04;1;R14C34_SEL1;R14C34_X04_SEL1;1;R17C33_SEL4;R17C33_X05_SEL4;1;R17C33_E26;R17C33_S261_E260;1;R17C34_SEL0;R17C34_E261_SEL0;1;R15C33_E23;R15C33_S231_E230;1;R15C34_X06;R15C34_E231_X06;1;R15C34_SEL4;R15C34_X06_SEL4;1;R14C33_S23;R14C33_E131_S230;1;R16C33_S26;R16C33_S232_S260;1;R17C33_X05;R17C33_S261_X05;1;R17C33_SEL0;R17C33_X05_SEL0;1;R14C32_F4;;1;R14C32_E13;R14C32_F4_E130;1;R14C32_S26;R14C32_E130_S260;1;R15C32_SEL1;R15C32_S261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3880093 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF1;;1;R15C32_I1MUX3;R15C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O": {
          "hide_name": 0,
          "bits": [ 3880089 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF2;;1;R15C32_I0MUX1;R15C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1": {
          "hide_name": 0,
          "bits": [ 3880088 ] ,
          "attributes": {
            "ROUTING": "R15C32_F3;;1;R15C32_I1MUX2;R15C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0": {
          "hide_name": 0,
          "bits": [ 3880087 ] ,
          "attributes": {
            "ROUTING": "R15C32_F2;;1;R15C32_I0MUX2;R15C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "stored_B[1]": {
          "hide_name": 0,
          "bits": [ 3880084 ] ,
          "attributes": {
            "ROUTING": "R15C32_X07;R15C32_N222_X07;1;R15C32_D4;R15C32_X07_D4;1;R15C34_X05;R15C34_E221_X05;1;R15C34_C5;R15C34_X05_C5;1;R15C33_E22;R15C33_N222_E220;1;R15C34_N22;R15C34_E221_N220;1;R14C34_C4;R14C34_N221_C4;1;R15C33_X07;R15C33_N222_X07;1;R15C33_B1;R15C33_X07_B1;1;R21C32_N22;R21C32_E221_N220;1;R19C32_N22;R19C32_N222_N220;1;R17C32_N22;R17C32_N222_N220;1;R15C32_X03;R15C32_N222_X03;1;R15C32_A0;R15C32_X03_A0;1;R21C25_E23;R21C25_Q3_E230;1;R21C27_E26;R21C27_E232_E260;1;R21C29_E27;R21C29_E262_E270;1;R21C31_E22;R21C31_E272_E220;1;R21C33_N22;R21C33_E222_N220;1;R19C33_N22;R19C33_N222_N220;1;R17C33_N22;R17C33_N222_N220;1;R16C33_C5;R16C33_N221_C5;1;R21C25_Q3;;1;R21C25_X02;R21C25_Q3_X02;1;R21C25_A3;R21C25_X02_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O": {
          "hide_name": 0,
          "bits": [ 3880075 ] ,
          "attributes": {
            "ROUTING": "R15C32_OF0;;1;R15C32_I1MUX1;R15C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1": {
          "hide_name": 0,
          "bits": [ 3880074 ] ,
          "attributes": {
            "ROUTING": "R15C32_F1;;1;R15C32_I1MUX0;R15C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0": {
          "hide_name": 0,
          "bits": [ 3880073 ] ,
          "attributes": {
            "ROUTING": "R15C32_F0;;1;R15C32_I0MUX0;R15C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O": {
          "hide_name": 0,
          "bits": [ 3880068 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF6;;1;R16C32_I0MUX5;R16C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1": {
          "hide_name": 0,
          "bits": [ 3880067 ] ,
          "attributes": {
            "ROUTING": "R16C32_F7;;1;R16C32_I1MUX6;R16C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0": {
          "hide_name": 0,
          "bits": [ 3880066 ] ,
          "attributes": {
            "ROUTING": "R16C32_F6;;1;R16C32_I0MUX6;R16C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF4;;1;R16C32_I1MUX5;R16C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1": {
          "hide_name": 0,
          "bits": [ 3880061 ] ,
          "attributes": {
            "ROUTING": "R16C32_F5;;1;R16C32_I1MUX4;R16C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0": {
          "hide_name": 0,
          "bits": [ 3880060 ] ,
          "attributes": {
            "ROUTING": "R16C32_F4;;1;R16C32_I0MUX4;R16C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_O": {
          "hide_name": 0,
          "bits": [ 3880056 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF2;;1;R16C32_I0MUX1;R16C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1": {
          "hide_name": 0,
          "bits": [ 3880055 ] ,
          "attributes": {
            "ROUTING": "R16C32_F3;;1;R16C32_I1MUX2;R16C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": "R16C32_F2;;1;R16C32_I0MUX2;R16C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3880052 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF0;;1;R14C34_I1MUX1;R14C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3880051 ] ,
          "attributes": {
            "ROUTING": "R14C34_F1;;1;R14C34_I1MUX0;R14C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3880050 ] ,
          "attributes": {
            "ROUTING": "R14C34_F0;;1;R14C34_I0MUX0;R14C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880048 ] ,
          "attributes": {
            "ROUTING": "R16C30_X03;R16C30_S261_X03;1;R16C30_A7;R16C30_X03_A7;1;R15C29_OF4;;1;R15C29_EW20;R15C29_OF4_EW20;1;R15C30_S26;R15C30_E121_S260;1;R16C30_D6;R16C30_S261_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880047 ] ,
          "attributes": {
            "ROUTING": "R15C29_F5;;1;R15C29_I1MUX4;R15C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880046 ] ,
          "attributes": {
            "ROUTING": "R15C29_F4;;1;R15C29_I0MUX4;R15C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 3880043 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF6;;1;R16C29_I0MUX5;R16C29_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 3880042 ] ,
          "attributes": {
            "ROUTING": "R16C29_F6;;1;R16C29_I0MUX6;R16C29_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880038 ] ,
          "attributes": {
            "ROUTING": "R18C30_F1;;1;R18C30_I1MUX0;R18C30_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880037 ] ,
          "attributes": {
            "ROUTING": "R18C30_F0;;1;R18C30_I0MUX0;R18C30_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880033 ] ,
          "attributes": {
            "ROUTING": "R18C30_F3;;1;R18C30_I1MUX2;R18C30_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880032 ] ,
          "attributes": {
            "ROUTING": "R18C30_F2;;1;R18C30_I0MUX2;R18C30_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880030 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF0;;1;R18C30_I1MUX1;R18C30_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880029 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF2;;1;R18C30_I0MUX1;R18C30_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3880027 ] ,
          "attributes": {
            "ROUTING": "R18C30_B1;R18C30_X04_B1;1;R18C30_X04;R18C30_E251_X04;1;R18C30_D5;R18C30_X04_D5;1;R17C29_F6;;1;R17C29_SN10;R17C29_F6_SN10;1;R18C29_E25;R18C29_S111_E250;1;R18C30_A3;R18C30_E251_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880024 ] ,
          "attributes": {
            "ROUTING": "R18C30_F5;;1;R18C30_I1MUX4;R18C30_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880023 ] ,
          "attributes": {
            "ROUTING": "R18C30_F4;;1;R18C30_I0MUX4;R18C30_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R18C30_F7;;1;R18C30_I1MUX6;R18C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880018 ] ,
          "attributes": {
            "ROUTING": "R18C30_F6;;1;R18C30_I0MUX6;R18C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880016 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF4;;1;R18C30_I1MUX5;R18C30_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880015 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF6;;1;R18C30_I0MUX5;R18C30_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880013 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF1;;1;R18C30_I1MUX3;R18C30_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880012 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF5;;1;R18C30_I0MUX3;R18C30_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R18C31_F1;;1;R18C31_I1MUX0;R18C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880007 ] ,
          "attributes": {
            "ROUTING": "R18C31_F0;;1;R18C31_I0MUX0;R18C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880003 ] ,
          "attributes": {
            "ROUTING": "R18C31_F3;;1;R18C31_I1MUX2;R18C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880002 ] ,
          "attributes": {
            "ROUTING": "R18C31_F2;;1;R18C31_I0MUX2;R18C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880000 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF0;;1;R18C31_I1MUX1;R18C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879999 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF2;;1;R18C31_I0MUX1;R18C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879995 ] ,
          "attributes": {
            "ROUTING": "R18C31_F5;;1;R18C31_I1MUX4;R18C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879994 ] ,
          "attributes": {
            "ROUTING": "R18C31_F4;;1;R18C31_I0MUX4;R18C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879990 ] ,
          "attributes": {
            "ROUTING": "R18C31_F7;;1;R18C31_I1MUX6;R18C31_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879989 ] ,
          "attributes": {
            "ROUTING": "R18C31_F6;;1;R18C31_I0MUX6;R18C31_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879987 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF4;;1;R18C31_I1MUX5;R18C31_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879986 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF6;;1;R18C31_I0MUX5;R18C31_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879984 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF1;;1;R18C31_I1MUX3;R18C31_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879983 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF5;;1;R18C31_I0MUX3;R18C31_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879981 ] ,
          "attributes": {
            "ROUTING": "R17C30_F4;;1;R17C30_S24;R17C30_F4_S240;1;R18C30_SEL7;R18C30_S241_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879980 ] ,
          "attributes": {
            "ROUTING": "R18C30_OF3;;1;R18C30_I1MUX7;R18C30_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879979 ] ,
          "attributes": {
            "ROUTING": "R18C31_OF3;;1;R18C30_I0MUX7;R18C30_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3879974 ] ,
          "attributes": {
            "ROUTING": "R17C29_X06;R17C29_N251_X06;1;R17C29_D0;R17C29_X06_D0;1;R18C31_SEL5;R18C31_X03_SEL5;1;R18C28_SEL2;R18C28_X08_SEL2;1;R18C30_SEL1;R18C30_X03_SEL1;1;R20C29_W25;R20C29_W242_W250;1;R20C28_N25;R20C28_W251_N250;1;R18C28_X08;R18C28_N252_X08;1;R18C28_SEL0;R18C28_X08_SEL0;1;R20C30_SEL2;R20C30_X07_SEL2;1;R17C31_X03;R17C31_N241_X03;1;R17C31_B5;R17C31_X03_B5;1;R18C31_W24;R18C31_N242_W240;1;R18C30_X03;R18C30_W241_X03;1;R18C30_SEL5;R18C30_X03_SEL5;1;R20C30_X07;R20C30_W241_X07;1;R20C30_SEL0;R20C30_X07_SEL0;1;R18C31_X03;R18C31_N242_X03;1;R18C31_SEL1;R18C31_X03_SEL1;1;R20C31_N24;R20C31_F4_N240;1;R18C31_N24;R18C31_N242_N240;1;R17C31_D4;R17C31_N241_D4;1;R20C31_F4;;1;R20C31_W24;R20C31_F4_W240;1;R20C29_N24;R20C29_W242_N240;1;R17C29_X04;R17C29_N251_X04;1;R18C29_N25;R18C29_N242_N250;1;R17C29_B1;R17C29_X04_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R17C31_A5;R17C31_X05_A5;1;R20C30_E21;R20C30_S211_E210;1;R20C31_B3;R20C31_E211_B3;1;R17C31_X05;R17C31_E201_X05;1;R17C31_C4;R17C31_X05_C4;1;R17C27_E21;R17C27_OF1_E210;1;R17C30_E20;R17C30_E202_E200;1;R17C29_B0;R17C29_E212_B0;1;R18C30_X01;R18C30_S201_X01;1;R18C30_A1;R18C30_X01_A1;1;R17C29_S20;R17C29_E201_S200;1;R18C29_X01;R18C29_S201_X01;1;R18C29_B4;R18C29_X01_B4;1;R19C30_S21;R19C30_S202_S210;1;R20C30_B1;R20C30_S211_B1;1;R17C28_S24;R17C28_E101_S240;1;R18C28_X03;R18C28_S241_X03;1;R18C28_B3;R18C28_X03_B3;1;R17C27_OF1;;1;R17C27_E10;R17C27_OF1_E100;1;R17C28_E20;R17C28_E101_E200;1;R17C30_S20;R17C30_E202_S200;1;R18C30_C5;R18C30_S201_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879966 ] ,
          "attributes": {
            "ROUTING": "R17C29_E25;R17C29_E242_E250;1;R17C31_E25;R17C31_E252_E250;1;R17C31_B4;R17C31_E250_B4;1;R17C29_X03;R17C29_E242_X03;1;R17C29_A1;R17C29_X03_A1;1;R18C30_A5;R18C30_X05_A5;1;R17C27_E24;R17C27_E212_E240;1;R17C29_C0;R17C29_E242_C0;1;R18C29_S25;R18C29_E252_S250;1;R18C29_B2;R18C29_S250_B2;1;R20C29_E20;R20C29_S202_E200;1;R20C30_X01;R20C30_E201_X01;1;R20C30_A1;R20C30_X01_A1;1;R18C30_X05;R18C30_E201_X05;1;R17C25_SN10;R17C25_OF1_SN10;1;R18C25_E25;R18C25_S111_E250;1;R18C27_E20;R18C27_E252_E200;1;R18C28_X01;R18C28_E201_X01;1;R18C28_C3;R18C28_X01_C3;1;R18C29_E20;R18C29_E252_E200;1;R18C27_E25;R18C27_E252_E250;1;R18C29_S20;R18C29_E202_S200;1;R17C25_OF1;;1;R17C25_E21;R17C25_OF1_E210;1;R20C31_X05;R20C31_E202_X05;1;R20C31_B1;R20C31_X05_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879964 ] ,
          "attributes": {
            "ROUTING": "R18C31_N23;R18C31_E232_N230;1;R17C31_A4;R17C31_N231_A4;1;R18C27_E23;R18C27_OF3_E230;1;R18C29_E23;R18C29_E232_E230;1;R18C30_B5;R18C30_E231_B5;1;R18C27_OF3;;1;R18C27_N10;R18C27_OF3_N100;1;R17C27_E20;R17C27_N101_E200;1;R17C29_X01;R17C29_E202_X01;1;R17C29_A0;R17C29_X01_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879961 ] ,
          "attributes": {
            "ROUTING": "R18C29_N13;R18C29_F4_N130;1;R17C29_E23;R17C29_N131_E230;1;R17C31_X06;R17C31_E232_X06;1;R17C31_SEL4;R17C31_X06_SEL4;1;R18C31_SEL3;R18C31_E242_SEL3;1;R18C29_F4;;1;R18C29_E24;R18C29_F4_E240;1;R18C30_SEL3;R18C30_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879960 ] ,
          "attributes": {
            "ROUTING": "R17C31_F5;;1;R17C31_I1MUX4;R17C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879959 ] ,
          "attributes": {
            "ROUTING": "R17C31_F4;;1;R17C31_I0MUX4;R17C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN[1]": {
          "hide_name": 0,
          "bits": [ 3879955 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN[2]": {
          "hide_name": 0,
          "bits": [ 3879952 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879949 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN[3]": {
          "hide_name": 0,
          "bits": [ 3879948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879945 ] ,
          "attributes": {
            "ROUTING": "R17C28_X06;R17C28_N251_X06;1;R17C28_A6;R17C28_X06_A6;1;R20C28_F4;;1;R20C28_N24;R20C28_F4_N240;1;R18C28_N25;R18C28_N242_N250;1;R17C28_E25;R17C28_N251_E250;1;R17C29_A5;R17C29_E251_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879942 ] ,
          "attributes": {
            "ROUTING": "R17C29_F5;;1;R17C29_I1MUX4;R17C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879941 ] ,
          "attributes": {
            "ROUTING": "R17C29_F4;;1;R17C29_I0MUX4;R17C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3879939 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF1;;1;R16C31_I1MUX3;R16C31_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3879938 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF5;;1;R16C31_I0MUX3;R16C31_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1_O": {
          "hide_name": 0,
          "bits": [ 3879936 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF1;;1;R16C32_I1MUX3;R16C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3879935 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF5;;1;R16C32_I0MUX3;R16C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879933 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF7;;1;R16C31_N27;R16C31_OF7_N270;1;R15C31_X06;R15C31_N271_X06;1;R15C31_C4;R15C31_X06_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879932 ] ,
          "attributes": {
            "ROUTING": "R16C31_OF3;;1;R16C31_I1MUX7;R16C31_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879931 ] ,
          "attributes": {
            "ROUTING": "R16C32_OF3;;1;R16C31_I0MUX7;R16C31_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879927 ] ,
          "attributes": {
            "ROUTING": "R14C29_F1;;1;R14C29_I1MUX0;R14C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879926 ] ,
          "attributes": {
            "ROUTING": "R14C29_F0;;1;R14C29_I0MUX0;R14C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879922 ] ,
          "attributes": {
            "ROUTING": "R14C29_F3;;1;R14C29_I1MUX2;R14C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879921 ] ,
          "attributes": {
            "ROUTING": "R14C29_F2;;1;R14C29_I0MUX2;R14C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879919 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF0;;1;R14C29_I1MUX1;R14C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879918 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF2;;1;R14C29_I0MUX1;R14C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879914 ] ,
          "attributes": {
            "ROUTING": "R14C29_F5;;1;R14C29_I1MUX4;R14C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879913 ] ,
          "attributes": {
            "ROUTING": "R14C29_F4;;1;R14C29_I0MUX4;R14C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879909 ] ,
          "attributes": {
            "ROUTING": "R14C29_F7;;1;R14C29_I1MUX6;R14C29_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879908 ] ,
          "attributes": {
            "ROUTING": "R14C29_F6;;1;R14C29_I0MUX6;R14C29_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879906 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF4;;1;R14C29_I1MUX5;R14C29_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879905 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF6;;1;R14C29_I0MUX5;R14C29_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879903 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF1;;1;R14C29_I1MUX3;R14C29_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879902 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF5;;1;R14C29_I0MUX3;R14C29_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879900 ] ,
          "attributes": {
            "ROUTING": "R15C30_F1;;1;R15C30_E10;R15C30_F1_E100;1;R15C31_D4;R15C31_E101_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879898 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879895 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879893 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879892 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879890 ] ,
          "attributes": {
            "ROUTING": "R14C30_F4;;1;R14C30_S24;R14C30_F4_S240;1;R15C30_X05;R15C30_S241_X05;1;R15C30_B7;R15C30_X05_B7;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879889 ] ,
          "attributes": {
            "ROUTING": "R17C29_EW20;R17C29_OF4_EW20;1;R17C30_N26;R17C30_E121_N260;1;R15C30_N27;R15C30_N262_N270;1;R14C30_B4;R14C30_N271_B4;1;R17C30_N24;R17C30_E241_N240;1;R15C30_X01;R15C30_N242_X01;1;R15C30_A7;R15C30_X01_A7;1;R17C29_E24;R17C29_OF4_E240;1;R17C30_X03;R17C30_E241_X03;1;R17C30_B3;R17C30_X03_B3;1;R17C29_OF4;;1;R17C29_S13;R17C29_OF4_S130;1;R17C29_D6;R17C29_S130_D6;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3879888 ] ,
          "attributes": {
            "ROUTING": "R15C30_F7;;1;R15C30_E27;R15C30_F7_E270;1;R15C31_X08;R15C31_E271_X08;1;R15C31_SEL4;R15C31_X08_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879884 ] ,
          "attributes": {
            "ROUTING": "R16C29_E23;R16C29_S232_E230;1;R16C30_B6;R16C30_E231_B6;1;R15C29_E23;R15C29_S231_E230;1;R15C31_B3;R15C31_E232_B3;1;R15C31_B4;R15C31_E250_B4;1;R14C29_S23;R14C29_OF3_S230;1;R16C29_A7;R16C29_S232_A7;1;R14C29_OF3;;1;R14C29_S10;R14C29_OF3_S100;1;R15C29_E24;R15C29_S101_E240;1;R15C31_E25;R15C31_E242_E250;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3879882 ] ,
          "attributes": {
            "ROUTING": "R16C29_F7;;1;R16C29_I1MUX6;R16C29_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3879879 ] ,
          "attributes": {
            "ROUTING": "R21C28_X08;R21C28_E251_X08;1;R21C28_D3;R21C28_X08_D3;1;R21C28_A0;R21C28_E251_A0;1;R21C28_D2;R21C28_N221_D2;1;R21C28_A1;R21C28_E251_A1;1;R21C27_E25;R21C27_N111_E250;1;R21C27_B5;R21C27_E250_B5;1;R20C28_A7;R20C28_X03_A7;1;R22C27_SN10;R22C27_F1_SN10;1;R21C27_N25;R21C27_N111_N250;1;R20C27_A1;R20C27_N251_A1;1;R22C28_N26;R22C28_E121_N260;1;R20C28_X03;R20C28_N262_X03;1;R22C28_N22;R22C28_E121_N220;1;R22C27_F1;;1;R22C27_EW20;R22C27_F1_EW20;1;R22C28_C1;R22C28_E121_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879876 ] ,
          "attributes": {
            "ROUTING": "R21C27_X07;R21C27_N221_X07;1;R21C27_A5;R21C27_X07_A5;1;R21C28_A2;R21C28_N271_A2;1;R20C28_B6;R20C28_N272_B6;1;R20C27_D1;R20C27_N222_D1;1;R22C27_N22;R22C27_F2_N220;1;R20C27_X05;R20C27_N222_X05;1;R20C27_A3;R20C27_X05_A3;1;R22C27_EW10;R22C27_F2_EW10;1;R22C28_A1;R22C28_E111_A1;1;R22C27_F2;;1;R22C27_E13;R22C27_F2_E130;1;R22C28_N27;R22C28_E131_N270;1;R21C28_A3;R21C28_N271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879872 ] ,
          "attributes": {
            "ROUTING": "R22C28_F1;;1;R22C28_I1MUX0;R22C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879871 ] ,
          "attributes": {
            "ROUTING": "R22C28_F0;;1;R22C28_I0MUX0;R22C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "stored_B[6]": {
          "hide_name": 0,
          "bits": [ 3879867 ] ,
          "attributes": {
            "ROUTING": "R20C26_E23;R20C26_E232_E230;1;R20C27_B1;R20C27_E231_B1;1;R21C27_SEL6;R21C27_X05_SEL6;1;R22C28_SEL2;R22C28_X07_SEL2;1;R21C28_B3;R21C28_X03_B3;1;R20C28_X07;R20C28_E262_X07;1;R20C28_B1;R20C28_X07_B1;1;R21C28_X03;R21C28_S261_X03;1;R21C28_B2;R21C28_X03_B2;1;R21C27_SEL2;R21C27_X05_SEL2;1;R21C27_SEL4;R21C27_X05_SEL4;1;R20C27_S26;R20C27_E261_S260;1;R21C27_X05;R21C27_S261_X05;1;R21C27_SEL0;R21C27_X05_SEL0;1;R20C24_E23;R20C24_Q3_E230;1;R20C26_E26;R20C26_E232_E260;1;R20C28_S26;R20C28_E262_S260;1;R22C28_X07;R22C28_S262_X07;1;R22C28_SEL0;R22C28_X07_SEL0;1;R20C24_Q3;;1;R20C24_X02;R20C24_Q3_X02;1;R20C24_A3;R20C24_X02_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879860 ] ,
          "attributes": {
            "ROUTING": "R22C28_F3;;1;R22C28_I1MUX2;R22C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879859 ] ,
          "attributes": {
            "ROUTING": "R22C28_F2;;1;R22C28_I0MUX2;R22C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3879856 ] ,
          "attributes": {
            "ROUTING": "R21C27_SEL1;R21C27_X03_SEL1;1;R20C29_W13;R20C29_F4_W130;1;R20C28_S27;R20C28_W131_S270;1;R21C28_X04;R21C28_S271_X04;1;R21C28_SEL3;R21C28_X04_SEL3;1;R21C29_X02;R21C29_S231_X02;1;R21C29_SEL3;R21C29_X02_SEL3;1;R20C29_S23;R20C29_W100_S230;1;R20C27_SEL6;R20C27_X07_SEL6;1;R20C27_SEL2;R20C27_X07_SEL2;1;R20C27_SEL0;R20C27_X07_SEL0;1;R20C29_W10;R20C29_F4_W100;1;R20C28_S24;R20C28_W101_S240;1;R22C28_X01;R22C28_S242_X01;1;R22C28_SEL1;R22C28_X01_SEL1;1;R20C27_S24;R20C27_W242_S240;1;R21C27_X03;R21C27_S241_X03;1;R21C27_SEL5;R21C27_X03_SEL5;1;R20C29_F4;;1;R20C29_W24;R20C29_F4_W240;1;R20C27_X07;R20C27_W242_X07;1;R20C27_SEL4;R20C27_X07_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879854 ] ,
          "attributes": {
            "ROUTING": "R17C28_E24;R17C28_N241_E240;1;R17C29_C5;R17C29_E241_C5;1;R22C28_OF1;;1;R22C28_N21;R22C28_OF1_N210;1;R20C28_N21;R20C28_N212_N210;1;R18C28_N24;R18C28_N212_N240;1;R17C28_X05;R17C28_N241_X05;1;R17C28_C6;R17C28_X05_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879853 ] ,
          "attributes": {
            "ROUTING": "R22C28_OF0;;1;R22C28_I1MUX1;R22C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879852 ] ,
          "attributes": {
            "ROUTING": "R22C28_OF2;;1;R22C28_I0MUX1;R22C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3879849 ] ,
          "attributes": {
            "ROUTING": "R21C28_C3;R21C28_X02_C3;1;R22C27_E10;R22C27_F3_E100;1;R22C28_D1;R22C28_E101_D1;1;R21C29_N23;R21C29_E232_N230;1;R20C29_X08;R20C29_N231_X08;1;R20C29_B6;R20C29_X08_B6;1;R22C27_N13;R22C27_F3_N130;1;R21C27_E23;R21C27_N131_E230;1;R21C28_X02;R21C28_E231_X02;1;R21C28_C2;R21C28_X02_C2;1;R21C27_X02;R21C27_N231_X02;1;R21C27_D5;R21C27_X02_D5;1;R22C27_F3;;1;R22C27_N23;R22C27_F3_N230;1;R20C27_X04;R20C27_N232_X04;1;R20C27_C1;R20C27_X04_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3879846 ] ,
          "attributes": {
            "ROUTING": "R20C28_X06;R20C28_N232_X06;1;R20C28_C7;R20C28_X06_C7;1;R21C27_C5;R21C27_W242_C5;1;R21C29_N20;R21C29_N101_N200;1;R20C29_X01;R20C29_N201_X01;1;R20C29_A6;R20C29_X01_A6;1;R22C29_EW10;R22C29_F4_EW10;1;R22C28_B1;R22C28_W111_B1;1;R22C29_N10;R22C29_F4_N100;1;R21C29_W24;R21C29_N101_W240;1;R21C28_SEL7;R21C28_W241_SEL7;1;R22C29_W24;R22C29_F4_W240;1;R22C27_N24;R22C27_W242_N240;1;R20C27_SEL3;R20C27_N242_SEL3;1;R22C29_F4;;1;R22C29_W13;R22C29_F4_W130;1;R22C28_N23;R22C28_W131_N230;1;R20C28_A6;R20C28_N232_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879844 ] ,
          "attributes": {
            "ROUTING": "R20C29_EW10;R20C29_F6_EW10;1;R20C28_B4;R20C28_W111_B4;1;R17C29_X08;R17C29_N232_X08;1;R17C29_B5;R17C29_X08_B5;1;R20C29_X03;R20C29_F6_X03;1;R20C29_B3;R20C29_X03_B3;1;R20C29_F6;;1;R20C29_N13;R20C29_F6_N130;1;R19C29_N23;R19C29_N131_N230;1;R17C29_W23;R17C29_N232_W230;1;R17C28_B6;R17C28_W231_B6;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879838 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879835 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "stored_B[4]": {
          "hide_name": 0,
          "bits": [ 3879832 ] ,
          "attributes": {
            "ROUTING": "R16C26_B5;R16C26_X03_B5;1;R17C27_B7;R17C27_N251_B7;1;R17C25_A1;R17C25_X03_A1;1;R18C26_E25;R18C26_E242_E250;1;R18C27_N25;R18C27_E251_N250;1;R17C27_X04;R17C27_N251_X04;1;R17C27_C1;R17C27_X04_C1;1;R17C26_B1;R17C26_X07_B1;1;R17C25_D3;R17C25_X03_D3;1;R18C26_C3;R18C26_E242_C3;1;R18C24_E24;R18C24_N241_E240;1;R18C26_E24;R18C26_E242_E240;1;R18C27_C3;R18C27_E241_C3;1;R17C25_X03;R17C25_E241_X03;1;R17C26_X07;R17C26_E242_X07;1;R21C24_N21;R21C24_Q1_N210;1;R19C24_N24;R19C24_N212_N240;1;R17C24_E24;R17C24_N242_E240;1;R17C26_N24;R17C26_E242_N240;1;R16C26_X03;R16C26_N241_X03;1;R16C26_B4;R16C26_X03_B4;1;R21C24_Q1;;1;R21C24_X02;R21C24_Q1_X02;1;R21C24_A1;R21C24_X02_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879822 ] ,
          "attributes": {
            "ROUTING": "R18C26_N20;R18C26_E201_N200;1;R16C26_X07;R16C26_N202_X07;1;R16C26_A4;R16C26_X07_A4;1;R18C24_E10;R18C24_OF1_E100;1;R18C25_E20;R18C25_E101_E200;1;R18C27_X05;R18C27_E202_X05;1;R18C27_A3;R18C27_X05_A3;1;R17C27_A3;R17C27_E251_A3;1;R17C26_E25;R17C26_E252_E250;1;R17C27_A7;R17C27_E251_A7;1;R18C24_SN10;R18C24_OF1_SN10;1;R17C24_E25;R17C24_N111_E250;1;R17C25_A3;R17C25_E251_A3;1;R18C25_B2;R18C25_E211_B2;1;R18C26_A3;R18C26_N210_A3;1;R17C26_B3;R17C26_N211_B3;1;R17C26_E21;R17C26_N211_E210;1;R17C27_X06;R17C27_E211_X06;1;R17C27_D1;R17C27_X06_D1;1;R18C24_OF1;;1;R18C24_E21;R18C24_OF1_E210;1;R18C26_N21;R18C26_E212_N210;1;R16C26_A5;R16C26_N212_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879816 ] ,
          "attributes": {
            "ROUTING": "R18C27_SEL0;R18C27_X07_SEL0;1;R17C27_SEL0;R17C27_X05_SEL0;1;R18C27_SEL6;R18C27_X07_SEL6;1;R17C25_SEL2;R17C25_X05_SEL2;1;R16C26_E25;R16C26_N252_E250;1;R16C27_X04;R16C27_E251_X04;1;R16C27_SEL1;R16C27_X04_SEL1;1;R17C27_D4;R17C27_N241_D4;1;R18C26_SEL2;R18C26_X07_SEL2;1;R18C27_SEL2;R18C27_X07_SEL2;1;R16C26_SEL5;R16C26_X04_SEL5;1;R17C27_X05;R17C27_N241_X05;1;R17C27_SEL2;R17C27_X05_SEL2;1;R18C26_X07;R18C26_E241_X07;1;R18C26_SEL0;R18C26_X07_SEL0;1;R18C27_X07;R18C27_E242_X07;1;R18C27_SEL4;R18C27_X07_SEL4;1;R18C25_EW10;R18C25_F4_EW10;1;R18C26_N25;R18C26_E111_N250;1;R16C26_X04;R16C26_N252_X04;1;R16C26_SEL1;R16C26_X04_SEL1;1;R18C25_N24;R18C25_F4_N240;1;R17C25_X05;R17C25_N241_X05;1;R17C25_SEL0;R17C25_X05_SEL0;1;R17C27_X03;R17C27_N241_X03;1;R17C27_B5;R17C27_X03_B5;1;R18C25_F4;;1;R18C25_E24;R18C25_F4_E240;1;R18C27_N24;R18C27_E242_N240;1;R16C27_X01;R16C27_N242_X01;1;R16C27_SEL5;R16C27_X01_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879811 ] ,
          "attributes": {
            "ROUTING": "R16C26_D5;R16C26_E101_D5;1;R16C26_A0;R16C26_X02_A0;1;R16C26_D4;R16C26_E101_D4;1;R16C25_SN10;R16C25_OF1_SN10;1;R17C25_E25;R17C25_S111_E250;1;R17C27_X08;R17C27_E252_X08;1;R17C27_C4;R17C27_X08_C4;1;R17C25_B3;R17C25_S211_B3;1;R18C25_B3;R18C25_S212_B3;1;R17C27_B1;R17C27_S211_B1;1;R16C25_E10;R16C25_OF1_E100;1;R16C26_S24;R16C26_E101_S240;1;R17C26_X03;R17C26_S241_X03;1;R17C26_B4;R17C26_X03_B4;1;R16C26_X02;R16C26_E211_X02;1;R16C26_A1;R16C26_X02_A1;1;R18C27_B3;R18C27_S212_B3;1;R16C25_E21;R16C25_OF1_E210;1;R16C27_S21;R16C27_E212_S210;1;R17C27_A5;R17C27_S211_A5;1;R16C25_OF1;;1;R16C25_S21;R16C25_OF1_S210;1;R18C25_E21;R18C25_S212_E210;1;R18C26_B3;R18C26_E211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879809 ] ,
          "attributes": {
            "ROUTING": "R17C27_F7;;1;R17C27_W10;R17C27_F7_W100;1;R17C27_B4;R17C27_W100_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879805 ] ,
          "attributes": {
            "ROUTING": "R17C27_S20;R17C27_E202_S200;1;R17C27_A4;R17C27_S200_A4;1;R16C26_C4;R16C26_X08_C4;1;R17C24_E10;R17C24_OF1_E100;1;R17C25_E20;R17C25_E101_E200;1;R17C27_X01;R17C27_E202_X01;1;R17C27_A1;R17C27_X01_A1;1;R18C27_X02;R18C27_E211_X02;1;R18C27_A1;R18C27_X02_A1;1;R18C26_X08;R18C26_S211_X08;1;R18C26_D3;R18C26_X08_D3;1;R17C25_S21;R17C25_E211_S210;1;R18C25_B1;R18C25_S211_B1;1;R17C26_N21;R17C26_E212_N210;1;R16C26_X08;R16C26_N211_X08;1;R16C26_C5;R16C26_X08_C5;1;R18C26_E21;R18C26_S211_E210;1;R18C27_X06;R18C27_E211_X06;1;R18C27_D3;R18C27_X06_D3;1;R17C26_B2;R17C26_E212_B2;1;R17C25_X02;R17C25_E211_X02;1;R17C25_C3;R17C25_X02_C3;1;R17C24_OF1;;1;R17C24_E21;R17C24_OF1_E210;1;R17C26_S21;R17C26_E212_S210;1;R18C26_X02;R18C26_S211_X02;1;R18C26_A1;R18C26_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879802 ] ,
          "attributes": {
            "ROUTING": "R17C26_N22;R17C26_E100_N220;1;R16C26_X01;R16C26_N221_X01;1;R16C26_SEL3;R16C26_X01_SEL3;1;R17C26_E24;R17C26_F4_E240;1;R17C27_X07;R17C27_E241_X07;1;R17C27_SEL4;R17C27_X07_SEL4;1;R17C26_F4;;1;R17C26_E10;R17C26_F4_E100;1;R17C27_N24;R17C27_E101_N240;1;R16C27_SEL3;R16C27_N241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879800 ] ,
          "attributes": {
            "ROUTING": "R17C27_F5;;1;R17C27_I1MUX4;R17C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879799 ] ,
          "attributes": {
            "ROUTING": "R17C27_F4;;1;R17C27_I0MUX4;R17C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879797 ] ,
          "attributes": {
            "ROUTING": "R16C27_SEL2;R16C27_W261_SEL2;1;R16C27_SEL4;R16C27_W261_SEL4;1;R16C26_SEL4;R16C26_W262_SEL4;1;R16C26_SEL0;R16C26_W262_SEL0;1;R16C27_SEL0;R16C27_W261_SEL0;1;R16C26_SEL2;R16C26_W262_SEL2;1;R16C27_SEL6;R16C27_W261_SEL6;1;R17C28_F1;;1;R17C28_SN20;R17C28_F1_SN20;1;R16C28_W26;R16C28_N121_W260;1;R16C26_SEL6;R16C26_W262_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879795 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF4;;1;R17C27_S13;R17C27_OF4_S130;1;R17C27_E25;R17C27_S130_E250;1;R17C28_X04;R17C28_E251_X04;1;R17C28_B1;R17C28_X04_B1;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879793 ] ,
          "attributes": {
            "ROUTING": "R17C28_F3;;1;R17C28_W13;R17C28_F3_W130;1;R17C28_E27;R17C28_W130_E270;1;R17C29_A4;R17C29_E271_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879791 ] ,
          "attributes": {
            "ROUTING": "R17C28_X03;R17C28_F6_X03;1;R17C28_B3;R17C28_X03_B3;1;R17C28_F6;;1;R17C28_N13;R17C28_F6_N130;1;R16C28_B2;R16C28_N131_B2;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879788 ] ,
          "attributes": {
            "ROUTING": "R17C29_A7;R17C29_E111_A7;1;R17C28_F2;;1;R17C28_EW10;R17C28_F2_EW10;1;R17C29_A6;R17C29_E111_A6;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879787 ] ,
          "attributes": {
            "ROUTING": "R17C29_B6;R17C29_E211_B6;1;R17C28_E21;R17C28_S211_E210;1;R17C29_B7;R17C29_E211_B7;1;R16C28_S21;R16C28_E212_S210;1;R17C28_B2;R17C28_S211_B2;1;R16C28_B1;R16C28_E212_B1;1;R15C24_E21;R15C24_OF1_E210;1;R15C26_S21;R15C26_E212_S210;1;R15C24_OF1;;1;R16C26_E21;R16C26_S211_E210;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879780 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879770 ] ,
          "attributes": {
            "ROUTING": "R17C31_F1;;1;R17C31_I1MUX0;R17C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879769 ] ,
          "attributes": {
            "ROUTING": "R17C31_F0;;1;R17C31_I0MUX0;R17C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3879765 ] ,
          "attributes": {
            "ROUTING": "R16C31_E21;R16C31_N212_E210;1;R16C31_A0;R16C31_E210_A0;1;R16C31_X04;R16C31_N212_X04;1;R16C31_D4;R16C31_X04_D4;1;R17C31_X02;R17C31_N211_X02;1;R17C31_A1;R17C31_X02_A1;1;R18C31_N21;R18C31_E211_N210;1;R17C31_X08;R17C31_N211_X08;1;R17C31_D3;R17C31_X08_D3;1;R18C34_B3;R18C34_E212_B3;1;R18C34_N21;R18C34_E212_N210;1;R17C34_X02;R17C34_N211_X02;1;R17C34_A1;R17C34_X02_A1;1;R18C32_N21;R18C32_E212_N210;1;R17C32_B3;R17C32_N211_B3;1;R18C32_B4;R18C32_E212_B4;1;R18C30_E21;R18C30_N212_E210;1;R18C32_E21;R18C32_E212_E210;1;R18C33_B3;R18C33_E211_B3;1;R20C30_OF1;;1;R20C30_N21;R20C30_OF1_N210;1;R18C30_N21;R18C30_N212_N210;1;R16C30_E21;R16C30_N212_E210;1;R16C32_E21;R16C32_E212_E210;1;R16C34_B1;R16C34_E212_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "stored_B[2]": {
          "hide_name": 0,
          "bits": [ 3879763 ] ,
          "attributes": {
            "ROUTING": "R17C31_X01;R17C31_N221_X01;1;R17C31_C3;R17C31_X01_C3;1;R18C33_X06;R18C33_E232_X06;1;R18C33_D3;R18C33_X06_D3;1;R18C32_N23;R18C32_E231_N230;1;R17C32_X02;R17C32_N231_X02;1;R17C32_C3;R17C32_X02_C3;1;R18C31_N22;R18C31_E222_N220;1;R16C31_C4;R16C31_N222_C4;1;R17C34_X05;R17C34_N261_X05;1;R17C34_B1;R17C34_X05_B1;1;R18C33_E26;R18C33_E232_E260;1;R18C34_N26;R18C34_E261_N260;1;R16C34_C1;R16C34_N262_C1;1;R18C33_X02;R18C33_E232_X02;1;R18C33_A1;R18C33_X02_A1;1;R20C25_E22;R20C25_Q2_E220;1;R20C27_N22;R20C27_E222_N220;1;R18C27_E22;R18C27_N222_E220;1;R18C29_E22;R18C29_E222_E220;1;R18C31_E23;R18C31_E222_E230;1;R18C32_B1;R18C32_E231_B1;1;R20C25_Q2;;1;R20C25_X05;R20C25_Q2_X05;1;R20C25_A2;R20C25_X05_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:24.17-24.25",
            "hdlname": "storage_inst B"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3879753 ] ,
          "attributes": {
            "ROUTING": "R18C32_X03;R18C32_E242_X03;1;R18C32_B2;R18C32_X03_B2;1;R18C29_N21;R18C29_E211_N210;1;R17C29_E21;R17C29_N211_E210;1;R17C31_B3;R17C31_E212_B3;1;R16C32_W24;R16C32_N242_W240;1;R16C31_X03;R16C31_W241_X03;1;R16C31_B4;R16C31_X03_B4;1;R18C32_E25;R18C32_E242_E250;1;R18C34_N25;R18C34_E252_N250;1;R17C34_X04;R17C34_N251_X04;1;R17C34_C1;R17C34_X04_C1;1;R18C34_B1;R18C34_X07_B1;1;R16C32_E24;R16C32_N242_E240;1;R16C34_X03;R16C34_E242_X03;1;R16C34_A1;R16C34_X03_A1;1;R17C32_D3;R17C32_X03_D3;1;R18C32_N24;R18C32_E242_N240;1;R17C32_X03;R17C32_N241_X03;1;R17C32_A1;R17C32_X03_A1;1;R18C28_OF1;;1;R18C28_E21;R18C28_OF1_E210;1;R18C30_E24;R18C30_E212_E240;1;R18C32_E24;R18C32_E242_E240;1;R18C33_C3;R18C33_E241_C3;1;R18C34_X07;R18C34_E242_X07;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879749 ] ,
          "attributes": {
            "ROUTING": "R17C32_X05;R17C32_E201_X05;1;R17C32_A3;R17C32_X05_A3;1;R16C34_D1;R16C34_E201_D1;1;R17C34_N21;R17C34_E211_N210;1;R16C34_X02;R16C34_N211_X02;1;R16C34_A3;R16C34_X02_A3;1;R17C34_D1;R17C34_X06_D1;1;R17C33_N20;R17C33_E202_N200;1;R16C33_E20;R16C33_N201_E200;1;R18C33_E20;R18C33_S201_E200;1;R18C34_X01;R18C34_E201_X01;1;R18C34_B2;R18C34_X01_B2;1;R17C31_A3;R17C31_E200_A3;1;R17C33_E21;R17C33_E212_E210;1;R17C34_X06;R17C34_E211_X06;1;R17C34_A5;R17C34_X06_A5;1;R17C31_E20;R17C31_E202_E200;1;R17C33_S20;R17C33_E202_S200;1;R18C33_X07;R18C33_S201_X07;1;R18C33_A3;R18C33_X07_A3;1;R17C31_N20;R17C31_E202_N200;1;R16C31_X07;R16C31_N201_X07;1;R16C31_A4;R16C31_X07_A4;1;R17C29_OF0;;1;R17C29_E20;R17C29_OF0_E200;1;R17C31_E21;R17C31_E202_E210;1;R17C32_S21;R17C32_E211_S210;1;R18C32_B3;R18C32_S211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3879743 ] ,
          "attributes": {
            "ROUTING": "R17C32_SEL0;R17C32_W262_SEL0;1;R16C31_SEL1;R16C31_N261_SEL1;1;R17C34_SEL1;R17C34_X03_SEL1;1;R17C33_SEL5;R17C33_X03_SEL5;1;R16C34_SEL0;R16C34_X05_SEL0;1;R18C33_SEL0;R18C33_W261_SEL0;1;R16C32_SEL1;R16C32_N261_SEL1;1;R17C31_SEL0;R17C31_W261_SEL0;1;R18C34_E13;R18C34_F4_E130;1;R18C34_W26;R18C34_E130_W260;1;R18C33_SEL2;R18C33_W261_SEL2;1;R17C32_SEL2;R17C32_W262_SEL2;1;R18C34_N24;R18C34_F4_N240;1;R17C34_X03;R17C34_N241_X03;1;R17C34_SEL5;R17C34_X03_SEL5;1;R17C34_N26;R17C34_N121_N260;1;R16C34_X05;R16C34_N261_X05;1;R16C34_SEL2;R16C34_X05_SEL2;1;R17C31_N26;R17C31_W261_N260;1;R16C31_SEL5;R16C31_N261_SEL5;1;R17C32_W26;R17C32_W262_W260;1;R17C31_SEL2;R17C31_W261_SEL2;1;R17C33_X03;R17C33_W261_X03;1;R17C33_SEL1;R17C33_X03_SEL1;1;R18C34_F4;;1;R18C34_SN20;R18C34_F4_SN20;1;R17C34_W26;R17C34_N121_W260;1;R17C32_N26;R17C32_W262_N260;1;R16C32_SEL5;R16C32_N261_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879741 ] ,
          "attributes": {
            "ROUTING": "R17C31_F3;;1;R17C31_I1MUX2;R17C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879740 ] ,
          "attributes": {
            "ROUTING": "R17C31_F2;;1;R17C31_I0MUX2;R17C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3879738 ] ,
          "attributes": {
            "ROUTING": "R17C32_W27;R17C32_N131_W270;1;R17C31_X04;R17C31_W271_X04;1;R17C31_SEL1;R17C31_X04_SEL1;1;R16C32_W23;R16C32_N231_W230;1;R16C31_X02;R16C31_W231_X02;1;R16C31_SEL3;R16C31_X02_SEL3;1;R18C32_F4;;1;R18C32_N13;R18C32_F4_N130;1;R17C32_N23;R17C32_N131_N230;1;R16C32_X02;R16C32_N231_X02;1;R16C32_SEL3;R16C32_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879736 ] ,
          "attributes": {
            "ROUTING": "R16C30_X06;R16C30_W211_X06;1;R16C30_A6;R16C30_X06_A6;1;R16C31_W21;R16C31_N211_W210;1;R16C29_B7;R16C29_W212_B7;1;R15C31_X02;R15C31_N212_X02;1;R15C31_A3;R15C31_X02_A3;1;R17C31_OF1;;1;R17C31_N21;R17C31_OF1_N210;1;R15C31_W21;R15C31_N212_W210;1;R15C30_B1;R15C30_W211_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879734 ] ,
          "attributes": {
            "ROUTING": "R17C31_OF0;;1;R17C31_I1MUX1;R17C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879733 ] ,
          "attributes": {
            "ROUTING": "R17C31_OF2;;1;R17C31_I0MUX1;R17C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879731 ] ,
          "attributes": {
            "ROUTING": "R14C29_SEL1;R14C29_X02_SEL1;1;R14C31_W23;R14C31_N232_W230;1;R14C30_B1;R14C30_W231_B1;1;R17C31_OF4;;1;R17C31_N13;R17C31_OF4_N130;1;R14C29_SEL5;R14C29_X02_SEL5;1;R14C29_X02;R14C29_W232_X02;1;R14C30_B7;R14C30_W231_B7;1;R16C31_N23;R16C31_N131_N230;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879730 ] ,
          "attributes": {
            "ROUTING": "R14C29_B4;R14C29_W111_B4;1;R14C30_X06;R14C30_F1_X06;1;R14C30_A7;R14C30_X06_A7;1;R14C29_B5;R14C29_W111_B5;1;R14C29_B6;R14C29_W111_B6;1;R14C30_F1;;1;R14C30_EW10;R14C30_F1_EW10;1;R14C29_B7;R14C29_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879726 ] ,
          "attributes": {
            "ROUTING": "R14C29_A1;R14C29_E271_A1;1;R14C30_X08;R14C30_E272_X08;1;R14C30_B6;R14C30_X08_B6;1;R16C28_E82;R16C28_E272_E820;1;R16C32_S24;R16C32_E824_S240;1;R18C32_W24;R18C32_S242_W240;1;R18C31_X07;R18C31_W241_X07;1;R18C31_SEL0;R18C31_X07_SEL0;1;R18C30_SEL4;R18C30_X08_SEL4;1;R18C31_SEL4;R18C31_X08_SEL4;1;R16C26_E27;R16C26_OF7_E270;1;R16C28_N27;R16C28_E272_N270;1;R14C28_E27;R14C28_N272_E270;1;R14C30_X04;R14C30_E272_X04;1;R14C30_B2;R14C30_X04_B2;1;R18C31_SEL2;R18C31_X08_SEL2;1;R18C30_SEL0;R18C30_X08_SEL0;1;R18C30_SEL2;R18C30_X08_SEL2;1;R18C30_X08;R18C30_E272_X08;1;R18C30_SEL6;R18C30_X08_SEL6;1;R17C26_E27;R17C26_S271_E270;1;R17C28_E22;R17C28_E272_E220;1;R17C30_X05;R17C30_E222_X05;1;R17C30_B1;R17C30_X05_B1;1;R16C26_OF7;;1;R16C26_S27;R16C26_OF7_S270;1;R18C26_E27;R18C26_S272_E270;1;R18C28_E27;R18C28_E272_E270;1;R18C30_E27;R18C30_E272_E270;1;R18C31_X08;R18C31_E271_X08;1;R18C31_SEL6;R18C31_X08_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879724 ] ,
          "attributes": {
            "ROUTING": "R14C30_X01;R14C30_F2_X01;1;R14C30_A6;R14C30_X01_A6;1;R14C29_A6;R14C29_W131_A6;1;R14C29_A4;R14C29_W131_A4;1;R14C29_A7;R14C29_W131_A7;1;R14C30_F2;;1;R14C30_W13;R14C30_F2_W130;1;R14C29_A5;R14C29_W131_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879721 ] ,
          "attributes": {
            "ROUTING": "R15C31_SEL2;R15C31_E261_SEL2;1;R15C31_SEL0;R15C31_E261_SEL0;1;R15C30_E13;R15C30_F3_E130;1;R15C30_F3;;1;R15C30_E26;R15C30_E130_E260;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879720 ] ,
          "attributes": {
            "ROUTING": "R14C30_SN10;R14C30_F6_SN10;1;R15C30_B3;R15C30_S111_B3;1;R14C30_E10;R14C30_F6_E100;1;R14C31_S24;R14C31_E101_S240;1;R15C31_C3;R15C31_S241_C3;1;R15C31_X05;R15C31_E221_X05;1;R15C31_A2;R15C31_X05_A2;1;R15C28_X03;R15C28_W262_X03;1;R15C28_B2;R15C28_X03_B2;1;R14C30_F6;;1;R14C30_SN20;R14C30_F6_SN20;1;R15C30_W26;R15C30_S121_W260;1;R15C30_E22;R15C30_S121_E220;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3879717 ] ,
          "attributes": {
            "ROUTING": "R16C29_SEL5;R16C29_S261_SEL5;1;R15C30_F2;;1;R15C30_EW20;R15C30_F2_EW20;1;R15C29_S26;R15C29_W121_S260;1;R16C29_SEL1;R16C29_S261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879716 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879711 ] ,
          "attributes": {
            "ROUTING": "R17C28_F4;;1;R17C28_EW20;R17C28_F4_EW20;1;R17C29_C2;R17C29_E121_C2;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_I2_ALU_SUM_1_COUT_ALU_COUT_1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879710 ] ,
          "attributes": {
            "ROUTING": "R16C28_E13;R16C28_F4_E130;1;R16C29_S23;R16C29_E131_S230;1;R17C29_B2;R17C29_S231_B2;1;R17C29_C6;R17C29_E261_C6;1;R16C28_W24;R16C28_F4_W240;1;R16C26_SEL7;R16C26_W242_SEL7;1;R17C29_C7;R17C29_E261_C7;1;R16C28_F4;;1;R16C28_SN20;R16C28_F4_SN20;1;R17C28_E26;R17C28_S121_E260;1;R17C29_SEL4;R17C29_E261_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3879708 ] ,
          "attributes": {
            "ROUTING": "R17C29_F2;;1;R17C29_N22;R17C29_F2_N220;1;R16C29_X01;R16C29_N221_X01;1;R16C29_SEL3;R16C29_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879706 ] ,
          "attributes": {
            "ROUTING": "R14C30_S27;R14C30_F7_S270;1;R15C30_X04;R15C30_S271_X04;1;R15C30_B2;R15C30_X04_B2;1;R15C28_X04;R15C28_W272_X04;1;R15C28_B1;R15C28_X04_B1;1;R15C30_W27;R15C30_S131_W270;1;R15C29_S27;R15C29_W271_S270;1;R16C29_X06;R16C29_S271_X06;1;R16C29_C7;R16C29_X06_C7;1;R14C30_F7;;1;R14C30_S13;R14C30_F7_S130;1;R16C29_A5;R16C29_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1_ALU_SUM_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879703 ] ,
          "attributes": {
            "ROUTING": "R15C30_C7;R15C30_N222_C7;1;R14C30_C6;R14C30_N221_C6;1;R15C30_C6;R15C30_N222_C6;1;R15C30_W22;R15C30_N222_W220;1;R15C29_D4;R15C29_W221_D4;1;R14C30_W22;R14C30_N221_W220;1;R14C29_X01;R14C29_W221_X01;1;R14C29_SEL3;R14C29_X01_SEL3;1;R18C30_OF7;;1;R18C30_SN20;R18C30_OF7_SN20;1;R17C30_N22;R17C30_N121_N220;1;R15C30_N22;R15C30_N222_N220;1;R14C30_C7;R14C30_N221_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879702 ] ,
          "attributes": {
            "ROUTING": "R17C30_N27;R17C30_E131_N270;1;R15C30_B6;R15C30_N272_B6;1;R17C29_E13;R17C29_F7_E130;1;R17C30_B2;R17C30_E131_B2;1;R17C29_N27;R17C29_F7_N270;1;R15C29_B4;R15C29_N272_B4;1;R14C29_SEL6;R14C29_X06_SEL6;1;R14C29_SEL2;R14C29_X06_SEL2;1;R14C29_E23;R14C29_N232_E230;1;R14C30_B3;R14C30_E231_B3;1;R14C29_SEL0;R14C29_X06_SEL0;1;R17C29_F7;;1;R17C29_N13;R17C29_F7_N130;1;R16C29_N23;R16C29_N131_N230;1;R14C29_X06;R14C29_N232_X06;1;R14C29_SEL4;R14C29_X06_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879700 ] ,
          "attributes": {
            "ROUTING": "R14C29_C4;R14C29_W101_C4;1;R14C30_S10;R14C30_F3_S100;1;R15C30_A6;R15C30_S101_A6;1;R14C29_C7;R14C29_W101_C7;1;R14C29_C5;R14C29_W101_C5;1;R14C29_S20;R14C29_W101_S200;1;R15C29_X07;R15C29_S201_X07;1;R15C29_A4;R15C29_X07_A4;1;R14C30_F3;;1;R14C30_W10;R14C30_F3_W100;1;R14C29_C6;R14C29_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3879697 ] ,
          "attributes": {
            "ROUTING": "R16C30_SEL6;R16C30_X05_SEL6;1;R15C30_F4;;1;R15C30_S24;R15C30_F4_S240;1;R16C30_X05;R16C30_S241_X05;1;R16C30_SEL4;R16C30_X05_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879696 ] ,
          "attributes": {
            "ROUTING": "R15C29_W20;R15C29_W101_W200;1;R15C28_X01;R15C28_W201_X01;1;R15C28_B3;R15C28_X01_B3;1;R15C30_F6;;1;R15C30_W10;R15C30_F6_W100;1;R15C30_B4;R15C30_W100_B4;1",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879695 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:131.16-134.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bcd[0]": {
          "hide_name": 0,
          "bits": [ 3879686 ] ,
          "attributes": {
            "ROUTING": "R22C24_E22;R22C24_Q2_E220;1;R22C26_E23;R22C26_E222_E230;1;R22C28_E26;R22C28_E232_E260;1;R22C30_N26;R22C30_E262_N260;1;R20C30_N27;R20C30_N262_N270;1;R18C30_N27;R18C30_N272_N270;1;R16C30_X04;R16C30_N272_X04;1;R16C30_B3;R16C30_X04_B3;1;R22C24_Q2;;1;R22C24_X05;R22C24_Q2_X05;1;R22C24_A2;R22C24_X05_A2;1",
            "hdlname": "storage_inst B",
            "src": "../design/module_top.v:24.17-24.25"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3879684 ] ,
          "attributes": {
            "ROUTING": "R16C30_F3;;1;R16C30_X02;R16C30_F3_X02;1;R16C30_SEL5;R16C30_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos[0]": {
          "hide_name": 0,
          "bits": [ 3879679 ] ,
          "attributes": {
            "ROUTING": "R17C35_B7;R17C35_S121_B7;1;R16C35_A7;R16C35_X01_A7;1;R16C35_SN10;R16C35_Q0_SN10;1;R17C35_B1;R17C35_S111_B1;1;R16C35_SN20;R16C35_Q0_SN20;1;R17C35_B4;R17C35_S121_B4;1;R16C35_A0;R16C35_X01_A0;1;R16C35_Q0;;1;R16C35_X01;R16C35_Q0_X01;1;R16C35_B4;R16C35_X01_B4;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:16.15-16.31",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "display_inst.contador_digitos[1]": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": "R17C35_A4;R17C35_S101_A4;1;R16C35_S13;R16C35_Q4_S130;1;R17C35_A1;R17C35_S131_A1;1;R16C35_B7;R16C35_X07_B7;1;R16C35_S10;R16C35_Q4_S100;1;R17C35_A7;R17C35_S101_A7;1;R16C35_Q4;;1;R16C35_X07;R16C35_Q4_X07;1;R16C35_A4;R16C35_X07_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879673 ] ,
          "attributes": {
            "ROUTING": "R15C31_A4;R15C31_S200_A4;1;R15C31_S20;R15C31_E202_S200;1;R16C31_X01;R16C31_S201_X01;1;R16C31_SEL7;R16C31_X01_SEL7;1;R15C31_X01;R15C31_E202_X01;1;R15C31_B2;R15C31_X01_B2;1;R15C28_EW20;R15C28_F4_EW20;1;R15C29_C4;R15C29_E121_C4;1;R16C30_C6;R16C30_E262_C6;1;R16C29_SEL4;R16C29_E261_SEL4;1;R16C29_SEL6;R16C29_E261_SEL6;1;R15C28_E10;R15C28_F4_E100;1;R15C29_E20;R15C29_E101_E200;1;R15C31_D3;R15C31_E202_D3;1;R16C29_SEL2;R16C29_E261_SEL2;1;R15C28_F4;;1;R15C28_SN20;R15C28_F4_SN20;1;R16C28_E26;R16C28_S121_E260;1;R16C29_SEL0;R16C29_E261_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT1_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 3879671 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF4;;1;R16C29_I1MUX5;R16C29_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3879670 ] ,
          "attributes": {
            "ROUTING": "R16C29_F5;;1;R16C29_I1MUX4;R16C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3879668 ] ,
          "attributes": {
            "ROUTING": "R16C29_F4;;1;R16C29_I0MUX4;R16C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879658 ] ,
          "attributes": {
            "ROUTING": "R13C29_F6;;1;R13C29_EW20;R13C29_F6_EW20;1;R13C28_D7;R13C28_W121_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879657 ] ,
          "attributes": {
            "ROUTING": "R13C29_F7;;1;R13C29_W10;R13C29_F7_W100;1;R13C28_C7;R13C28_W101_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879656 ] ,
          "attributes": {
            "ROUTING": "R13C28_F6;;1;R13C28_X07;R13C28_F6_X07;1;R13C28_B7;R13C28_X07_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879655 ] ,
          "attributes": {
            "ROUTING": "R12C28_F6;;1;R12C28_S10;R12C28_F6_S100;1;R13C28_A7;R13C28_S101_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879653 ] ,
          "attributes": {
            "ROUTING": "R13C25_F7;;1;R13C25_E10;R13C25_F7_E100;1;R13C26_D6;R13C26_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879652 ] ,
          "attributes": {
            "ROUTING": "R14C26_F7;;1;R14C26_SN20;R14C26_F7_SN20;1;R13C26_E22;R13C26_N121_E220;1;R13C26_C6;R13C26_E220_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879651 ] ,
          "attributes": {
            "ROUTING": "R13C26_F7;;1;R13C26_W13;R13C26_F7_W130;1;R13C26_B6;R13C26_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879650 ] ,
          "attributes": {
            "ROUTING": "R13C25_F6;;1;R13C25_EW10;R13C25_F6_EW10;1;R13C26_A6;R13C26_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879646 ] ,
          "attributes": {
            "ROUTING": "R15C29_Q2;;1;R15C29_W13;R15C29_Q2_W130;1;R15C29_B7;R15C29_W130_B7;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879645 ] ,
          "attributes": {
            "ROUTING": "R15C29_F0;;1;R15C29_X05;R15C29_F0_X05;1;R15C29_LSR1;R15C29_X05_LSR1;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881922 ] ,
          "attributes": {
            "ROUTING": "R21C25_F7;;1;R21C25_W10;R21C25_F7_W100;1;R21C25_W23;R21C25_W100_W230;1;R21C24_X06;R21C24_W231_X06;1;R21C24_LSR2;R21C24_X06_LSR2;1"
          }
        },
        "temp_value[2]": {
          "hide_name": 0,
          "bits": [ 3881846 ] ,
          "attributes": {
            "ROUTING": "R22C23_A7;R22C23_E271_A7;1;R21C25_B0;R21C25_E231_B0;1;R22C22_C7;R22C22_S131_C7;1;R21C22_S13;R21C22_Q3_S130;1;R22C22_C6;R22C22_S131_C6;1;R22C23_A5;R22C23_E271_A5;1;R21C22_Q3;;1;R21C22_E23;R21C22_Q3_E230;1;R22C22_E27;R22C22_S131_E270;1;R21C24_E23;R21C24_E232_E230;1",
            "hdlname": "storage_inst temp_value",
            "src": "../design/module_top.v:25.17-25.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879636 ] ,
          "attributes": {
            "ROUTING": "R13C30_F6;;1;R13C30_X07;R13C30_F6_X07;1;R13C30_LSR2;R13C30_X07_LSR2;1"
          }
        },
        "temp_value[0]": {
          "hide_name": 0,
          "bits": [ 3881843 ] ,
          "attributes": {
            "ROUTING": "R22C21_W10;R22C21_Q1_W100;1;R22C21_B4;R22C21_W100_B4;1;R22C21_W13;R22C21_Q1_W130;1;R22C21_B7;R22C21_W130_B7;1;R22C23_E21;R22C23_E212_E210;1;R22C24_B1;R22C24_E211_B1;1;R22C22_B7;R22C22_E211_B7;1;R22C21_Q1;;1;R22C21_E21;R22C21_Q1_E210;1;R22C22_B6;R22C22_E211_B6;1",
            "hdlname": "storage_inst temp_value",
            "src": "../design/module_top.v:25.17-25.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879631 ] ,
          "attributes": {
            "ROUTING": "R12C29_F6;;1;R12C29_W13;R12C29_F6_W130;1;R12C29_N27;R12C29_W130_N270;1;R11C29_LSR0;R11C29_N271_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3881836 ] ,
          "attributes": {
            "ROUTING": "R24C21_W13;R24C21_F2_W130;1;R24C20_A7;R24C20_W131_A7;1;R24C21_N22;R24C21_F2_N220;1;R22C21_X05;R22C21_N222_X05;1;R22C21_A3;R22C21_X05_A3;1;R24C21_F2;;1;R24C21_N10;R24C21_F2_N100;1;R23C21_W20;R23C21_N101_W200;1;R23C20_D6;R23C20_W201_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879626 ] ,
          "attributes": {
            "ROUTING": "R12C30_F6;;1;R12C30_X07;R12C30_F6_X07;1;R12C30_LSR2;R12C30_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881835 ] ,
          "attributes": {
            "ROUTING": "R22C22_A7;R22C22_E111_A7;1;R22C22_A6;R22C22_E111_A6;1;R22C21_EW10;R22C21_F3_EW10;1;R22C21_F3;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879621 ] ,
          "attributes": {
            "ROUTING": "R11C30_F1;;1;R11C30_X06;R11C30_F1_X06;1;R11C30_LSR2;R11C30_X06_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881831 ] ,
          "attributes": {
            "ROUTING": "R22C21_D3;R22C21_E101_D3;1;R22C20_F7;;1;R22C20_E10;R22C20_F7_E100;1;R22C21_S24;R22C21_E101_S240;1;R23C21_D7;R23C21_S241_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879616 ] ,
          "attributes": {
            "ROUTING": "R13C31_F5;;1;R13C31_S10;R13C31_F5_S100;1;R13C31_W21;R13C31_S100_W210;1;R13C30_LSR0;R13C30_W211_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881827 ] ,
          "attributes": {
            "ROUTING": "R23C21_N25;R23C21_E111_N250;1;R23C21_B6;R23C21_N250_B6;1;R23C20_F1;;1;R23C20_EW10;R23C20_F1_EW10;1;R23C21_A7;R23C21_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879611 ] ,
          "attributes": {
            "ROUTING": "R11C29_F6;;1;R11C29_X07;R11C29_F6_X07;1;R11C29_LSR2;R11C29_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881824 ] ,
          "attributes": {
            "ROUTING": "R23C21_N10;R23C21_F7_N100;1;R23C21_C4;R23C21_N100_C4;1;R23C21_F7;;1;R23C21_A2;R23C21_F7_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879604 ] ,
          "attributes": {
            "ROUTING": "R11C25_F2;;1;R11C25_X05;R11C25_F2_X05;1;R11C25_LSR0;R11C25_X05_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881823 ] ,
          "attributes": {
            "ROUTING": "R23C21_F1;;1;R23C21_X06;R23C21_F1_X06;1;R23C21_LSR1;R23C21_X06_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879599 ] ,
          "attributes": {
            "ROUTING": "R14C25_F6;;1;R14C25_X07;R14C25_F6_X07;1;R14C25_LSR2;R14C25_X07_LSR2;1"
          }
        },
        "storage_inst.load_value": {
          "hide_name": 0,
          "bits": [ 3881825 ] ,
          "attributes": {
            "ROUTING": "R23C21_Q2;;1;R23C21_SN20;R23C21_Q2_SN20;1;R22C21_C2;R22C21_N121_C2;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:20.11-20.21",
            "hdlname": "storage_inst load_value"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879596 ] ,
          "attributes": {
            "ROUTING": "R11C29_F7;;1;R11C29_X08;R11C29_F7_X08;1;R11C29_LSR1;R11C29_X08_LSR1;1"
          }
        },
        "storage_inst.load_value_LUT3_I2_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881820 ] ,
          "attributes": {
            "ROUTING": "R22C24_E10;R22C24_Q4_E100;1;R22C24_A4;R22C24_E100_A4;1;R22C24_Q4;;1;R22C24_N13;R22C24_Q4_N130;1;R21C24_B2;R21C24_N131_B2;1",
            "hdlname": "storage_inst temp_B",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879589 ] ,
          "attributes": {
            "ROUTING": "R11C24_F7;;1;R11C24_S27;R11C24_F7_S270;1;R12C24_LSR0;R12C24_S271_LSR0;1"
          }
        },
        "storage_inst.temp_B[0]": {
          "hide_name": 0,
          "bits": [ 3881816 ] ,
          "attributes": {
            "ROUTING": "R22C24_S13;R22C24_Q1_S130;1;R22C24_B2;R22C24_S130_B2;1;R22C24_Q1;;1;R22C24_X02;R22C24_Q1_X02;1;R22C24_A1;R22C24_X02_A1;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879584 ] ,
          "attributes": {
            "ROUTING": "R11C25_F3;;1;R11C25_X06;R11C25_F3_X06;1;R11C25_LSR2;R11C25_X06_LSR2;1"
          }
        },
        "storage_inst.load_value_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881891 ] ,
          "attributes": {
            "ROUTING": "R22C21_F2;;1;R22C21_N10;R22C21_F2_N100;1;R21C21_E24;R21C21_N101_E240;1;R21C23_E25;R21C23_E242_E250;1;R21C24_A7;R21C24_E251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879579 ] ,
          "attributes": {
            "ROUTING": "R12C24_F7;;1;R12C24_X08;R12C24_F7_X08;1;R12C24_LSR2;R12C24_X08_LSR2;1"
          }
        },
        "storage_inst.B_DFFC_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881812 ] ,
          "attributes": {
            "ROUTING": "R23C24_F1;;1;R23C24_W13;R23C24_F1_W130;1;R23C24_N27;R23C24_W130_N270;1;R22C24_LSR1;R22C24_N271_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879574 ] ,
          "attributes": {
            "ROUTING": "R11C27_F1;;1;R11C27_W21;R11C27_F1_W210;1;R11C26_LSR1;R11C26_W211_LSR1;1"
          }
        },
        "storage_inst.temp_B[1]": {
          "hide_name": 0,
          "bits": [ 3881810 ] ,
          "attributes": {
            "ROUTING": "R21C24_A5;R21C24_Q5_A5;1;R21C24_Q5;;1;R21C24_E13;R21C24_Q5_E130;1;R21C25_B3;R21C25_E131_B3;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879569 ] ,
          "attributes": {
            "ROUTING": "R11C26_F7;;1;R11C26_X08;R11C26_F7_X08;1;R11C26_LSR0;R11C26_X08_LSR0;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881897 ] ,
          "attributes": {
            "ROUTING": "R21C23_F7;;1;R21C23_X08;R21C23_F7_X08;1;R21C23_LSR1;R21C23_X08_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879564 ] ,
          "attributes": {
            "ROUTING": "R12C24_F6;;1;R12C24_X07;R12C24_F6_X07;1;R12C24_LSR1;R12C24_X07_LSR1;1"
          }
        },
        "storage_inst.B_DFFC_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881806 ] ,
          "attributes": {
            "ROUTING": "R21C26_F1;;1;R21C26_W21;R21C26_F1_W210;1;R21C25_LSR1;R21C25_W211_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879559 ] ,
          "attributes": {
            "ROUTING": "R14C26_F6;;1;R14C26_X07;R14C26_F6_X07;1;R14C26_LSR0;R14C26_X07_LSR0;1"
          }
        },
        "storage_inst.temp_B[2]": {
          "hide_name": 0,
          "bits": [ 3881804 ] ,
          "attributes": {
            "ROUTING": "R21C25_X01;R21C25_Q0_X01;1;R21C25_A0;R21C25_X01_A0;1;R21C25_Q0;;1;R21C25_N13;R21C25_Q0_N130;1;R20C25_B2;R20C25_N131_B2;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R11C26_F6;;1;R11C26_X07;R11C26_F6_X07;1;R11C26_LSR2;R11C26_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881873 ] ,
          "attributes": {
            "ROUTING": "R23C20_F3;;1;R23C20_I1MUX2;R23C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879549 ] ,
          "attributes": {
            "ROUTING": "R14C26_F5;;1;R14C26_X08;R14C26_F5_X08;1;R14C26_LSR1;R14C26_X08_LSR1;1"
          }
        },
        "storage_inst.B_DFFC_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881800 ] ,
          "attributes": {
            "ROUTING": "R20C25_F4;;1;R20C25_X07;R20C25_F4_X07;1;R20C25_LSR1;R20C25_X07_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879544 ] ,
          "attributes": {
            "ROUTING": "R14C27_F7;;1;R14C27_X08;R14C27_F7_X08;1;R14C27_LSR2;R14C27_X08_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881822 ] ,
          "attributes": {
            "ROUTING": "R23C21_F6;;1;R23C21_X07;R23C21_F6_X07;1;R23C21_CE1;R23C21_X07_CE1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": "R13C31_F7;;1;R13C31_X08;R13C31_F7_X08;1;R13C31_LSR0;R13C31_X08_LSR0;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881894 ] ,
          "attributes": {
            "ROUTING": "R22C24_F7;;1;R22C24_X08;R22C24_F7_X08;1;R22C24_LSR2;R22C24_X08_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879534 ] ,
          "attributes": {
            "ROUTING": "R15C27_F0;;1;R15C27_X05;R15C27_F0_X05;1;R15C27_LSR1;R15C27_X05_LSR1;1"
          }
        },
        "storage_inst.B_DFFC_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881794 ] ,
          "attributes": {
            "ROUTING": "R20C25_F6;;1;R20C25_S26;R20C25_F6_S260;1;R21C25_X05;R21C25_S261_X05;1;R21C25_LSR2;R21C25_X05_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879529 ] ,
          "attributes": {
            "ROUTING": "R11C27_F7;;1;R11C27_X08;R11C27_F7_X08;1;R11C27_LSR1;R11C27_X08_LSR1;1"
          }
        },
        "storage_inst.temp_B[4]": {
          "hide_name": 0,
          "bits": [ 3881792 ] ,
          "attributes": {
            "ROUTING": "R21C23_X01;R21C23_Q0_X01;1;R21C23_A0;R21C23_X01_A0;1;R21C23_Q0;;1;R21C23_E13;R21C23_Q0_E130;1;R21C24_B1;R21C24_E131_B1;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879524 ] ,
          "attributes": {
            "ROUTING": "R13C27_F6;;1;R13C27_S26;R13C27_F6_S260;1;R14C27_X05;R14C27_S261_X05;1;R14C27_LSR1;R14C27_X05_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT1_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881883 ] ,
          "attributes": {
            "ROUTING": "R22C20_F6;;1;R22C20_E13;R22C20_F6_E130;1;R22C21_B5;R22C21_E131_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": "R14C27_F6;;1;R14C27_X07;R14C27_F6_X07;1;R14C27_LSR0;R14C27_X07_LSR0;1"
          }
        },
        "storage_inst.B_DFFC_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881788 ] ,
          "attributes": {
            "ROUTING": "R21C26_F6;;1;R21C26_W26;R21C26_F6_W260;1;R21C24_X07;R21C24_W262_X07;1;R21C24_LSR0;R21C24_X07_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": "R12C30_F7;;1;R12C30_W13;R12C30_F7_W130;1;R12C29_S27;R12C29_W131_S270;1;R13C29_LSR2;R13C29_S271_LSR2;1"
          }
        },
        "storage_inst.temp_B[5]": {
          "hide_name": 0,
          "bits": [ 3881786 ] ,
          "attributes": {
            "ROUTING": "R20C24_B5;R20C24_X01_B5;1;R20C24_Q0;;1;R20C24_X01;R20C24_Q0_X01;1;R20C24_A0;R20C24_X01_A0;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879509 ] ,
          "attributes": {
            "ROUTING": "R11C28_F6;;1;R11C28_X07;R11C28_F6_X07;1;R11C28_LSR2;R11C28_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3881881 ] ,
          "attributes": {
            "ROUTING": "R23C20_F6;;1;R23C20_C0;R23C20_F6_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879504 ] ,
          "attributes": {
            "ROUTING": "R11C28_F1;;1;R11C28_X06;R11C28_F1_X06;1;R11C28_LSR1;R11C28_X06_LSR1;1"
          }
        },
        "storage_inst.B_DFFC_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881782 ] ,
          "attributes": {
            "ROUTING": "R20C24_F6;;1;R20C24_X07;R20C24_F6_X07;1;R20C24_LSR2;R20C24_X07_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879499 ] ,
          "attributes": {
            "ROUTING": "R14C28_F3;;1;R14C28_X06;R14C28_F3_X06;1;R14C28_LSR0;R14C28_X06_LSR0;1"
          }
        },
        "storage_inst.load_value_LUT3_I2_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881780 ] ,
          "attributes": {
            "ROUTING": "R21C24_X08;R21C24_F7_X08;1;R21C24_C5;R21C24_X08_C5;1;R21C24_C2;R21C24_X04_C2;1;R21C24_C1;R21C24_X04_C1;1;R21C24_X04;R21C24_F7_X04;1;R21C24_S13;R21C24_F7_S130;1;R22C24_C4;R22C24_S131_C4;1;R21C25_C0;R21C25_E121_C0;1;R21C25_C4;R21C25_E121_C4;1;R20C24_C0;R20C24_N121_C0;1;R21C23_C5;R21C23_W101_C5;1;R22C24_C2;R22C24_S101_C2;1;R20C24_C3;R20C24_N121_C3;1;R21C23_C0;R21C23_W101_C0;1;R21C24_S10;R21C24_F7_S100;1;R22C24_C1;R22C24_S101_C1;1;R21C24_EW20;R21C24_F7_EW20;1;R21C25_C3;R21C25_E121_C3;1;R21C24_W10;R21C24_F7_W100;1;R21C23_C3;R21C23_W101_C3;1;R21C24_SN10;R21C24_F7_SN10;1;R20C24_C5;R20C24_N111_C5;1;R21C24_F7;;1;R21C24_SN20;R21C24_F7_SN20;1;R20C24_E26;R20C24_N121_E260;1;R20C25_C2;R20C25_E261_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879494 ] ,
          "attributes": {
            "ROUTING": "R12C31_F3;;1;R12C31_X06;R12C31_F3_X06;1;R12C31_LSR0;R12C31_X06_LSR0;1"
          }
        },
        "storage_inst.temp_B[6]": {
          "hide_name": 0,
          "bits": [ 3881779 ] ,
          "attributes": {
            "ROUTING": "R21C23_A3;R21C23_N130_A3;1;R21C23_Q3;;1;R21C23_N13;R21C23_Q3_N130;1;R20C23_E23;R20C23_N131_E230;1;R20C24_B3;R20C24_E231_B3;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": "R13C30_F7;;1;R13C30_X08;R13C30_F7_X08;1;R13C30_LSR1;R13C30_X08_LSR1;1"
          }
        },
        "storage_inst.temp_B[3]": {
          "hide_name": 0,
          "bits": [ 3881798 ] ,
          "attributes": {
            "ROUTING": "R21C23_A5;R21C23_Q5_A5;1;R21C23_Q5;;1;R21C23_EW10;R21C23_Q5_EW10;1;R21C24_E21;R21C24_E111_E210;1;R21C25_B4;R21C25_E211_B4;1",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:18.25-18.31",
            "hdlname": "storage_inst temp_B"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879486 ] ,
          "attributes": {
            "ROUTING": "R11C30_F6;;1;R11C30_X07;R11C30_F6_X07;1;R11C30_LSR1;R11C30_X07_LSR1;1"
          }
        },
        "temp_value[3]": {
          "hide_name": 0,
          "bits": [ 3881849 ] ,
          "attributes": {
            "ROUTING": "R21C23_B5;R21C23_E131_B5;1;R21C22_X07;R21C22_Q4_X07;1;R21C22_B6;R21C22_X07_B6;1;R21C23_S27;R21C23_E131_S270;1;R22C23_B6;R22C23_S271_B6;1;R20C23_A3;R20C23_N271_A3;1;R21C22_Q4;;1;R21C22_E13;R21C22_Q4_E130;1;R21C23_N27;R21C23_E131_N270;1;R20C23_A1;R20C23_N271_A1;1",
            "src": "../design/module_top.v:25.17-25.27",
            "hdlname": "storage_inst temp_value"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879483 ] ,
          "attributes": {
            "ROUTING": "R12C31_F2;;1;R12C31_X05;R12C31_F2_X05;1;R12C31_LSR2;R12C31_X05_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R12C25_F3;;1;R12C25_W23;R12C25_F3_W230;1;R12C24_B1;R12C24_W231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3879479 ] ,
          "attributes": {
            "ROUTING": "R12C30_F1;;1;R12C30_N13;R12C30_F1_N130;1;R11C30_B3;R11C30_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3879477 ] ,
          "attributes": {
            "ROUTING": "R12C30_F2;;1;R12C30_E13;R12C30_F2_E130;1;R12C31_B5;R12C31_E131_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879476 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879475 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879472 ] ,
          "attributes": {
            "ROUTING": "R12C25_F4;;1;R12C25_N10;R12C25_F4_N100;1;R11C25_B4;R11C25_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879471 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": "R12C25_F5;;1;R12C25_EW10;R12C25_F5_EW10;1;R12C24_B4;R12C24_W111_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879464 ] ,
          "attributes": {
            "ROUTING": "R12C26_F0;;1;R12C26_N13;R12C26_F0_N130;1;R11C26_B2;R11C26_N131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879460 ] ,
          "attributes": {
            "ROUTING": "R12C25_F1;;1;R12C25_N13;R12C25_F1_N130;1;R11C25_B0;R11C25_N131_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3879458 ] ,
          "attributes": {
            "ROUTING": "R12C26_F5;;1;R12C26_S25;R12C26_F5_S250;1;R14C26_X04;R14C26_S252_X04;1;R14C26_B2;R14C26_X04_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879456 ] ,
          "attributes": {
            "ROUTING": "R12C26_F1;;1;R12C26_N21;R12C26_F1_N210;1;R11C26_B0;R11C26_N211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3879452 ] ,
          "attributes": {
            "ROUTING": "R12C27_F0;;1;R12C27_S20;R12C27_F0_S200;1;R14C27_X01;R14C27_S202_X01;1;R14C27_B5;R14C27_X01_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": "R12C27_F1;;1;R12C27_SN10;R12C27_F1_SN10;1;R13C27_S21;R13C27_S111_S210;1;R15C27_B2;R15C27_S212_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879447 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3879444 ] ,
          "attributes": {
            "ROUTING": "R12C27_F2;;1;R12C27_N13;R12C27_F2_N130;1;R11C27_B2;R11C27_N131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3879440 ] ,
          "attributes": {
            "ROUTING": "R12C27_F3;;1;R12C27_S23;R12C27_F3_S230;1;R14C27_B3;R14C27_S232_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879439 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3879436 ] ,
          "attributes": {
            "ROUTING": "R12C27_F4;;1;R12C27_S24;R12C27_F4_S240;1;R14C27_S24;R14C27_S242_S240;1;R14C27_B1;R14C27_S240_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879435 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3879432 ] ,
          "attributes": {
            "ROUTING": "R12C27_F5;;1;R12C27_S13;R12C27_F5_S130;1;R13C27_E23;R13C27_S131_E230;1;R13C29_B5;R13C29_E232_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3879428 ] ,
          "attributes": {
            "ROUTING": "R12C28_F0;;1;R12C28_N10;R12C28_F0_N100;1;R11C28_B5;R11C28_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879427 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": "R12C28_F1;;1;R12C28_N13;R12C28_F1_N130;1;R11C28_B3;R11C28_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879423 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R12C28_F2;;1;R12C28_S22;R12C28_F2_S220;1;R14C28_X05;R14C28_S222_X05;1;R14C28_B1;R14C28_X05_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879419 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879416 ] ,
          "attributes": {
            "ROUTING": "R12C25_F2;;1;R12C25_S22;R12C25_F2_S220;1;R14C25_X01;R14C25_S222_X01;1;R14C25_B4;R14C25_X01_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879415 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R12C26_F2;;1;R12C26_W22;R12C26_F2_W220;1;R12C24_X01;R12C24_W222_X01;1;R12C24_B3;R12C24_X01_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879409 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3879406 ] ,
          "attributes": {
            "ROUTING": "R12C28_F3;;1;R12C28_E23;R12C28_F3_E230;1;R12C30_E23;R12C30_E232_E230;1;R12C31_B1;R12C31_E231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3879402 ] ,
          "attributes": {
            "ROUTING": "R12C28_F4;;1;R12C28_SN20;R12C28_F4_SN20;1;R13C28_E26;R13C28_S121_E260;1;R13C30_X03;R13C30_E262_X03;1;R13C30_B3;R13C30_X03_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879401 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": "R12C28_F5;;1;R12C28_E25;R12C28_F5_E250;1;R12C30_S25;R12C30_E252_S250;1;R13C30_B4;R13C30_S251_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879397 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3879394 ] ,
          "attributes": {
            "ROUTING": "R12C29_F0;;1;R12C29_N13;R12C29_F0_N130;1;R11C29_B1;R11C29_N131_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879393 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3879390 ] ,
          "attributes": {
            "ROUTING": "R12C29_F1;;1;R12C29_E13;R12C29_F1_E130;1;R12C30_B5;R12C30_E131_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3879386 ] ,
          "attributes": {
            "ROUTING": "R12C29_F2;;1;R12C29_EW10;R12C29_F2_EW10;1;R12C30_N25;R12C30_E111_N250;1;R11C30_B5;R11C30_N251_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879385 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3879382 ] ,
          "attributes": {
            "ROUTING": "R12C29_F3;;1;R12C29_S13;R12C29_F3_S130;1;R13C29_E23;R13C29_S131_E230;1;R13C30_B0;R13C30_E231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879381 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R12C29_F4;;1;R12C29_N10;R12C29_F4_N100;1;R11C29_B5;R11C29_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879377 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3879374 ] ,
          "attributes": {
            "ROUTING": "R12C29_F5;;1;R12C29_N25;R12C29_F5_N250;1;R11C29_X04;R11C29_N251_X04;1;R11C29_B2;R11C29_X04_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3879370 ] ,
          "attributes": {
            "ROUTING": "R12C30_F0;;1;R12C30_SN10;R12C30_F0_SN10;1;R13C30_E21;R13C30_S111_E210;1;R13C31_B0;R13C31_E211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879369 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879367 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3879364 ] ,
          "attributes": {
            "ROUTING": "R12C26_F3;;1;R12C26_S23;R12C26_F3_S230;1;R14C26_B1;R14C26_S232_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879363 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": "R12C26_F4;;1;R12C26_N10;R12C26_F4_N100;1;R11C26_B4;R11C26_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879359 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879357 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R24C20_X07;R24C20_F4_X07;1;R24C20_B7;R24C20_X07_B7;1;R24C20_F4;;1;R24C20_N10;R24C20_F4_N100;1;R23C20_B5;R23C20_N101_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3879346 ] ,
          "attributes": {
            "ROUTING": "R23C20_A0;R23C20_N251_A0;1;R23C20_A3;R23C20_N251_A3;1;R24C20_N25;R24C20_F5_N250;1;R22C20_W25;R22C20_N252_W250;1;R22C20_B0;R22C20_W250_B0;1;R22C21_B3;R22C21_X03_B3;1;R24C20_F5;;1;R24C20_E10;R24C20_F5_E100;1;R24C21_N20;R24C21_E101_N200;1;R22C21_X03;R22C21_N202_X03;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT1_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879344 ] ,
          "attributes": {
            "ROUTING": "R23C20_A1;R23C20_N111_A1;1;R23C20_N21;R23C20_N111_N210;1;R22C20_A7;R22C20_N211_A7;1;R23C20_C6;R23C20_N111_C6;1;R23C20_C5;R23C20_N111_C5;1;R24C20_SN10;R24C20_F6_SN10;1;R22C20_C3;R22C20_N262_C3;1;R22C20_X05;R22C20_N262_X05;1;R22C20_A2;R22C20_X05_A2;1;R24C20_F6;;1;R24C20_N26;R24C20_F6_N260;1;R22C20_E26;R22C20_N262_E260;1;R22C21_C5;R22C21_E261_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_3_F[3]": {
          "hide_name": 0,
          "bits": [ 3879341 ] ,
          "attributes": {
            "ROUTING": "R23C20_C1;R23C20_S241_C1;1;R22C19_E27;R22C19_F7_E270;1;R22C20_X04;R22C20_E271_X04;1;R22C20_B3;R22C20_X04_B3;1;R22C19_F7;;1;R22C20_S24;R22C20_E101_S240;1;R22C19_E10;R22C19_F7_E100;1;R23C20_D5;R23C20_S241_D5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_F[4]": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R22C20_SEL0;R22C20_X06_SEL0;1;R22C20_F3;;1;R22C20_X06;R22C20_F3_X06;1;R22C20_C7;R22C20_X06_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3_LUT1_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879337 ] ,
          "attributes": {
            "ROUTING": "R22C20_W10;R22C20_F4_W100;1;R22C20_D0;R22C20_W100_D0;1;R22C20_W13;R22C20_F4_W130;1;R22C20_B7;R22C20_W130_B7;1;R22C20_F4;;1;R22C20_EW10;R22C20_F4_EW10;1;R22C21_A5;R22C21_E111_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3879335 ] ,
          "attributes": {
            "ROUTING": "R22C20_X07;R22C20_E261_X07;1;R22C20_A3;R22C20_X07_A3;1;R22C19_E26;R22C19_F6_E260;1;R22C20_X03;R22C20_E261_X03;1;R22C20_A0;R22C20_X03_A0;1;R22C19_EW20;R22C19_F6_EW20;1;R22C20_S26;R22C20_E121_S260;1;R23C20_C3;R23C20_S261_C3;1;R22C19_F6;;1;R23C19_E25;R23C19_S111_E250;1;R22C19_SN10;R22C19_F6_SN10;1;R23C20_A6;R23C20_E251_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3879330 ] ,
          "attributes": {
            "ROUTING": "R22C19_EW10;R22C19_F1_EW10;1;R22C20_A4;R22C20_E111_A4;1;R23C20_A5;R23C20_S211_A5;1;R22C19_E21;R22C19_F1_E210;1;R22C21_X02;R22C21_E212_X02;1;R22C19_F1;;1;R22C21_C3;R22C21_X02_C3;1;R22C20_S21;R22C20_E211_S210;1;R22C20_B2;R22C20_E211_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3879325 ] ,
          "attributes": {
            "ROUTING": "R13C29_B0;R13C29_W211_B0;1;R13C31_EW10;R13C31_Q0_EW10;1;R13C30_W21;R13C30_W111_W210;1;R13C29_B7;R13C29_W211_B7;1;R13C31_Q0;;1;R13C31_W13;R13C31_Q0_W130;1;R13C30_N23;R13C30_W131_N230;1;R12C30_B0;R12C30_N231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879323 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3879322 ] ,
          "attributes": {
            "ROUTING": "R12C24_EW10;R12C24_Q1_EW10;1;R12C25_S21;R12C25_E111_S210;1;R13C25_X08;R13C25_S211_X08;1;R13C25_C7;R13C25_X08_C7;1;R12C24_SN10;R12C24_Q1_SN10;1;R13C24_B3;R13C24_S111_B3;1;R12C24_Q1;;1;R12C24_E21;R12C24_Q1_E210;1;R12C25_B3;R12C25_E211_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879320 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3879319 ] ,
          "attributes": {
            "ROUTING": "R13C29_X05;R13C29_S222_X05;1;R13C29_B1;R13C29_X05_B1;1;R11C30_EW20;R11C30_Q3_EW20;1;R11C29_S22;R11C29_W121_S220;1;R13C29_C7;R13C29_S222_C7;1;R11C30_Q3;;1;R11C30_SN10;R11C30_Q3_SN10;1;R12C30_B1;R12C30_S111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879315 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3879314 ] ,
          "attributes": {
            "ROUTING": "R12C25_S26;R12C25_S121_S260;1;R13C25_D6;R13C25_S261_D6;1;R12C25_W22;R12C25_S121_W220;1;R12C24_S22;R12C24_W221_S220;1;R13C24_X01;R13C24_S221_X01;1;R13C24_B4;R13C24_X01_B4;1;R11C25_Q4;;1;R11C25_SN20;R11C25_Q4_SN20;1;R12C25_B4;R12C25_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879310 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3879309 ] ,
          "attributes": {
            "ROUTING": "R12C24_SN20;R12C24_Q4_SN20;1;R13C24_B5;R13C24_S121_B5;1;R12C25_S23;R12C25_E131_S230;1;R13C25_A6;R13C25_S231_A6;1;R12C24_Q4;;1;R12C24_E13;R12C24_Q4_E130;1;R12C25_B5;R12C25_E131_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879308 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3879304 ] ,
          "attributes": {
            "ROUTING": "R11C25_S27;R11C25_W131_S270;1;R13C25_B6;R13C25_S272_B6;1;R11C26_W13;R11C26_Q2_W130;1;R11C25_S23;R11C25_W131_S230;1;R13C25_B0;R13C25_S232_B0;1;R11C26_Q2;;1;R11C26_S22;R11C26_Q2_S220;1;R12C26_X07;R12C26_S221_X07;1;R12C26_B0;R12C26_X07_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879303 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879299 ] ,
          "attributes": {
            "ROUTING": "R11C25_S20;R11C25_Q0_S200;1;R13C25_W20;R13C25_S202_W200;1;R13C25_A7;R13C25_W200_A7;1;R12C25_W21;R12C25_S111_W210;1;R12C24_S21;R12C24_W211_S210;1;R13C24_B1;R13C24_S211_B1;1;R11C25_Q0;;1;R11C25_SN10;R11C25_Q0_SN10;1;R12C25_B1;R12C25_S111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3879296 ] ,
          "attributes": {
            "ROUTING": "R13C25_X06;R13C25_W211_X06;1;R13C25_C6;R13C25_X06_C6;1;R12C26_S21;R12C26_S111_S210;1;R13C26_W21;R13C26_S211_W210;1;R13C25_B1;R13C25_W211_B1;1;R11C26_Q0;;1;R11C26_SN10;R11C26_Q0_SN10;1;R12C26_B1;R12C26_S111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879295 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879292 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3879291 ] ,
          "attributes": {
            "ROUTING": "R14C26_B7;R14C26_W130_B7;1;R13C25_B5;R13C25_N271_B5;1;R14C26_W13;R14C26_Q2_W130;1;R14C25_N27;R14C25_W131_N270;1;R14C26_Q2;;1;R14C26_N22;R14C26_Q2_N220;1;R12C26_X03;R12C26_N222_X03;1;R12C26_B5;R12C26_X03_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879289 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3879288 ] ,
          "attributes": {
            "ROUTING": "R13C26_X02;R13C26_W211_X02;1;R13C26_D7;R13C26_X02_D7;1;R14C27_SN10;R14C27_Q5_SN10;1;R13C27_W21;R13C27_N111_W210;1;R13C26_B0;R13C26_W211_B0;1;R14C27_Q5;;1;R14C27_N25;R14C27_Q5_N250;1;R12C27_X04;R12C27_N252_X04;1;R12C27_B0;R12C27_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879287 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3879283 ] ,
          "attributes": {
            "ROUTING": "R15C27_N10;R15C27_Q2_N100;1;R14C27_W24;R14C27_N101_W240;1;R14C26_C7;R14C26_W241_C7;1;R13C27_W22;R13C27_N222_W220;1;R13C26_X05;R13C26_W221_X05;1;R13C26_B1;R13C26_X05_B1;1;R15C27_Q2;;1;R15C27_N22;R15C27_Q2_N220;1;R13C27_N23;R13C27_N222_N230;1;R12C27_B1;R12C27_N231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3879278 ] ,
          "attributes": {
            "ROUTING": "R13C26_A7;R13C26_S232_A7;1;R11C27_W13;R11C27_Q2_W130;1;R11C26_S23;R11C26_W131_S230;1;R13C26_B2;R13C26_S232_B2;1;R11C27_Q2;;1;R11C27_SN10;R11C27_Q2_SN10;1;R12C27_B2;R12C27_S111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3879277 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3879273 ] ,
          "attributes": {
            "ROUTING": "R13C26_B7;R13C26_W231_B7;1;R14C27_N13;R14C27_Q3_N130;1;R13C27_W23;R13C27_N131_W230;1;R13C26_B3;R13C26_W231_B3;1;R14C27_Q3;;1;R14C27_N23;R14C27_Q3_N230;1;R12C27_B3;R12C27_N232_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3879272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879269 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3879268 ] ,
          "attributes": {
            "ROUTING": "R14C27_EW10;R14C27_Q1_EW10;1;R14C26_N25;R14C26_W111_N250;1;R13C26_B4;R13C26_N251_B4;1;R14C27_EW20;R14C27_Q1_EW20;1;R14C26_D7;R14C26_W121_D7;1;R14C27_Q1;;1;R14C27_N21;R14C27_Q1_N210;1;R12C27_X08;R12C27_N212_X08;1;R12C27_B4;R12C27_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3879267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": "R13C27_W20;R13C27_W252_W200;1;R13C26_X01;R13C26_W201_X01;1;R13C26_B5;R13C26_X01_B5;1;R13C28_A6;R13C28_W251_A6;1;R13C29_Q5;;1;R13C29_W25;R13C29_Q5_W250;1;R13C27_N25;R13C27_W252_N250;1;R12C27_B5;R12C27_N251_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3879262 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879259 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": "R12C28_S25;R12C28_S111_S250;1;R13C28_B6;R13C28_S251_B6;1;R11C28_EW20;R11C28_Q5_EW20;1;R11C27_S26;R11C27_W121_S260;1;R13C27_X07;R13C27_S262_X07;1;R13C27_B0;R13C27_X07_B0;1;R11C28_Q5;;1;R11C28_SN10;R11C28_Q5_SN10;1;R12C28_B0;R12C28_S111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3879257 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3879253 ] ,
          "attributes": {
            "ROUTING": "R11C28_EW10;R11C28_Q3_EW10;1;R11C27_S21;R11C27_W111_S210;1;R13C27_B1;R13C27_S212_B1;1;R13C28_C6;R13C28_S230_C6;1;R13C28_S23;R13C28_S232_S230;1;R11C28_Q3;;1;R11C28_S23;R11C28_Q3_S230;1;R12C28_B1;R12C28_S231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": "R13C28_X02;R13C28_N211_X02;1;R13C28_D6;R13C28_X02_D6;1;R14C28_N10;R14C28_Q1_N100;1;R13C28_W20;R13C28_N101_W200;1;R13C27_X01;R13C27_W201_X01;1;R13C27_B2;R13C27_X01_B2;1;R14C28_Q1;;1;R14C28_N21;R14C28_Q1_N210;1;R12C28_B2;R12C28_N212_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3879247 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3879243 ] ,
          "attributes": {
            "ROUTING": "R13C25_X02;R13C25_E231_X02;1;R13C25_D7;R13C25_X02_D7;1;R13C24_E23;R13C24_S131_E230;1;R13C25_B2;R13C25_E231_B2;1;R12C24_S13;R12C24_Q3_S130;1;R12C24_Q3;;1;R12C24_E23;R12C24_Q3_E230;1;R12C26_B2;R12C26_E232_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3879238 ] ,
          "attributes": {
            "ROUTING": "R14C25_N10;R14C25_Q4_N100;1;R13C25_W24;R13C25_N101_W240;1;R13C24_X03;R13C24_W241_X03;1;R13C24_B2;R13C24_X03_B2;1;R13C25_X05;R13C25_N241_X05;1;R13C25_B7;R13C25_X05_B7;1;R14C25_Q4;;1;R14C25_N24;R14C25_Q4_N240;1;R12C25_X01;R12C25_N242_X01;1;R12C25_B2;R12C25_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879237 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879235 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3879231 ] ,
          "attributes": {
            "ROUTING": "R12C27_S21;R12C27_W212_S210;1;R13C27_B3;R13C27_S211_B3;1;R12C29_W24;R12C29_W212_W240;1;R12C28_X03;R12C28_W241_X03;1;R12C28_A6;R12C28_X03_A6;1;R12C31_Q1;;1;R12C31_W21;R12C31_Q1_W210;1;R12C29_W21;R12C29_W212_W210;1;R12C28_B3;R12C28_W211_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3879230 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": "R12C28_B6;R12C28_X08_B6;1;R13C28_W23;R13C28_W232_W230;1;R13C27_B4;R13C27_W231_B4;1;R13C30_Q3;;1;R13C30_W23;R13C30_Q3_W230;1;R13C28_N23;R13C28_W232_N230;1;R12C28_X08;R12C28_N231_X08;1;R12C28_B4;R12C28_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3879225 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879221 ] ,
          "attributes": {
            "ROUTING": "R13C30_W24;R13C30_Q4_W240;1;R13C28_W25;R13C28_W242_W250;1;R13C27_X08;R13C27_W251_X08;1;R13C27_B5;R13C27_X08_B5;1;R12C28_X06;R12C28_W232_X06;1;R12C28_C6;R12C28_X06_C6;1;R13C30_Q4;;1;R13C30_N13;R13C30_Q4_N130;1;R12C30_W23;R12C30_N131_W230;1;R12C28_B5;R12C28_W232_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3879220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3879216 ] ,
          "attributes": {
            "ROUTING": "R11C29_S10;R11C29_Q1_S100;1;R12C29_W20;R12C29_S101_W200;1;R12C28_D6;R12C28_W201_D6;1;R12C29_S21;R12C29_S111_S210;1;R13C29_W21;R13C29_S211_W210;1;R13C28_B0;R13C28_W211_B0;1;R11C29_Q1;;1;R11C29_SN10;R11C29_Q1_SN10;1;R12C29_B0;R12C29_S111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3879211 ] ,
          "attributes": {
            "ROUTING": "R13C28_X04;R13C28_W272_X04;1;R13C28_B1;R13C28_X04_B1;1;R12C30_S13;R12C30_Q5_S130;1;R13C30_W27;R13C30_S131_W270;1;R13C29_A6;R13C29_W271_A6;1;R12C30_Q5;;1;R12C30_EW10;R12C30_Q5_EW10;1;R12C29_B1;R12C29_W111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3879210 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879207 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3879206 ] ,
          "attributes": {
            "ROUTING": "R13C29_W23;R13C29_S232_W230;1;R13C28_B2;R13C28_W231_B2;1;R11C29_S27;R11C29_W131_S270;1;R13C29_B6;R13C29_S272_B6;1;R11C30_Q5;;1;R11C30_W13;R11C30_Q5_W130;1;R11C29_S23;R11C29_W131_S230;1;R12C29_B2;R12C29_S231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879202 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3879201 ] ,
          "attributes": {
            "ROUTING": "R13C30_W20;R13C30_Q0_W200;1;R13C28_X01;R13C28_W202_X01;1;R13C28_B3;R13C28_X01_B3;1;R13C29_S23;R13C29_W131_S230;1;R13C29_C6;R13C29_S230_C6;1;R13C30_Q0;;1;R13C30_W13;R13C30_Q0_W130;1;R13C29_N23;R13C29_W131_N230;1;R12C29_B3;R12C29_N231_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3879200 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879197 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3879196 ] ,
          "attributes": {
            "ROUTING": "R13C29_X02;R13C29_S252_X02;1;R13C29_D6;R13C29_X02_D6;1;R11C29_W13;R11C29_Q5_W130;1;R11C28_S27;R11C28_W131_S270;1;R13C28_B4;R13C28_S272_B4;1;R11C29_Q5;;1;R11C29_S25;R11C29_Q5_S250;1;R12C29_B4;R12C29_S251_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3879191 ] ,
          "attributes": {
            "ROUTING": "R13C29_W26;R13C29_S261_W260;1;R13C28_X03;R13C28_W261_X03;1;R13C28_B5;R13C28_X03_B5;1;R12C29_S26;R12C29_S121_S260;1;R13C29_X03;R13C29_S261_X03;1;R13C29_A7;R13C29_X03_A7;1;R11C29_Q2;;1;R11C29_SN20;R11C29_Q2_SN20;1;R12C29_B5;R12C29_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3879190 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3879188 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879185 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3879184 ] ,
          "attributes": {
            "ROUTING": "R14C26_SN10;R14C26_Q1_SN10;1;R13C26_C7;R13C26_N111_C7;1;R14C26_N13;R14C26_Q1_N130;1;R13C26_W23;R13C26_N131_W230;1;R13C25_B3;R13C25_W231_B3;1;R14C26_Q1;;1;R14C26_N21;R14C26_Q1_N210;1;R12C26_B3;R12C26_N212_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3879183 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3879179 ] ,
          "attributes": {
            "ROUTING": "R14C26_X01;R14C26_S222_X01;1;R14C26_A7;R14C26_X01_A7;1;R13C25_B4;R13C25_X01_B4;1;R12C26_S22;R12C26_S121_S220;1;R13C26_W22;R13C26_S221_W220;1;R13C25_X01;R13C25_W221_X01;1;R11C26_Q4;;1;R11C26_SN20;R11C26_Q4_SN20;1;R12C26_B4;R12C26_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3879178 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879173 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R13C29_X01;R13C29_W222_X01;1;R13C29_B2;R13C29_X01_B2;1;R12C31_SN20;R12C31_Q5_SN20;1;R13C31_W22;R13C31_S121_W220;1;R13C29_D7;R13C29_W222_D7;1;R12C31_Q5;;1;R12C31_EW10;R12C31_Q5_EW10;1;R12C30_B2;R12C30_W111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3879171 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879168 ] ,
          "attributes": {
            "ROUTING": "R15C27_N27;R15C27_W272_N270;1;R13C27_X02;R13C27_N272_X02;1;R13C27_D7;R13C27_X02_D7;1;R15C29_X08;R15C29_F7_X08;1;R15C29_CE1;R15C29_X08_CE1;1;R14C28_A1;R14C28_W271_A1;1;R13C29_X06;R13C29_N272_X06;1;R13C29_A5;R13C29_X06_A5;1;R15C29_W27;R15C29_F7_W270;1;R15C27_A2;R15C27_W272_A2;1;R14C27_A1;R14C27_W272_A1;1;R13C30_A4;R13C30_E271_A4;1;R14C27_A3;R14C27_W272_A3;1;R14C27_A5;R14C27_W272_A5;1;R13C30_A3;R13C30_E271_A3;1;R13C30_A0;R13C30_E271_A0;1;R12C30_A5;R12C30_E271_A5;1;R11C29_A2;R11C29_N272_A2;1;R13C29_E27;R13C29_N272_E270;1;R13C31_A0;R13C31_E272_A0;1;R14C26_A2;R14C26_W271_A2;1;R11C29_X06;R11C29_N272_X06;1;R11C29_A5;R11C29_X06_A5;1;R14C26_A1;R14C26_W271_A1;1;R11C29_A1;R11C29_N272_A1;1;R11C30_A3;R11C30_E271_A3;1;R12C31_A5;R12C31_E272_A5;1;R15C29_N13;R15C29_F7_N130;1;R14C29_W27;R14C29_N131_W270;1;R14C27_W27;R14C27_W272_W270;1;R14C25_A4;R14C25_W272_A4;1;R11C29_W27;R11C29_N272_W270;1;R11C28_A5;R11C28_W271_A5;1;R12C29_E27;R12C29_N271_E270;1;R12C31_A1;R12C31_E272_A1;1;R13C29_N27;R13C29_N272_N270;1;R11C29_E27;R11C29_N272_E270;1;R11C30_A5;R11C30_E271_A5;1;R13C28_N27;R13C28_W271_N270;1;R11C28_A3;R11C28_N272_A3;1;R11C27_A2;R11C27_N272_A2;1;R11C26_A2;R11C26_W271_A2;1;R11C26_A4;R11C26_W271_A4;1;R11C26_A0;R11C26_W271_A0;1;R12C24_A1;R12C24_W271_A1;1;R11C25_A0;R11C25_W272_A0;1;R12C24_A3;R12C24_W271_A3;1;R12C27_W27;R12C27_N271_W270;1;R12C25_W27;R12C25_W272_W270;1;R12C24_A4;R12C24_W271_A4;1;R15C29_F7;;1;R15C29_N27;R15C29_F7_N270;1;R13C29_W27;R13C29_N272_W270;1;R13C27_N27;R13C27_W272_N270;1;R11C27_W27;R11C27_N272_W270;1;R11C25_A4;R11C25_W272_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3879167 ] ,
          "attributes": {
            "ROUTING": "R13C29_F3;;1;R13C29_N13;R13C29_F3_N130;1;R13C29_W24;R13C29_N130_W240;1;R13C27_C7;R13C27_W242_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879165 ] ,
          "attributes": {
            "ROUTING": "R13C28_F7;;1;R13C28_EW10;R13C28_F7_EW10;1;R13C27_B7;R13C27_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879164 ] ,
          "attributes": {
            "ROUTING": "R13C26_F6;;1;R13C26_EW10;R13C26_F6_EW10;1;R13C27_A7;R13C27_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3879162 ] ,
          "attributes": {
            "ROUTING": "R12C30_N24;R12C30_N242_N240;1;R11C30_X05;R11C30_N241_X05;1;R11C30_CE1;R11C30_X05_CE1;1;R13C31_X07;R13C31_E241_X07;1;R13C31_CE0;R13C31_X07_CE0;1;R14C27_CE1;R14C27_E211_CE1;1;R12C29_N24;R12C29_N242_N240;1;R13C30_X05;R13C30_N241_X05;1;R14C27_CE2;R14C27_E211_CE2;1;R14C30_N24;R14C30_E242_N240;1;R13C30_CE2;R13C30_X05_CE2;1;R11C29_X05;R11C29_N241_X05;1;R14C28_E24;R14C28_E212_E240;1;R13C30_CE1;R13C30_X05_CE1;1;R11C28_E25;R11C28_E252_E250;1;R11C30_X08;R11C30_E252_X08;1;R12C24_CE1;R12C24_X06_CE1;1;R15C24_N10;R15C24_F4_N100;1;R11C28_CE1;R11C28_X08_CE1;1;R12C24_CE0;R12C24_X06_CE0;1;R11C26_CE0;R11C26_X06_CE0;1;R11C25_X08;R11C25_W251_X08;1;R11C28_X08;R11C28_E252_X08;1;R11C30_CE2;R11C30_X08_CE2;1;R11C29_CE1;R11C29_N211_CE1;1;R14C24_E20;R14C24_N101_E200;1;R14C26_E21;R14C26_E202_E210;1;R12C28_E21;R12C28_E202_E210;1;R12C29_N21;R12C29_E211_N210;1;R14C28_E21;R14C28_E212_E210;1;R11C26_W25;R11C26_N251_W250;1;R14C29_N21;R14C29_E211_N210;1;R11C26_E25;R11C26_N251_E250;1;R11C29_CE2;R11C29_X05_CE2;1;R11C28_CE2;R11C28_X08_CE2;1;R13C29_CE2;R13C29_N211_CE2;1;R13C30_CE0;R13C30_X05_CE0;1;R11C26_CE2;R11C26_X06_CE2;1;R11C26_X06;R11C26_N251_X06;1;R12C26_N25;R12C26_E252_N250;1;R14C26_CE0;R14C26_X05_CE0;1;R15C27_X07;R15C27_E241_X07;1;R15C27_CE1;R15C27_X07_CE1;1;R12C27_N20;R12C27_E201_N200;1;R11C27_X07;R11C27_N201_X07;1;R11C27_CE1;R11C27_X07_CE1;1;R12C24_E25;R12C24_N252_E250;1;R12C26_E20;R12C26_E252_E200;1;R12C28_E20;R12C28_E202_E200;1;R12C30_X05;R12C30_E202_X05;1;R12C30_CE2;R12C30_X05_CE2;1;R15C24_SN10;R15C24_F4_SN10;1;R14C24_N25;R14C24_N111_N250;1;R12C24_X06;R12C24_N252_X06;1;R12C24_CE2;R12C24_X06_CE2;1;R15C26_N24;R15C26_E242_N240;1;R14C26_E24;R14C26_N241_E240;1;R14C28_X07;R14C28_E242_X07;1;R14C28_CE0;R14C28_X07_CE0;1;R14C27_CE0;R14C27_E211_CE0;1;R14C26_X05;R14C26_E202_X05;1;R11C26_CE1;R11C26_X06_CE1;1;R11C29_CE0;R11C29_X05_CE0;1;R12C30_E21;R12C30_E202_E210;1;R12C31_CE0;R12C31_E211_CE0;1;R14C26_CE1;R14C26_X05_CE1;1;R13C30_E24;R13C30_N241_E240;1;R14C29_N24;R14C29_E241_N240;1;R14C25_X05;R14C25_E201_X05;1;R14C25_CE2;R14C25_X05_CE2;1;R11C25_CE0;R11C25_X08_CE0;1;R15C25_N24;R15C25_E241_N240;1;R13C25_N24;R13C25_N242_N240;1;R11C25_X07;R11C25_N242_X07;1;R11C25_CE2;R11C25_X07_CE2;1;R15C24_F4;;1;R15C24_E24;R15C24_F4_E240;1;R15C26_E24;R15C26_E242_E240;1;R15C28_E25;R15C28_E242_E250;1;R15C30_E20;R15C30_E252_E200;1;R15C31_N20;R15C31_E201_N200;1;R13C31_N21;R13C31_N202_N210;1;R12C31_CE2;R12C31_N211_CE2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3879160 ] ,
          "attributes": {
            "ROUTING": "R16C29_N27;R16C29_N272_N270;1;R15C29_A2;R15C29_N271_A2;1;R22C29_N27;R22C29_W272_N270;1;R20C29_N27;R20C29_N272_N270;1;R18C29_N27;R18C29_N272_N270;1;R16C29_N22;R16C29_N272_N220;1;R15C29_X01;R15C29_N221_X01;1;R15C29_A7;R15C29_X01_A7;1;R24C47_Q6;;1;R24C47_W26;R24C47_Q6_W260;1;R24C45_N26;R24C45_W262_N260;1;R22C45_W26;R22C45_N262_W260;1;R22C43_W26;R22C43_W262_W260;1;R22C41_W27;R22C41_W262_W270;1;R22C39_W22;R22C39_W272_W220;1;R22C37_W23;R22C37_W222_W230;1;R22C35_W23;R22C35_W232_W230;1;R22C33_W26;R22C33_W232_W260;1;R22C31_W27;R22C31_W262_W270;1;R22C29_W27;R22C29_W272_W270;1;R22C27_W22;R22C27_W272_W220;1;R22C25_W23;R22C25_W222_W230;1;R22C23_W26;R22C23_W232_W260;1;R22C21_W27;R22C21_W262_W270;1;R22C19_A2;R22C19_W272_A2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R21C19_F5;;1;R21C19_S25;R21C19_F5_S250;1;R22C19_X06;R22C19_S251_X06;1;R22C19_LSR1;R22C19_X06_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879158 ] ,
          "attributes": {
            "ROUTING": "R15C24_S25;R15C24_W252_S250;1;R17C24_S25;R17C24_S252_S250;1;R19C24_S20;R19C24_S252_S200;1;R21C24_W20;R21C24_S202_W200;1;R21C22_W21;R21C22_W202_W210;1;R21C20_W21;R21C20_W212_W210;1;R21C19_S21;R21C19_W211_S210;1;R22C19_CE1;R22C19_S211_CE1;1;R13C27_F7;;1;R13C27_EW10;R13C27_F7_EW10;1;R13C26_S25;R13C26_W111_S250;1;R15C26_W25;R15C26_S252_W250;1;R15C24_A4;R15C24_W252_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879148 ] ,
          "attributes": {
            "ROUTING": "R13C15_F6;;1;R13C15_S13;R13C15_F6_S130;1;R13C15_D7;R13C15_S130_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879147 ] ,
          "attributes": {
            "ROUTING": "R12C15_F7;;1;R12C15_S13;R12C15_F7_S130;1;R13C15_C7;R13C15_S131_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879146 ] ,
          "attributes": {
            "ROUTING": "R13C13_F7;;1;R13C13_E27;R13C13_F7_E270;1;R13C15_X08;R13C15_E272_X08;1;R13C15_B7;R13C15_X08_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879145 ] ,
          "attributes": {
            "ROUTING": "R13C14_F6;;1;R13C14_EW10;R13C14_F6_EW10;1;R13C15_A7;R13C15_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879143 ] ,
          "attributes": {
            "ROUTING": "R12C11_F6;;1;R12C11_SN10;R12C11_F6_SN10;1;R13C11_D6;R13C11_S111_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879142 ] ,
          "attributes": {
            "ROUTING": "R13C12_F7;;1;R13C12_W10;R13C12_F7_W100;1;R13C11_C6;R13C11_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R13C11_F7;;1;R13C11_W13;R13C11_F7_W130;1;R13C11_B6;R13C11_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879140 ] ,
          "attributes": {
            "ROUTING": "R13C12_F6;;1;R13C12_W13;R13C12_F6_W130;1;R13C11_A6;R13C11_W131_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": "R12C17_Q0;;1;R12C17_X01;R12C17_Q0_X01;1;R12C17_B2;R12C17_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R12C17_F3;;1;R12C17_X06;R12C17_F3_X06;1;R12C17_LSR0;R12C17_X06_LSR0;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881902 ] ,
          "attributes": {
            "ROUTING": "R20C24_F7;;1;R20C24_X08;R20C24_F7_X08;1;R20C24_LSR0;R20C24_X08_LSR0;1"
          }
        },
        "storage_inst.B_DFFC_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881775 ] ,
          "attributes": {
            "ROUTING": "R20C25_F7;;1;R20C25_S10;R20C25_F7_S100;1;R20C25_W21;R20C25_S100_W210;1;R20C24_LSR1;R20C24_W211_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879126 ] ,
          "attributes": {
            "ROUTING": "R14C13_F7;;1;R14C13_X08;R14C13_F7_X08;1;R14C13_LSR1;R14C13_X08_LSR1;1"
          }
        },
        "temp_value[6]": {
          "hide_name": 0,
          "bits": [ 3881865 ] ,
          "attributes": {
            "ROUTING": "R22C23_N24;R22C23_N101_N240;1;R21C23_X03;R21C23_N241_X03;1;R21C23_B3;R21C23_X03_B3;1;R23C23_Q2;;1;R23C23_N10;R23C23_Q2_N100;1;R22C23_B4;R22C23_N101_B4;1",
            "src": "../design/module_top.v:25.17-25.27",
            "hdlname": "storage_inst temp_value"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879121 ] ,
          "attributes": {
            "ROUTING": "R11C14_F7;;1;R11C14_X08;R11C14_F7_X08;1;R11C14_LSR2;R11C14_X08_LSR2;1"
          }
        },
        "storage_inst.B_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881772 ] ,
          "attributes": {
            "ROUTING": "R21C25_F6;;1;R21C25_S10;R21C25_F6_S100;1;R21C25_W21;R21C25_S100_W210;1;R21C24_LSR1;R21C24_W211_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879116 ] ,
          "attributes": {
            "ROUTING": "R12C14_F7;;1;R12C14_N27;R12C14_F7_N270;1;R11C14_LSR1;R11C14_N271_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3881768 ] ,
          "attributes": {
            "ROUTING": "R23C20_B1;R23C20_N131_B1;1;R24C20_N27;R24C20_F7_N270;1;R22C20_X02;R22C20_N272_X02;1;R22C20_C0;R22C20_X02_C0;1;R23C20_B3;R23C20_N131_B3;1;R24C20_N13;R24C20_F7_N130;1;R24C20_F7;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879111 ] ,
          "attributes": {
            "ROUTING": "R14C15_F7;;1;R14C15_X08;R14C15_F7_X08;1;R14C15_LSR2;R14C15_X08_LSR2;1"
          }
        },
        "scanner_inst.key_value_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881766 ] ,
          "attributes": {
            "ROUTING": "R22C20_F1;;1;R22C20_I1MUX0;R22C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879106 ] ,
          "attributes": {
            "ROUTING": "R14C14_F3;;1;R14C14_X06;R14C14_F3_X06;1;R14C14_LSR2;R14C14_X06_LSR2;1"
          }
        },
        "scanner_inst.key_value_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881765 ] ,
          "attributes": {
            "ROUTING": "R22C20_F0;;1;R22C20_I0MUX0;R22C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879101 ] ,
          "attributes": {
            "ROUTING": "R11C14_F6;;1;R11C14_X07;R11C14_F6_X07;1;R11C14_LSR0;R11C14_X07_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881762 ] ,
          "attributes": {
            "ROUTING": "R22C21_F4;;1;R22C21_E24;R22C21_F4_E240;1;R22C22_X07;R22C22_E241_X07;1;R22C22_A2;R22C22_X07_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879094 ] ,
          "attributes": {
            "ROUTING": "R14C10_F2;;1;R14C10_X05;R14C10_F2_X05;1;R14C10_LSR0;R14C10_X05_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881760 ] ,
          "attributes": {
            "ROUTING": "R22C22_F3;;1;R22C22_N23;R22C22_F3_N230;1;R21C22_B3;R21C22_N231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R12C10_F7;;1;R12C10_X08;R12C10_F7_X08;1;R12C10_LSR1;R12C10_X08_LSR1;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881763 ] ,
          "attributes": {
            "ROUTING": "R22C22_F2;;1;R22C22_N13;R22C22_F2_N130;1;R21C22_B0;R21C22_N131_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879086 ] ,
          "attributes": {
            "ROUTING": "R13C16_F2;;1;R13C16_X05;R13C16_F2_X05;1;R13C16_LSR0;R13C16_X05_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881758 ] ,
          "attributes": {
            "ROUTING": "R23C22_F7;;1;R23C22_SN10;R23C22_F7_SN10;1;R22C22_A3;R22C22_N111_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879079 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_E27;R12C9_F7_E270;1;R12C10_LSR0;R12C10_E271_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881757 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": "R12C10_F6;;1;R12C10_X07;R12C10_F6_X07;1;R12C10_LSR2;R12C10_X07_LSR2;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881754 ] ,
          "attributes": {
            "ROUTING": "R22C22_F4;;1;R22C22_N10;R22C22_F4_N100;1;R21C22_B4;R21C22_N101_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879069 ] ,
          "attributes": {
            "ROUTING": "R11C10_F7;;1;R11C10_X08;R11C10_F7_X08;1;R11C10_LSR1;R11C10_X08_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881753 ] ,
          "attributes": {
            "ROUTING": "R23C22_F5;;1;R23C22_N10;R23C22_F5_N100;1;R22C22_B4;R22C22_N101_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": "R14C11_F6;;1;R14C11_X07;R14C11_F6_X07;1;R14C11_LSR1;R14C11_X07_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881752 ] ,
          "attributes": {
            "ROUTING": "R22C22_F7;;1;R22C22_A4;R22C22_F7_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879059 ] ,
          "attributes": {
            "ROUTING": "R15C11_F6;;1;R15C11_X07;R15C11_F6_X07;1;R15C11_LSR2;R15C11_X07_LSR2;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879054 ] ,
          "attributes": {
            "ROUTING": "R14C11_F7;;1;R14C11_X08;R14C11_F7_X08;1;R14C11_LSR0;R14C11_X08_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3881748 ] ,
          "attributes": {
            "ROUTING": "R22C22_F5;;1;R22C22_SN10;R22C22_F5_SN10;1;R23C22_B2;R23C22_S111_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879049 ] ,
          "attributes": {
            "ROUTING": "R14C10_F6;;1;R14C10_X07;R14C10_F6_X07;1;R14C10_LSR2;R14C10_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881747 ] ,
          "attributes": {
            "ROUTING": "R22C22_F6;;1;R22C22_X03;R22C22_F6_X03;1;R22C22_B5;R22C22_X03_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": "R14C10_F7;;1;R14C10_E27;R14C10_F7_E270;1;R14C11_LSR2;R14C11_E271_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3881746 ] ,
          "attributes": {
            "ROUTING": "R21C22_F6;;1;R21C22_S10;R21C22_F6_S100;1;R22C22_A5;R22C22_S101_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879039 ] ,
          "attributes": {
            "ROUTING": "R15C11_F1;;1;R15C11_X06;R15C11_F1_X06;1;R15C11_LSR1;R15C11_X06_LSR1;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3881745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879034 ] ,
          "attributes": {
            "ROUTING": "R11C12_F6;;1;R11C12_X07;R11C12_F6_X07;1;R11C12_LSR0;R11C12_X07_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881759 ] ,
          "attributes": {
            "ROUTING": "R22C21_F7;;1;R22C21_E13;R22C21_F7_E130;1;R22C22_B3;R22C22_E131_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879031 ] ,
          "attributes": {
            "ROUTING": "R13C16_F3;;1;R13C16_X06;R13C16_F3_X06;1;R13C16_LSR2;R13C16_X06_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3881741 ] ,
          "attributes": {
            "ROUTING": "R22C23_F6;;1;R22C23_X07;R22C23_F6_X07;1;R22C23_B0;R22C23_X07_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": "R14C12_F6;;1;R14C12_X07;R14C12_F6_X07;1;R14C12_LSR2;R14C12_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3881740 ] ,
          "attributes": {
            "ROUTING": "R22C23_F5;;1;R22C23_A0;R22C23_F5_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R15C12_F4;;1;R15C12_N24;R15C12_F4_N240;1;R14C12_X05;R14C12_N241_X05;1;R14C12_LSR0;R14C12_X05_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3881739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879014 ] ,
          "attributes": {
            "ROUTING": "R11C11_F5;;1;R11C11_W13;R11C11_F5_W130;1;R11C11_E27;R11C11_W130_E270;1;R11C12_LSR1;R11C12_E271_LSR1;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881736 ] ,
          "attributes": {
            "ROUTING": "R22C23_F1;;1;R22C23_SN10;R22C23_F1_SN10;1;R23C23_B2;R23C23_S111_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879009 ] ,
          "attributes": {
            "ROUTING": "R11C13_F1;;1;R11C13_X06;R11C13_F1_X06;1;R11C13_LSR1;R11C13_X06_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[5]": {
          "hide_name": 0,
          "bits": [ 3881735 ] ,
          "attributes": {
            "ROUTING": "R22C23_F7;;1;R22C23_X04;R22C23_F7_X04;1;R22C23_B1;R22C23_X04_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879004 ] ,
          "attributes": {
            "ROUTING": "R11C12_F7;;1;R11C12_X08;R11C12_F7_X08;1;R11C12_LSR2;R11C12_X08_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3881734 ] ,
          "attributes": {
            "ROUTING": "R20C23_F3;;1;R20C23_S23;R20C23_F3_S230;1;R22C23_X02;R22C23_S232_X02;1;R22C23_A1;R22C23_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878999 ] ,
          "attributes": {
            "ROUTING": "R15C13_F3;;1;R15C13_X06;R15C13_F3_X06;1;R15C13_LSR2;R15C13_X06_LSR2;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3881733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": "R14C12_F7;;1;R14C12_E27;R14C12_F7_E270;1;R14C13_LSR0;R14C13_E271_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3881730 ] ,
          "attributes": {
            "ROUTING": "R22C23_F2;;1;R22C23_W13;R22C23_F2_W130;1;R22C22_S23;R22C22_W131_S230;1;R23C22_B0;R23C22_S231_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878989 ] ,
          "attributes": {
            "ROUTING": "R14C14_F6;;1;R14C14_X07;R14C14_F6_X07;1;R14C14_LSR0;R14C14_X07_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_1_F[6]": {
          "hide_name": 0,
          "bits": [ 3881729 ] ,
          "attributes": {
            "ROUTING": "R20C23_F1;;1;R20C23_S21;R20C23_F1_S210;1;R22C23_B2;R22C23_S212_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": "R14C13_F6;;1;R14C13_X07;R14C13_F6_X07;1;R14C13_LSR2;R14C13_X07_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 3881728 ] ,
          "attributes": {
            "ROUTING": "R22C23_F4;;1;R22C23_N13;R22C23_F4_N130;1;R22C23_A2;R22C23_N130_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878979 ] ,
          "attributes": {
            "ROUTING": "R15C12_F6;;1;R15C12_W13;R15C12_F6_W130;1;R15C12_N27;R15C12_W130_N270;1;R14C12_LSR1;R14C12_N271_LSR1;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881742 ] ,
          "attributes": {
            "ROUTING": "R22C23_F0;;1;R22C23_N20;R22C23_F0_N200;1;R20C23_X03;R20C23_N202_X03;1;R20C23_B5;R20C23_X03_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": "R14C15_F0;;1;R14C15_W13;R14C15_F0_W130;1;R14C15_N27;R14C15_W130_N270;1;R13C15_LSR2;R13C15_N271_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881878 ] ,
          "attributes": {
            "ROUTING": "R22C20_X01;R22C20_F2_X01;1;R22C20_A6;R22C20_X01_A6;1;R22C20_F2;;1;R22C20_SN20;R22C20_F2_SN20;1;R23C20_D3;R23C20_S121_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878973 ] ,
          "attributes": {
            "ROUTING": "R12C16_F6;;1;R12C16_X07;R12C16_F6_X07;1;R12C16_LSR2;R12C16_X07_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": "R13C10_F3;;1;R13C10_N23;R13C10_F3_N230;1;R12C10_B1;R12C10_N231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3878969 ] ,
          "attributes": {
            "ROUTING": "R13C15_F1;;1;R13C15_B4;R13C15_F1_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3878967 ] ,
          "attributes": {
            "ROUTING": "R13C15_F2;;1;R13C15_SN10;R13C15_F2_SN10;1;R12C15_E21;R12C15_N111_E210;1;R12C16_B4;R12C16_E211_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878965 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": "R13C10_F4;;1;R13C10_N10;R13C10_F4_N100;1;R12C10_B5;R12C10_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": "R13C10_F5;;1;R13C10_N25;R13C10_F5_N250;1;R11C10_X04;R11C10_N252_X04;1;R11C10_B3;R11C10_X04_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878957 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": "R13C11_F0;;1;R13C11_SN10;R13C11_F0_SN10;1;R14C11_B3;R14C11_S111_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878950 ] ,
          "attributes": {
            "ROUTING": "R13C10_F1;;1;R13C10_SN10;R13C10_F1_SN10;1;R14C10_B0;R14C10_S111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878948 ] ,
          "attributes": {
            "ROUTING": "R13C11_F5;;1;R13C11_S25;R13C11_F5_S250;1;R15C11_X04;R15C11_S252_X04;1;R15C11_B3;R15C11_X04_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878946 ] ,
          "attributes": {
            "ROUTING": "R13C11_F1;;1;R13C11_S13;R13C11_F1_S130;1;R14C11_S27;R14C11_S131_S270;1;R15C11_B4;R15C11_S271_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": "R13C12_F0;;1;R13C12_N20;R13C12_F0_N200;1;R11C12_X05;R11C12_N202_X05;1;R11C12_B0;R11C12_X05_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878941 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": "R13C12_F1;;1;R13C12_SN20;R13C12_F1_SN20;1;R14C12_B5;R14C12_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878937 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": "R13C12_F2;;1;R13C12_SN10;R13C12_F2_SN10;1;R14C12_B0;R14C12_S111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3878930 ] ,
          "attributes": {
            "ROUTING": "R13C12_F3;;1;R13C12_N23;R13C12_F3_N230;1;R11C12_B2;R11C12_N232_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3878926 ] ,
          "attributes": {
            "ROUTING": "R13C12_F4;;1;R13C12_N24;R13C12_F4_N240;1;R11C12_E24;R11C12_N242_E240;1;R11C13_X03;R11C13_E241_X03;1;R11C13_B2;R11C13_X03_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3878922 ] ,
          "attributes": {
            "ROUTING": "R13C12_F5;;1;R13C12_N25;R13C12_F5_N250;1;R11C12_B4;R11C12_N252_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3878918 ] ,
          "attributes": {
            "ROUTING": "R13C13_F0;;1;R13C13_S20;R13C13_F0_S200;1;R15C13_X03;R15C13_S202_X03;1;R15C13_B5;R15C13_X03_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": "R13C13_F1;;1;R13C13_S21;R13C13_F1_S210;1;R14C13_B1;R14C13_S211_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878913 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": "R13C13_F2;;1;R13C13_E13;R13C13_F2_E130;1;R13C14_S23;R13C14_E131_S230;1;R14C14_B1;R14C14_S231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878906 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_N13;R13C10_F2_N130;1;R12C10_B3;R12C10_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878903 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R13C11_F2;;1;R13C11_S10;R13C11_F2_S100;1;R14C11_S24;R14C11_S101_S240;1;R14C11_B1;R14C11_S240_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3878896 ] ,
          "attributes": {
            "ROUTING": "R13C13_F3;;1;R13C13_SN20;R13C13_F3_SN20;1;R14C13_B5;R14C13_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878895 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3878892 ] ,
          "attributes": {
            "ROUTING": "R13C13_F4;;1;R13C13_W13;R13C13_F4_W130;1;R13C12_S23;R13C12_W131_S230;1;R14C12_B2;R14C12_S231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3878888 ] ,
          "attributes": {
            "ROUTING": "R13C13_F5;;1;R13C13_SN10;R13C13_F5_SN10;1;R14C13_B2;R14C13_S111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878887 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3878884 ] ,
          "attributes": {
            "ROUTING": "R13C14_F0;;1;R13C14_N20;R13C14_F0_N200;1;R11C14_X01;R11C14_N202_X01;1;R11C14_B5;R11C14_X01_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878883 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3878880 ] ,
          "attributes": {
            "ROUTING": "R13C14_F1;;1;R13C14_N21;R13C14_F1_N210;1;R11C14_B3;R11C14_N212_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878879 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3878876 ] ,
          "attributes": {
            "ROUTING": "R13C14_F2;;1;R13C14_S13;R13C14_F2_S130;1;R14C14_E23;R14C14_S131_E230;1;R14C15_B4;R14C15_E231_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878875 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3878872 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_SN20;R13C14_F3_SN20;1;R14C14_B4;R14C14_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3878868 ] ,
          "attributes": {
            "ROUTING": "R13C14_F4;;1;R13C14_N24;R13C14_F4_N240;1;R11C14_X05;R11C14_N242_X05;1;R11C14_B0;R11C14_X05_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878867 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3878864 ] ,
          "attributes": {
            "ROUTING": "R13C14_F5;;1;R13C14_E25;R13C14_F5_E250;1;R13C16_X04;R13C16_E252_X04;1;R13C16_B0;R13C16_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R13C15_F0;;1;R13C15_E13;R13C15_F0_E130;1;R13C16_B5;R13C16_E131_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878857 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878854 ] ,
          "attributes": {
            "ROUTING": "R13C11_F3;;1;R13C11_EW10;R13C11_F3_EW10;1;R13C10_S25;R13C10_W111_S250;1;R14C10_B5;R14C10_S251_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878850 ] ,
          "attributes": {
            "ROUTING": "R13C11_F4;;1;R13C11_SN20;R13C11_F4_SN20;1;R14C11_B4;R14C11_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878849 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3878842 ] ,
          "attributes": {
            "ROUTING": "R12C16_W23;R12C16_N131_W230;1;R12C15_B7;R12C15_W231_B7;1;R13C16_N13;R13C16_Q5_N130;1;R12C16_B0;R12C16_N131_B0;1;R13C16_Q5;;1;R13C16_EW10;R13C16_Q5_EW10;1;R13C15_B0;R13C15_W111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878840 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878839 ] ,
          "attributes": {
            "ROUTING": "R12C11_S23;R12C11_E131_S230;1;R12C11_C6;R12C11_S230_C6;1;R12C10_E13;R12C10_Q1_E130;1;R12C11_B3;R12C11_E131_B3;1;R12C10_Q1;;1;R12C10_SN10;R12C10_Q1_SN10;1;R13C10_B3;R13C10_S111_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3878836 ] ,
          "attributes": {
            "ROUTING": "R13C15_EW10;R13C15_Q4_EW10;1;R13C16_N21;R13C16_E111_N210;1;R12C16_B1;R12C16_N211_B1;1;R13C15_N24;R13C15_Q4_N240;1;R12C15_X05;R12C15_N241_X05;1;R12C15_C7;R12C15_X05_C7;1;R13C15_Q4;;1;R13C15_S10;R13C15_Q4_S100;1;R13C15_B1;R13C15_S100_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3878835 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878831 ] ,
          "attributes": {
            "ROUTING": "R12C10_E10;R12C10_Q5_E100;1;R12C11_N24;R12C11_E101_N240;1;R12C11_B4;R12C11_N240_B4;1;R13C10_E22;R13C10_S121_E220;1;R13C11_X01;R13C11_E221_X01;1;R13C11_A7;R13C11_X01_A7;1;R12C10_Q5;;1;R12C10_SN20;R12C10_Q5_SN20;1;R13C10_B4;R13C10_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878830 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3878826 ] ,
          "attributes": {
            "ROUTING": "R11C10_E13;R11C10_Q3_E130;1;R11C11_S27;R11C11_E131_S270;1;R12C11_B5;R12C11_S271_B5;1;R13C10_E23;R13C10_S232_E230;1;R13C11_B7;R13C11_E231_B7;1;R11C10_Q3;;1;R11C10_S23;R11C10_Q3_S230;1;R13C10_X08;R13C10_S232_X08;1;R13C10_B5;R13C10_X08_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878825 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3878821 ] ,
          "attributes": {
            "ROUTING": "R14C11_SN20;R14C11_Q3_SN20;1;R13C11_E22;R13C11_N121_E220;1;R13C11_C7;R13C11_E220_C7;1;R14C11_E13;R14C11_Q3_E130;1;R14C12_N23;R14C12_E131_N230;1;R12C12_B0;R12C12_N232_B0;1;R14C11_Q3;;1;R14C11_N23;R14C11_Q3_N230;1;R13C11_B0;R13C11_N231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3878820 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878816 ] ,
          "attributes": {
            "ROUTING": "R12C11_X04;R12C11_E271_X04;1;R12C11_B1;R12C11_X04_B1;1;R13C10_N27;R13C10_N131_N270;1;R12C10_E27;R12C10_N271_E270;1;R12C11_A6;R12C11_E271_A6;1;R14C10_Q0;;1;R14C10_N13;R14C10_Q0_N130;1;R13C10_B1;R13C10_N131_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878813 ] ,
          "attributes": {
            "ROUTING": "R15C11_SN20;R15C11_Q4_SN20;1;R14C11_N26;R14C11_N121_N260;1;R12C11_E26;R12C11_N262_E260;1;R12C12_X07;R12C12_E261_X07;1;R12C12_B1;R12C12_X07_B1;1;R13C11_D7;R13C11_N242_D7;1;R15C11_Q4;;1;R15C11_N24;R15C11_Q4_N240;1;R13C11_X05;R13C11_N242_X05;1;R13C11_B1;R13C11_X05_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3878812 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878808 ] ,
          "attributes": {
            "ROUTING": "R13C11_N23;R13C11_N232_N230;1;R12C11_E23;R12C11_N231_E230;1;R12C12_B5;R12C12_E231_B5;1;R13C11_E23;R13C11_N232_E230;1;R13C12_B7;R13C12_E231_B7;1;R15C11_Q3;;1;R15C11_N23;R15C11_Q3_N230;1;R13C11_X08;R13C11_N232_X08;1;R13C11_B5;R13C11_X08_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R11C12_SN10;R11C12_Q0_SN10;1;R12C12_E21;R12C12_S111_E210;1;R12C13_B0;R12C13_E211_B0;1;R13C12_B6;R13C12_X07_B6;1;R11C12_Q0;;1;R11C12_S20;R11C12_Q0_S200;1;R13C12_X07;R13C12_S202_X07;1;R13C12_B0;R13C12_X07_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3878804 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3878800 ] ,
          "attributes": {
            "ROUTING": "R14C12_E13;R14C12_Q5_E130;1;R14C13_N27;R14C13_E131_N270;1;R12C13_X04;R12C13_N272_X04;1;R12C13_B1;R12C13_X04_B1;1;R13C12_X06;R13C12_N251_X06;1;R13C12_C7;R13C12_X06_C7;1;R14C12_Q5;;1;R14C12_N25;R14C12_Q5_N250;1;R13C12_X04;R13C12_N251_X04;1;R13C12_B1;R13C12_X04_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": "R12C12_E20;R12C12_N202_E200;1;R12C13_X01;R12C13_E201_X01;1;R12C13_B2;R12C13_X01_B2;1;R14C12_N20;R14C12_Q0_N200;1;R13C12_C6;R13C12_N201_C6;1;R14C12_Q0;;1;R14C12_N13;R14C12_Q0_N130;1;R13C12_B2;R13C12_N131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3878794 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878790 ] ,
          "attributes": {
            "ROUTING": "R11C12_EW10;R11C12_Q2_EW10;1;R11C13_S21;R11C13_E111_S210;1;R12C13_B3;R12C13_S211_B3;1;R11C12_SN20;R11C12_Q2_SN20;1;R12C12_S26;R12C12_S121_S260;1;R13C12_D6;R13C12_S261_D6;1;R11C12_Q2;;1;R11C12_S22;R11C12_Q2_S220;1;R13C12_X01;R13C12_S222_X01;1;R13C12_B3;R13C12_X01_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3878789 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878785 ] ,
          "attributes": {
            "ROUTING": "R11C13_SN20;R11C13_Q2_SN20;1;R12C13_B4;R12C13_S121_B4;1;R13C12_X02;R13C12_S252_X02;1;R13C12_D7;R13C12_X02_D7;1;R11C13_Q2;;1;R11C13_EW10;R11C13_Q2_EW10;1;R11C12_S25;R11C12_W111_S250;1;R13C12_B4;R13C12_S252_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3878784 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878780 ] ,
          "attributes": {
            "ROUTING": "R11C12_E13;R11C12_Q4_E130;1;R11C13_S23;R11C13_E131_S230;1;R13C13_A7;R13C13_S232_A7;1;R11C12_S10;R11C12_Q4_S100;1;R12C12_E24;R12C12_S101_E240;1;R12C13_X03;R12C13_E241_X03;1;R12C13_B5;R12C13_X03_B5;1;R11C12_Q4;;1;R11C12_S24;R11C12_Q4_S240;1;R13C12_X03;R13C12_S242_X03;1;R13C12_B5;R13C12_X03_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": "R13C13_B7;R13C13_N252_B7;1;R13C13_N20;R13C13_N252_N200;1;R12C13_E20;R12C13_N201_E200;1;R12C14_X05;R12C14_E201_X05;1;R12C14_B0;R12C14_X05_B0;1;R15C13_Q5;;1;R15C13_N25;R15C13_Q5_N250;1;R13C13_X04;R13C13_N252_X04;1;R13C13_B0;R13C13_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3878774 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878770 ] ,
          "attributes": {
            "ROUTING": "R14C13_SN10;R14C13_Q1_SN10;1;R13C13_C7;R13C13_N111_C7;1;R12C13_E21;R12C13_N212_E210;1;R12C14_B1;R12C14_E211_B1;1;R14C13_Q1;;1;R14C13_N21;R14C13_Q1_N210;1;R13C13_B1;R13C13_N211_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3878769 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": "R14C14_N21;R14C14_Q1_N210;1;R12C14_B2;R12C14_N212_B2;1;R13C13_X02;R13C13_W211_X02;1;R13C13_D7;R13C13_X02_D7;1;R14C14_Q1;;1;R14C14_SN10;R14C14_Q1_SN10;1;R13C14_W21;R13C14_N111_W210;1;R13C13_B2;R13C13_W211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3878764 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878760 ] ,
          "attributes": {
            "ROUTING": "R14C11_N10;R14C11_Q1_N100;1;R13C11_N24;R13C11_N101_N240;1;R12C11_D6;R12C11_N241_D6;1;R14C11_EW20;R14C11_Q1_EW20;1;R14C12_N22;R14C12_E121_N220;1;R12C12_X01;R12C12_N222_X01;1;R12C12_B2;R12C12_X01_B2;1;R14C11_Q1;;1;R14C11_N13;R14C11_Q1_N130;1;R13C11_B2;R13C11_N131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3878759 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878755 ] ,
          "attributes": {
            "ROUTING": "R12C11_B2;R12C11_E231_B2;1;R12C10_E23;R12C10_Q3_E230;1;R12C11_B6;R12C11_E231_B6;1;R12C10_Q3;;1;R12C10_S23;R12C10_Q3_S230;1;R13C10_B2;R13C10_S231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878752 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878748 ] ,
          "attributes": {
            "ROUTING": "R13C13_N23;R13C13_N131_N230;1;R12C13_E23;R12C13_N231_E230;1;R12C14_B3;R12C14_E231_B3;1;R13C13_E23;R13C13_N131_E230;1;R13C14_X06;R13C14_E231_X06;1;R13C14_A6;R13C14_X06_A6;1;R14C13_Q5;;1;R14C13_N13;R14C13_Q5_N130;1;R13C13_B3;R13C13_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3878747 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R13C12_E25;R13C12_N111_E250;1;R13C14_N25;R13C14_E252_N250;1;R12C14_B4;R12C14_N251_B4;1;R13C14_B6;R13C14_E212_B6;1;R14C12_Q2;;1;R14C12_SN10;R14C12_Q2_SN10;1;R13C12_E21;R13C12_N111_E210;1;R13C13_B4;R13C13_E211_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3878742 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878738 ] ,
          "attributes": {
            "ROUTING": "R13C13_E24;R13C13_N101_E240;1;R13C14_C6;R13C14_E241_C6;1;R14C13_N22;R14C13_Q2_N220;1;R12C13_E22;R12C13_N222_E220;1;R12C14_X01;R12C14_E221_X01;1;R12C14_B5;R12C14_X01_B5;1;R14C13_Q2;;1;R14C13_N10;R14C13_Q2_N100;1;R13C13_B5;R13C13_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3878737 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878734 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878733 ] ,
          "attributes": {
            "ROUTING": "R11C14_EW20;R11C14_Q5_EW20;1;R11C15_S22;R11C15_E121_S220;1;R12C15_X07;R12C15_S221_X07;1;R12C15_B0;R12C15_X07_B0;1;R13C14_D6;R13C14_X04_D6;1;R11C14_Q5;;1;R11C14_S25;R11C14_Q5_S250;1;R13C14_X04;R13C14_S252_X04;1;R13C14_B0;R13C14_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3878732 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878728 ] ,
          "attributes": {
            "ROUTING": "R11C14_E13;R11C14_Q3_E130;1;R11C15_S23;R11C15_E131_S230;1;R12C15_B1;R12C15_S231_B1;1;R13C14_E23;R13C14_S232_E230;1;R13C15_X06;R13C15_E231_X06;1;R13C15_A6;R13C15_X06_A6;1;R11C14_Q3;;1;R11C14_S23;R11C14_Q3_S230;1;R13C14_B1;R13C14_S232_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3878727 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878724 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3878723 ] ,
          "attributes": {
            "ROUTING": "R13C15_N21;R13C15_N111_N210;1;R12C15_B2;R12C15_N211_B2;1;R13C15_N25;R13C15_N111_N250;1;R13C15_B6;R13C15_N250_B6;1;R14C15_Q4;;1;R14C15_SN10;R14C15_Q4_SN10;1;R13C15_W21;R13C15_N111_W210;1;R13C14_B2;R13C14_W211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3878718 ] ,
          "attributes": {
            "ROUTING": "R14C14_E10;R14C14_Q4_E100;1;R14C15_N20;R14C15_E101_N200;1;R13C15_C6;R13C15_N201_C6;1;R13C14_N23;R13C14_N131_N230;1;R12C14_E23;R12C14_N231_E230;1;R12C15_B3;R12C15_E231_B3;1;R14C14_Q4;;1;R14C14_N13;R14C14_Q4_N130;1;R13C14_B3;R13C14_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3878717 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": "R12C14_E20;R12C14_S201_E200;1;R12C15_X01;R12C15_E201_X01;1;R12C15_B4;R12C15_X01_B4;1;R13C14_E20;R13C14_S202_E200;1;R13C15_D6;R13C15_E201_D6;1;R11C14_Q0;;1;R11C14_S20;R11C14_Q0_S200;1;R13C14_X03;R13C14_S202_X03;1;R13C14_B4;R13C14_X03_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3878712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3878708 ] ,
          "attributes": {
            "ROUTING": "R12C15_X06;R12C15_N271_X06;1;R12C15_A7;R12C15_X06_A7;1;R13C16_W13;R13C16_Q0_W130;1;R13C15_N27;R13C15_W131_N270;1;R12C15_B5;R12C15_N271_B5;1;R13C16_Q0;;1;R13C16_W20;R13C16_Q0_W200;1;R13C14_X01;R13C14_W202_X01;1;R13C14_B5;R13C14_X01_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3878707 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3878705 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": "R14C11_E21;R14C11_E111_E210;1;R14C12_N21;R14C12_E211_N210;1;R13C12_A6;R13C12_N211_A6;1;R12C11_E21;R12C11_N212_E210;1;R12C12_B3;R12C12_E211_B3;1;R14C10_Q5;;1;R14C10_EW10;R14C10_Q5_EW10;1;R14C11_N21;R14C11_E111_N210;1;R13C11_B3;R13C11_N211_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878696 ] ,
          "attributes": {
            "ROUTING": "R13C11_B4;R13C11_E250_B4;1;R12C12_N24;R12C12_E241_N240;1;R12C12_B4;R12C12_N240_B4;1;R14C11_SN10;R14C11_Q4_SN10;1;R13C11_E25;R13C11_N111_E250;1;R13C12_A7;R13C12_E251_A7;1;R14C11_Q4;;1;R14C11_N24;R14C11_Q4_N240;1;R12C11_E24;R12C11_N242_E240;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3878695 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3878693 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878689 ] ,
          "attributes": {
            "ROUTING": "R12C16_EW20;R12C16_Q4_EW20;1;R12C15_D7;R12C15_W121_D7;1;R12C16_X03;R12C16_Q4_X03;1;R12C16_B2;R12C16_X03_B2;1;R12C16_Q4;;1;R12C16_EW10;R12C16_Q4_EW10;1;R12C15_S21;R12C15_W111_S210;1;R13C15_B2;R13C15_S211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878688 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R13C16_D6;R13C16_X07_D6;1;R14C16_W22;R14C16_S222_W220;1;R14C14_W23;R14C14_W222_W230;1;R14C12_X06;R14C12_W232_X06;1;R14C12_A5;R14C12_X06_A5;1;R11C12_X02;R11C12_N231_X02;1;R11C12_A2;R11C12_X02_A2;1;R13C16_X01;R13C16_S221_X01;1;R13C16_A0;R13C16_X01_A0;1;R12C17_EW20;R12C17_F2_EW20;1;R12C16_S22;R12C16_W121_S220;1;R13C16_X07;R13C16_S221_X07;1;R13C16_A5;R13C16_X07_A5;1;R12C15_S22;R12C15_W222_S220;1;R13C15_X07;R13C15_S221_X07;1;R13C15_A4;R13C15_X07_A4;1;R11C14_A3;R11C14_X02_A3;1;R11C14_A5;R11C14_N231_A5;1;R14C15_X05;R14C15_W222_X05;1;R14C15_A4;R14C15_X05_A4;1;R12C14_N23;R12C14_W231_N230;1;R11C14_X02;R11C14_N231_X02;1;R11C14_A0;R11C14_X02_A0;1;R14C14_A4;R14C14_S232_A4;1;R12C14_S23;R12C14_W231_S230;1;R14C14_X02;R14C14_S232_X02;1;R14C14_A1;R14C14_X02_A1;1;R12C13_N23;R12C13_W232_N230;1;R11C13_X02;R11C13_N231_X02;1;R11C13_A2;R11C13_X02_A2;1;R14C13_A1;R14C13_X02_A1;1;R12C13_S23;R12C13_W232_S230;1;R14C13_A5;R14C13_S232_A5;1;R14C13_X02;R14C13_W232_X02;1;R14C13_A2;R14C13_X02_A2;1;R11C12_X03;R11C12_N261_X03;1;R11C12_A0;R11C12_X03_A0;1;R12C13_W23;R12C13_W232_W230;1;R12C12_N23;R12C12_W231_N230;1;R11C12_A4;R11C12_N231_A4;1;R12C12_N26;R12C12_W261_N260;1;R12C16_X05;R12C16_W221_X05;1;R12C16_A4;R12C16_X05_A4;1;R12C10_A1;R12C10_W271_A1;1;R12C10_A5;R12C10_W271_A5;1;R14C13_S23;R14C13_W232_S230;1;R15C13_A5;R15C13_S231_A5;1;R12C17_X05;R12C17_F2_X05;1;R12C17_CE0;R12C17_X05_CE0;1;R12C10_A3;R12C10_W271_A3;1;R14C12_X03;R14C12_W261_X03;1;R14C12_A0;R14C12_X03_A0;1;R14C12_X02;R14C12_W231_X02;1;R14C12_A2;R14C12_X02_A2;1;R14C11_X03;R14C11_W262_X03;1;R14C11_A1;R14C11_X03_A1;1;R14C11_A4;R14C11_X05_A4;1;R12C11_S26;R12C11_W262_S260;1;R14C11_X05;R14C11_S262_X05;1;R14C11_A3;R14C11_X05_A3;1;R12C17_W22;R12C17_F2_W220;1;R12C15_W23;R12C15_W222_W230;1;R12C13_W26;R12C13_W232_W260;1;R12C11_W27;R12C11_W262_W270;1;R12C10_N27;R12C10_W271_N270;1;R11C10_A3;R11C10_N271_A3;1;R14C10_A0;R14C10_W271_A0;1;R14C13_W26;R14C13_W232_W260;1;R14C11_W27;R14C11_W262_W270;1;R14C10_A5;R14C10_W271_A5;1;R15C11_X02;R15C11_S231_X02;1;R15C11_A3;R15C11_X02_A3;1;R12C17_F2;;1;R12C17_S22;R12C17_F2_S220;1;R14C17_W22;R14C17_S222_W220;1;R14C15_W23;R14C15_W222_W230;1;R14C13_W23;R14C13_W232_W230;1;R14C11_S23;R14C11_W232_S230;1;R15C11_A4;R15C11_S231_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3878684 ] ,
          "attributes": {
            "ROUTING": "R12C16_F3;;1;R12C16_S13;R12C16_F3_S130;1;R13C16_C6;R13C16_S131_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878682 ] ,
          "attributes": {
            "ROUTING": "R13C15_F7;;1;R13C15_E10;R13C15_F7_E100;1;R13C16_E24;R13C16_E101_E240;1;R13C16_B6;R13C16_E240_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": "R13C11_F6;;1;R13C11_E26;R13C11_F6_E260;1;R13C13_E26;R13C13_E262_E260;1;R13C15_E27;R13C15_E262_E270;1;R13C16_A6;R13C16_E271_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878679 ] ,
          "attributes": {
            "ROUTING": "R14C12_CE1;R14C12_W212_CE1;1;R14C11_CE2;R14C11_W211_CE2;1;R14C13_N24;R14C13_W241_N240;1;R12C13_N24;R12C13_N242_N240;1;R11C13_X05;R11C13_N241_X05;1;R11C13_CE1;R11C13_X05_CE1;1;R14C10_CE2;R14C10_W212_CE2;1;R13C16_CE2;R13C16_N211_CE2;1;R14C13_CE1;R14C13_W211_CE1;1;R12C12_W21;R12C12_W212_W210;1;R12C10_CE2;R12C10_W212_CE2;1;R12C10_CE0;R12C10_N212_CE0;1;R15C13_CE2;R15C13_X07_CE2;1;R15C11_CE1;R15C11_X08_CE1;1;R11C14_CE1;R11C14_N211_CE1;1;R14C14_CE2;R14C14_W212_CE2;1;R14C13_CE0;R14C13_W211_CE0;1;R14C12_N24;R14C12_W242_N240;1;R12C12_N25;R12C12_N242_N250;1;R11C12_X06;R11C12_N251_X06;1;R11C12_CE2;R11C12_X06_CE2;1;R14C14_W21;R14C14_W212_W210;1;R14C13_CE2;R14C13_W211_CE2;1;R12C10_CE1;R12C10_X06_CE1;1;R14C11_CE1;R14C11_W211_CE1;1;R14C10_N25;R14C10_W252_N250;1;R12C10_X06;R12C10_N252_X06;1;R14C12_CE2;R14C12_W212_CE2;1;R11C14_CE2;R11C14_N211_CE2;1;R15C12_W27;R15C12_W262_W270;1;R13C16_W21;R13C16_N211_W210;1;R13C15_CE2;R13C15_W211_CE2;1;R14C10_X08;R14C10_W252_X08;1;R14C10_CE0;R14C10_X08_CE0;1;R12C14_N21;R12C14_W212_N210;1;R11C14_CE0;R11C14_N211_CE0;1;R11C12_CE0;R11C12_N211_CE0;1;R14C12_W21;R14C12_W212_W210;1;R14C12_CE0;R14C12_W212_CE0;1;R14C10_N21;R14C10_W212_N210;1;R11C12_W21;R11C12_N211_W210;1;R11C10_CE1;R11C10_W212_CE1;1;R14C14_W24;R14C14_W212_W240;1;R14C12_W25;R14C12_W242_W250;1;R12C16_CE2;R12C16_N212_CE2;1;R14C11_CE0;R14C11_W211_CE0;1;R12C16_W21;R12C16_N212_W210;1;R12C14_W21;R12C14_W212_W210;1;R12C12_N21;R12C12_W212_N210;1;R11C12_CE1;R11C12_N211_CE1;1;R15C16_W23;R15C16_F3_W230;1;R15C11_CE2;R15C11_X08_CE2;1;R15C14_W26;R15C14_W232_W260;1;R15C13_X07;R15C13_W261_X07;1;R15C11_X08;R15C11_W271_X08;1;R14C16_N21;R14C16_N111_N210;1;R13C16_CE0;R13C16_N211_CE0;1;R14C15_CE2;R14C15_W211_CE2;1;R15C16_F3;;1;R15C16_SN10;R15C16_F3_SN10;1;R14C16_W21;R14C16_N111_W210;1;R14C14_CE0;R14C14_W212_CE0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878677 ] ,
          "attributes": {
            "ROUTING": "R12C17_A0;R12C17_N251_A0;1;R23C19_W20;R23C19_W252_W200;1;R23C17_N20;R23C17_W202_N200;1;R21C17_N21;R21C17_N202_N210;1;R19C17_N21;R19C17_N212_N210;1;R17C17_N24;R17C17_N212_N240;1;R15C17_N24;R15C17_N242_N240;1;R13C17_N25;R13C17_N242_N250;1;R12C17_A2;R12C17_N251_A2;1;R24C47_F6;;1;R24C47_SN10;R24C47_F6_SN10;1;R23C47_W25;R23C47_N111_W250;1;R23C45_W25;R23C45_W252_W250;1;R23C43_W25;R23C43_W252_W250;1;R23C41_W20;R23C41_W252_W200;1;R23C39_W20;R23C39_W202_W200;1;R23C37_W20;R23C37_W202_W200;1;R23C35_W21;R23C35_W202_W210;1;R23C33_W21;R23C33_W212_W210;1;R23C31_W24;R23C31_W212_W240;1;R23C29_W25;R23C29_W242_W250;1;R23C27_W20;R23C27_W252_W200;1;R23C25_W21;R23C25_W202_W210;1;R23C23_W24;R23C23_W212_W240;1;R23C21_W25;R23C21_W242_W250;1;R23C19_A3;R23C19_W252_A3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878676 ] ,
          "attributes": {
            "ROUTING": "R23C19_F0;;1;R23C19_X05;R23C19_F0_X05;1;R23C19_LSR1;R23C19_X05_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": "R15C16_S27;R15C16_S262_S270;1;R17C16_E27;R17C16_S272_E270;1;R17C18_S27;R17C18_E272_S270;1;R19C18_S22;R19C18_S272_S220;1;R21C18_S23;R21C18_S222_S230;1;R23C18_E23;R23C18_S232_E230;1;R23C19_X06;R23C19_E231_X06;1;R23C19_CE1;R23C19_X06_CE1;1;R13C16_F6;;1;R13C16_S26;R13C16_F6_S260;1;R15C16_X05;R15C16_S262_X05;1;R15C16_A3;R15C16_X05_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R21C14_F6;;1;R21C14_X07;R21C14_F6_X07;1;R21C14_D7;R21C14_X07_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878664 ] ,
          "attributes": {
            "ROUTING": "R21C15_F6;;1;R21C15_W10;R21C15_F6_W100;1;R21C14_C7;R21C14_W101_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878663 ] ,
          "attributes": {
            "ROUTING": "R21C13_F7;;1;R21C13_E13;R21C13_F7_E130;1;R21C14_B7;R21C14_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878662 ] ,
          "attributes": {
            "ROUTING": "R21C13_F6;;1;R21C13_EW10;R21C13_F6_EW10;1;R21C14_A7;R21C14_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878660 ] ,
          "attributes": {
            "ROUTING": "R21C10_F6;;1;R21C10_E10;R21C10_F6_E100;1;R21C11_D6;R21C11_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878659 ] ,
          "attributes": {
            "ROUTING": "R21C11_F7;;1;R21C11_N13;R21C11_F7_N130;1;R21C11_C6;R21C11_N130_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R21C12_F7;;1;R21C12_EW10;R21C12_F7_EW10;1;R21C11_B6;R21C11_W111_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878657 ] ,
          "attributes": {
            "ROUTING": "R21C10_F7;;1;R21C10_EW10;R21C10_F7_EW10;1;R21C11_A6;R21C11_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3878653 ] ,
          "attributes": {
            "ROUTING": "R23C12_Q1;;1;R23C12_W13;R23C12_Q1_W130;1;R23C12_B7;R23C12_W130_B7;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878652 ] ,
          "attributes": {
            "ROUTING": "R23C12_F5;;1;R23C12_X08;R23C12_F5_X08;1;R23C12_LSR0;R23C12_X08_LSR0;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881927 ] ,
          "attributes": {
            "ROUTING": "R22C24_F6;;1;R22C24_X07;R22C24_F6_X07;1;R22C24_LSR0;R22C24_X07_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881723 ] ,
          "attributes": {
            "ROUTING": "R22C22_F1;;1;R22C22_EW10;R22C22_F1_EW10;1;R22C21_B1;R22C21_W111_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878643 ] ,
          "attributes": {
            "ROUTING": "R18C13_F6;;1;R18C13_X07;R18C13_F6_X07;1;R18C13_LSR1;R18C13_X07_LSR1;1"
          }
        },
        "key_value[0]": {
          "hide_name": 0,
          "bits": [ 3881720 ] ,
          "attributes": {
            "ROUTING": "R22C20_OF0;;1;R22C20_E20;R22C20_OF0_E200;1;R22C22_X01;R22C22_E202_X01;1;R22C22_A1;R22C22_X01_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "storage_inst key_value",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878638 ] ,
          "attributes": {
            "ROUTING": "R22C14_F7;;1;R22C14_X08;R22C14_F7_X08;1;R22C14_LSR1;R22C14_X08_LSR1;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881718 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878633 ] ,
          "attributes": {
            "ROUTING": "R20C17_F1;;1;R20C17_W21;R20C17_F1_W210;1;R20C16_LSR2;R20C16_W211_LSR2;1"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3881713 ] ,
          "attributes": {
            "ROUTING": "R24C19_F4;;1;R24C19_E24;R24C19_F4_E240;1;R24C21_X07;R24C21_E242_X07;1;R24C21_LSR0;R24C21_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": "R21C16_F7;;1;R21C16_S10;R21C16_F7_S100;1;R21C16_W21;R21C16_S100_W210;1;R21C15_LSR2;R21C15_W211_LSR2;1"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3881710 ] ,
          "attributes": {
            "ROUTING": "R24C19_F1;;1;R24C19_E21;R24C19_F1_E210;1;R24C21_LSR2;R24C21_E212_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": "R18C14_F6;;1;R18C14_X07;R18C14_F6_X07;1;R18C14_LSR0;R18C14_X07_LSR0;1"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881708 ] ,
          "attributes": {
            "ROUTING": "R24C21_F3;;1;R24C21_S10;R24C21_F3_S100;1;R24C21_W21;R24C21_S100_W210;1;R24C20_LSR0;R24C20_W211_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R22C14_F0;;1;R22C14_X05;R22C14_F0_X05;1;R22C14_LSR2;R22C14_X05_LSR2;1"
          }
        },
        "fsm_input_inst.key_pressed_prev_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881699 ] ,
          "attributes": {
            "ROUTING": "R21C21_F2;;1;R21C21_X05;R21C21_F2_X05;1;R21C21_LSR0;R21C21_X05_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878611 ] ,
          "attributes": {
            "ROUTING": "R22C10_F6;;1;R22C10_X07;R22C10_F6_X07;1;R22C10_LSR0;R22C10_X07_LSR0;1"
          }
        },
        "temp_value[5]": {
          "hide_name": 0,
          "bits": [ 3881851 ] ,
          "attributes": {
            "ROUTING": "R20C23_E13;R20C23_Q5_E130;1;R20C24_B0;R20C24_E131_B0;1;R20C23_B3;R20C23_X04_B3;1;R20C23_Q5;;1;R20C23_X04;R20C23_Q5_X04;1;R20C23_B1;R20C23_X04_B1;1",
            "src": "../design/module_top.v:25.17-25.27",
            "hdlname": "storage_inst temp_value"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878606 ] ,
          "attributes": {
            "ROUTING": "R20C9_F6;;1;R20C9_X07;R20C9_F6_X07;1;R20C9_LSR2;R20C9_X07_LSR2;1"
          }
        },
        "fsm_input_inst.key_pressed_prev": {
          "hide_name": 0,
          "bits": [ 3881701 ] ,
          "attributes": {
            "ROUTING": "R23C21_A4;R23C21_S231_A4;1;R23C21_A6;R23C21_S231_A6;1;R22C21_S23;R22C21_S131_S230;1;R23C21_X08;R23C21_S231_X08;1;R23C21_C7;R23C21_X08_C7;1;R21C21_Q1;;1;R21C21_S13;R21C21_Q1_S130;1;R22C21_A2;R22C21_S131_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "storage_inst key_pressed_prev"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": "R20C15_F7;;1;R20C15_X08;R20C15_F7_X08;1;R20C15_LSR2;R20C15_X08_LSR2;1"
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881686 ] ,
          "attributes": {
            "ROUTING": "R23C23_F7;;1;R23C23_X08;R23C23_F7_X08;1;R23C23_LSR0;R23C23_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R20C9_F0;;1;R20C9_X05;R20C9_F0_X05;1;R20C9_LSR1;R20C9_X05_LSR1;1"
          }
        },
        "temp_value[4]": {
          "hide_name": 0,
          "bits": [ 3881854 ] ,
          "attributes": {
            "ROUTING": "R22C23_N23;R22C23_E231_N230;1;R21C23_B0;R21C23_N231_B0;1;R22C23_B7;R22C23_E231_B7;1;R22C23_X06;R22C23_E231_X06;1;R22C23_A4;R22C23_X06_A4;1;R23C22_Q2;;1;R23C22_N13;R23C22_Q2_N130;1;R22C22_E23;R22C22_N131_E230;1;R22C23_B5;R22C23_E231_B5;1",
            "src": "../design/module_top.v:25.17-25.27",
            "hdlname": "storage_inst temp_value"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878591 ] ,
          "attributes": {
            "ROUTING": "R18C10_F6;;1;R18C10_X07;R18C10_F6_X07;1;R18C10_LSR1;R18C10_X07_LSR1;1"
          }
        },
        "fsm_input_inst.key_count_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881683 ] ,
          "attributes": {
            "ROUTING": "R22C25_F6;;1;R22C25_X07;R22C25_F6_X07;1;R22C25_LSR1;R22C25_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878586 ] ,
          "attributes": {
            "ROUTING": "R18C10_F0;;1;R18C10_X05;R18C10_F0_X05;1;R18C10_LSR2;R18C10_X05_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3881682 ] ,
          "attributes": {
            "ROUTING": "R23C23_CE1;R23C23_E211_CE1;1;R23C22_E21;R23C22_E111_E210;1;R23C23_CE0;R23C23_E211_CE0;1;R23C23_E24;R23C23_E242_E240;1;R23C25_N24;R23C25_E242_N240;1;R22C25_X05;R22C25_N241_X05;1;R22C25_CE1;R22C25_X05_CE1;1;R21C22_CE1;R21C22_X05_CE1;1;R23C21_N21;R23C21_S100_N210;1;R22C21_CE0;R22C21_N211_CE0;1;R23C21_S10;R23C21_F4_S100;1;R23C21_E21;R23C21_S100_E210;1;R23C22_CE1;R23C22_E211_CE1;1;R23C22_CE0;R23C22_E211_CE0;1;R23C22_N24;R23C22_E241_N240;1;R21C22_X05;R21C22_N242_X05;1;R21C22_CE0;R21C22_X05_CE0;1;R23C23_N24;R23C23_E242_N240;1;R21C23_N24;R21C23_N242_N240;1;R20C23_X05;R20C23_N241_X05;1;R20C23_CE2;R20C23_X05_CE2;1;R23C21_F4;;1;R23C21_E24;R23C21_F4_E240;1;R21C22_CE2;R21C22_X05_CE2;1;R23C21_EW10;R23C21_F4_EW10;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878581 ] ,
          "attributes": {
            "ROUTING": "R18C11_F6;;1;R18C11_X07;R18C11_F6_X07;1;R18C11_LSR2;R18C11_X07_LSR2;1"
          }
        },
        "fsm_input_inst.key_count[0]": {
          "hide_name": 0,
          "bits": [ 3881677 ] ,
          "attributes": {
            "ROUTING": "R22C25_B1;R22C25_N211_B1;1;R22C25_C0;R22C25_X02_C0;1;R23C23_B1;R23C23_Q1_B1;1;R23C23_Q1;;1;R23C23_E21;R23C23_Q1_E210;1;R23C25_N21;R23C25_E212_N210;1;R22C25_X02;R22C25_N211_X02;1;R22C25_C2;R22C25_X02_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fsm_input_inst key_count"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R21C9_F0;;1;R21C9_X05;R21C9_F0_X05;1;R21C9_LSR2;R21C9_X05_LSR2;1"
          }
        },
        "fsm_input_inst.key_count[1]": {
          "hide_name": 0,
          "bits": [ 3881675 ] ,
          "attributes": {
            "ROUTING": "R22C25_A1;R22C25_X01_A1;1;R22C25_S10;R22C25_Q2_S100;1;R22C25_B0;R22C25_S100_B0;1;R22C25_Q2;;1;R22C25_X01;R22C25_Q2_X01;1;R22C25_B2;R22C25_X01_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fsm_input_inst key_count"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R18C11_F7;;1;R18C11_X08;R18C11_F7_X08;1;R18C11_LSR0;R18C11_X08_LSR0;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3881673 ] ,
          "attributes": {
            "ROUTING": "R21C22_A3;R21C22_E251_A3;1;R21C22_A4;R21C22_E251_A4;1;R22C25_A0;R22C25_E252_A0;1;R22C21_A1;R22C21_F5_A1;1;R22C21_X04;R22C21_F5_X04;1;R22C21_B2;R22C21_X04_B2;1;R23C22_A2;R23C22_E271_A2;1;R23C22_A0;R23C22_E271_A0;1;R22C21_S13;R22C21_F5_S130;1;R23C21_E27;R23C21_S131_E270;1;R21C21_E25;R21C21_N111_E250;1;R23C21_B4;R23C21_S121_B4;1;R21C22_A0;R21C22_E251_A0;1;R22C21_SN20;R22C21_F5_SN20;1;R22C21_SN10;R22C21_F5_SN10;1;R23C23_A1;R23C23_S251_A1;1;R22C23_S25;R22C23_E252_S250;1;R23C23_A2;R23C23_S251_A2;1;R22C23_E25;R22C23_E252_E250;1;R22C25_A2;R22C25_E252_A2;1;R22C21_F5;;1;R22C21_E25;R22C21_F5_E250;1;R22C23_N25;R22C23_E252_N250;1;R20C23_X06;R20C23_N252_X06;1;R20C23_A5;R20C23_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878566 ] ,
          "attributes": {
            "ROUTING": "R22C11_F7;;1;R22C11_X08;R22C11_F7_X08;1;R22C11_LSR2;R22C11_X08_LSR2;1"
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881670 ] ,
          "attributes": {
            "ROUTING": "R22C25_F1;;1;R22C25_I1MUX0;R22C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878561 ] ,
          "attributes": {
            "ROUTING": "R22C11_F0;;1;R22C11_X05;R22C11_F0_X05;1;R22C11_LSR1;R22C11_X05_LSR1;1"
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881669 ] ,
          "attributes": {
            "ROUTING": "R22C25_F0;;1;R22C25_I0MUX0;R22C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878556 ] ,
          "attributes": {
            "ROUTING": "R17C11_F6;;1;R17C11_W13;R17C11_F6_W130;1;R17C11_S27;R17C11_W130_S270;1;R18C11_LSR1;R18C11_S271_LSR1;1"
          }
        },
        "fsm_input_inst.current_state[0]": {
          "hide_name": 0,
          "bits": [ 3881665 ] ,
          "attributes": {
            "ROUTING": "R22C26_E13;R22C26_Q1_E130;1;R22C26_W26;R22C26_E130_W260;1;R22C25_SEL0;R22C25_W261_SEL0;1;R22C26_A1;R22C26_N100_A1;1;R22C26_EW10;R22C26_Q1_EW10;1;R22C25_B4;R22C25_W111_B4;1;R22C26_Q1;;1;R22C26_N10;R22C26_Q1_N100;1;R21C26_W24;R21C26_N101_W240;1;R21C24_C7;R21C24_W242_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "wiretype": "\\state_t",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fsm_input_inst current_state",
            "enum_value_100": "\\READY",
            "enum_value_011": "\\OPERANDO_B",
            "enum_value_010": "\\SIGN",
            "enum_value_001": "\\OPERANDO_A",
            "enum_value_000": "\\IDLE"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878551 ] ,
          "attributes": {
            "ROUTING": "R17C13_F0;;1;R17C13_W13;R17C13_F0_W130;1;R17C13_S27;R17C13_W130_S270;1;R18C13_LSR2;R18C13_S271_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881861 ] ,
          "attributes": {
            "ROUTING": "R23C22_X05;R23C22_E222_X05;1;R23C22_A5;R23C22_X05_A5;1;R23C20_OF2;;1;R23C20_E22;R23C20_OF2_E220;1;R23C22_X01;R23C22_E222_X01;1;R23C22_A7;R23C22_X01_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878548 ] ,
          "attributes": {
            "ROUTING": "R18C15_F1;;1;R18C15_X06;R18C15_F1_X06;1;R18C15_LSR1;R18C15_X06_LSR1;1"
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881662 ] ,
          "attributes": {
            "ROUTING": "R22C26_F4;;1;R22C26_X07;R22C26_F4_X07;1;R22C26_LSR0;R22C26_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878541 ] ,
          "attributes": {
            "ROUTING": "R22C12_F0;;1;R22C12_X05;R22C12_F0_X05;1;R22C12_LSR2;R22C12_X05_LSR2;1"
          }
        },
        "fsm_input_inst.current_state[1]": {
          "hide_name": 0,
          "bits": [ 3881659 ] ,
          "attributes": {
            "ROUTING": "R22C25_C1;R22C25_E100_C1;1;R22C25_E10;R22C25_Q4_E100;1;R22C25_A4;R22C25_E100_A4;1;R22C25_X03;R22C25_Q4_X03;1;R22C25_D0;R22C25_X03_D0;1;R22C25_Q4;;1;R22C25_W13;R22C25_Q4_W130;1;R22C24_N27;R22C24_W131_N270;1;R21C24_B7;R21C24_N271_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "wiretype": "\\state_t",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fsm_input_inst current_state",
            "enum_value_100": "\\READY",
            "enum_value_011": "\\OPERANDO_B",
            "enum_value_010": "\\SIGN",
            "enum_value_001": "\\OPERANDO_A",
            "enum_value_000": "\\IDLE"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R18C12_F7;;1;R18C12_X08;R18C12_F7_X08;1;R18C12_LSR1;R18C12_X08_LSR1;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_5_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881863 ] ,
          "attributes": {
            "ROUTING": "R22C21_A4;R22C21_E251_A4;1;R23C20_F0;;1;R23C20_SN10;R23C20_F0_SN10;1;R22C20_E25;R22C20_N111_E250;1;R22C21_A7;R22C21_E251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R18C12_F6;;1;R18C12_X07;R18C12_F6_X07;1;R18C12_LSR2;R18C12_X07_LSR2;1"
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881656 ] ,
          "attributes": {
            "ROUTING": "R22C25_F7;;1;R22C25_X08;R22C25_F7_X08;1;R22C25_LSR2;R22C25_X08_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R22C12_F6;;1;R22C12_X07;R22C12_F6_X07;1;R22C12_LSR1;R22C12_X07_LSR1;1"
          }
        },
        "fsm_input_inst.current_state_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881655 ] ,
          "attributes": {
            "ROUTING": "R22C25_SN10;R22C25_OF0_SN10;1;R21C25_E21;R21C25_N111_E210;1;R21C26_S21;R21C26_E211_S210;1;R22C26_W21;R22C26_S211_W210;1;R22C25_CE2;R22C25_W211_CE2;1;R22C25_OF0;;1;R22C25_E20;R22C25_OF0_E200;1;R22C26_X05;R22C26_E201_X05;1;R22C26_CE0;R22C26_X05_CE0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R17C12_F0;;1;R17C12_W13;R17C12_F0_W130;1;R17C12_S27;R17C12_W130_S270;1;R18C12_LSR0;R18C12_S271_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881649 ] ,
          "attributes": {
            "ROUTING": "R22C34_F7;;1;R22C34_SN20;R22C34_F7_SN20;1;R23C34_E22;R23C34_S121_E220;1;R23C35_D1;R23C35_E221_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": "R22C13_F7;;1;R22C13_X08;R22C13_F7_X08;1;R22C13_LSR1;R22C13_X08_LSR1;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881646 ] ,
          "attributes": {
            "ROUTING": "R22C35_F7;;1;R22C35_S27;R22C35_F7_S270;1;R23C35_X06;R23C35_S271_X06;1;R23C35_SEL0;R23C35_X06_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878511 ] ,
          "attributes": {
            "ROUTING": "R21C16_F3;;1;R21C16_X06;R21C16_F3_X06;1;R21C16_LSR0;R21C16_X06_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881645 ] ,
          "attributes": {
            "ROUTING": "R23C35_F1;;1;R23C35_I1MUX0;R23C35_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878506 ] ,
          "attributes": {
            "ROUTING": "R22C12_F7;;1;R22C12_E27;R22C12_F7_E270;1;R22C13_LSR0;R22C13_E271_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881644 ] ,
          "attributes": {
            "ROUTING": "R23C35_F0;;1;R23C35_I0MUX0;R23C35_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R22C13_F6;;1;R22C13_X07;R22C13_F6_X07;1;R22C13_LSR2;R22C13_X07_LSR2;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881639 ] ,
          "attributes": {
            "ROUTING": "R22C33_F6;;1;R22C33_S26;R22C33_F6_S260;1;R23C33_X03;R23C33_S261_X03;1;R23C33_A7;R23C33_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R18C13_F7;;1;R18C13_X08;R18C13_F7_X08;1;R18C13_LSR0;R18C13_X08_LSR0;1"
          }
        },
        "temp_value[1]": {
          "hide_name": 0,
          "bits": [ 3881859 ] ,
          "attributes": {
            "ROUTING": "R21C22_SN10;R21C22_Q0_SN10;1;R22C22_S21;R22C22_S111_S210;1;R23C22_X08;R23C22_S211_X08;1;R23C22_B7;R23C22_X08_B7;1;R21C23_E24;R21C23_E101_E240;1;R21C24_X03;R21C24_E241_X03;1;R21C24_B5;R21C24_X03_B5;1;R21C22_E10;R21C22_Q0_E100;1;R21C23_S24;R21C23_E101_S240;1;R22C23_X03;R22C23_S241_X03;1;R22C23_A6;R22C23_X03_A6;1;R21C22_X01;R21C22_Q0_X01;1;R21C22_A6;R21C22_X01_A6;1;R21C22_Q0;;1;R21C22_S20;R21C22_Q0_S200;1;R23C22_X03;R23C22_S202_X03;1;R23C22_B5;R23C22_X03_B5;1",
            "hdlname": "storage_inst temp_value",
            "src": "../design/module_top.v:25.17-25.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878493 ] ,
          "attributes": {
            "ROUTING": "R20C16_F7;;1;R20C16_X08;R20C16_F7_X08;1;R20C16_LSR0;R20C16_X08_LSR0;1"
          }
        },
        "scanner_inst.key_value_ALU_I0_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R20C16_F6;;1;R20C16_X07;R20C16_F6_X07;1;R20C16_LSR1;R20C16_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": "R20C10_F3;;1;R20C10_EW10;R20C10_F3_EW10;1;R20C9_B2;R20C9_W111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3878486 ] ,
          "attributes": {
            "ROUTING": "R20C15_F1;;1;R20C15_E21;R20C15_F1_E210;1;R20C16_B0;R20C16_E211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R20C15_F2;;1;R20C15_E13;R20C15_F2_E130;1;R20C16_B3;R20C16_E131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878483 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R20C10_F4;;1;R20C10_N24;R20C10_F4_N240;1;R18C10_X01;R18C10_N242_X01;1;R18C10_B2;R18C10_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878478 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R20C10_F5;;1;R20C10_N25;R20C10_F5_N250;1;R18C10_B5;R18C10_N252_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878471 ] ,
          "attributes": {
            "ROUTING": "R20C11_F0;;1;R20C11_N20;R20C11_F0_N200;1;R18C11_X01;R18C11_N202_X01;1;R18C11_B4;R18C11_X01_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R20C10_F1;;1;R20C10_S21;R20C10_F1_S210;1;R22C10_B1;R22C10_S212_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878465 ] ,
          "attributes": {
            "ROUTING": "R20C11_F5;;1;R20C11_N25;R20C11_F5_N250;1;R18C11_X04;R18C11_N252_X04;1;R18C11_B2;R18C11_X04_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878463 ] ,
          "attributes": {
            "ROUTING": "R20C11_F1;;1;R20C11_S13;R20C11_F1_S130;1;R21C11_W27;R21C11_S131_W270;1;R21C9_X08;R21C9_W272_X08;1;R21C9_B4;R21C9_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878462 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3878459 ] ,
          "attributes": {
            "ROUTING": "R20C12_F0;;1;R20C12_E10;R20C12_F0_E100;1;R20C13_N24;R20C13_E101_N240;1;R18C13_X01;R18C13_N242_X01;1;R18C13_B5;R18C13_X01_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R20C12_F1;;1;R20C12_S21;R20C12_F1_S210;1;R22C12_X08;R22C12_S212_X08;1;R22C12_B5;R22C12_X08_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878454 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R20C12_F2;;1;R20C12_N22;R20C12_F2_N220;1;R18C12_X01;R18C12_N222_X01;1;R18C12_B2;R18C12_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R20C12_F3;;1;R20C12_SN10;R20C12_F3_SN10;1;R19C12_N25;R19C12_N111_N250;1;R18C12_B4;R18C12_N251_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3878443 ] ,
          "attributes": {
            "ROUTING": "R20C12_F4;;1;R20C12_S24;R20C12_F4_S240;1;R22C12_X01;R22C12_S242_X01;1;R22C12_B3;R22C12_X01_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3878439 ] ,
          "attributes": {
            "ROUTING": "R20C12_F5;;1;R20C12_N25;R20C12_F5_N250;1;R18C12_X04;R18C12_N252_X04;1;R18C12_B1;R18C12_X04_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R20C13_F0;;1;R20C13_S20;R20C13_F0_S200;1;R22C13_X01;R22C13_S202_X01;1;R22C13_B2;R22C13_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3878431 ] ,
          "attributes": {
            "ROUTING": "R20C13_F1;;1;R20C13_EW10;R20C13_F1_EW10;1;R20C14_E21;R20C14_E111_E210;1;R20C16_S21;R20C16_E212_S210;1;R21C16_B0;R21C16_S211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3878427 ] ,
          "attributes": {
            "ROUTING": "R20C13_F2;;1;R20C13_S22;R20C13_F2_S220;1;R22C13_X05;R22C13_S222_X05;1;R22C13_B0;R22C13_X05_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878423 ] ,
          "attributes": {
            "ROUTING": "R20C10_F2;;1;R20C10_W22;R20C10_F2_W220;1;R20C9_X01;R20C9_W221_X01;1;R20C9_B5;R20C9_X01_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878420 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878417 ] ,
          "attributes": {
            "ROUTING": "R20C11_F2;;1;R20C11_N22;R20C11_F2_N220;1;R18C11_X05;R18C11_N222_X05;1;R18C11_B0;R18C11_X05_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878416 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3878413 ] ,
          "attributes": {
            "ROUTING": "R20C13_F3;;1;R20C13_S13;R20C13_F3_S130;1;R21C13_S27;R21C13_S131_S270;1;R22C13_B5;R22C13_S271_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3878409 ] ,
          "attributes": {
            "ROUTING": "R20C13_F4;;1;R20C13_SN10;R20C13_F4_SN10;1;R19C13_N21;R19C13_N111_N210;1;R18C13_B1;R18C13_N211_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3878405 ] ,
          "attributes": {
            "ROUTING": "R20C13_F5;;1;R20C13_N25;R20C13_F5_N250;1;R18C13_X04;R18C13_N252_X04;1;R18C13_B3;R18C13_X04_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3878401 ] ,
          "attributes": {
            "ROUTING": "R20C14_F0;;1;R20C14_S13;R20C14_F0_S130;1;R21C14_S23;R21C14_S131_S230;1;R22C14_B3;R22C14_S231_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R20C14_F1;;1;R20C14_EW20;R20C14_F1_EW20;1;R20C15_E22;R20C15_E121_E220;1;R20C16_X01;R20C16_E221_X01;1;R20C16_B4;R20C16_X01_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R20C14_F2;;1;R20C14_SN10;R20C14_F2_SN10;1;R21C14_E21;R21C14_S111_E210;1;R21C15_B4;R21C15_E211_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3878389 ] ,
          "attributes": {
            "ROUTING": "R20C14_F3;;1;R20C14_N23;R20C14_F3_N230;1;R18C14_B0;R18C14_N232_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878388 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3878385 ] ,
          "attributes": {
            "ROUTING": "R20C14_F4;;1;R20C14_S24;R20C14_F4_S240;1;R22C14_X03;R22C14_S242_X03;1;R22C14_B4;R22C14_X03_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878384 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3878381 ] ,
          "attributes": {
            "ROUTING": "R20C14_F5;;1;R20C14_E13;R20C14_F5_E130;1;R20C15_B4;R20C15_E131_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878380 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3878377 ] ,
          "attributes": {
            "ROUTING": "R20C15_F0;;1;R20C15_N20;R20C15_F0_N200;1;R18C15_X03;R18C15_N202_X03;1;R18C15_B3;R18C15_X03_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878376 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878374 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R20C11_F3;;1;R20C11_SN10;R20C11_F3_SN10;1;R21C11_S25;R21C11_S111_S250;1;R22C11_B4;R22C11_S251_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878370 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878367 ] ,
          "attributes": {
            "ROUTING": "R20C11_F4;;1;R20C11_S24;R20C11_F4_S240;1;R22C11_X01;R22C11_S242_X01;1;R22C11_B2;R22C11_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878366 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878364 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clean_rows[3]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R22C19_A6;R22C19_X01_A6;1;R22C19_A7;R22C19_X01_A7;1;R22C19_W10;R22C19_Q2_W100;1;R22C19_D0;R22C19_W100_D0;1;R22C19_SN20;R22C19_Q2_SN20;1;R21C19_A7;R21C19_N121_A7;1;R22C19_Q2;;1;R22C19_X01;R22C19_Q2_X01;1;R22C19_A1;R22C19_X01_A1;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "clean_rows[2]": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": "R22C19_N23;R22C19_N131_N230;1;R21C19_X08;R21C19_N231_X08;1;R21C19_C7;R21C19_X08_C7;1;R22C19_D6;R22C19_N131_D6;1;R23C19_SN10;R23C19_Q3_SN10;1;R22C19_C7;R22C19_N111_C7;1;R22C19_B0;R22C19_N131_B0;1;R23C19_Q3;;1;R23C19_N13;R23C19_Q3_N130;1;R22C19_B1;R22C19_N131_B1;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_I0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R22C19_E13;R22C19_F0_E130;1;R22C20_B4;R22C20_E131_B4;1;R23C20_B6;R23C20_E231_B6;1;R22C19_F0;;1;R22C19_S13;R22C19_F0_S130;1;R23C19_E23;R23C19_S131_E230;1;R23C20_B0;R23C20_E231_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878351 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R21C15_B0;R21C15_S231_B0;1;R20C15_S23;R20C15_S232_S230;1;R21C15_X08;R21C15_S231_X08;1;R21C15_B6;R21C15_X08_B6;1;R18C15_Q3;;1;R18C15_S23;R18C15_Q3_S230;1;R20C15_B0;R20C15_S232_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878348 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R21C10_X06;R21C10_S251_X06;1;R21C10_C6;R21C10_X06_C6;1;R20C9_S13;R20C9_Q2_S130;1;R21C9_E23;R21C9_S131_E230;1;R21C10_B3;R21C10_E231_B3;1;R20C9_Q2;;1;R20C9_EW10;R20C9_Q2_EW10;1;R20C10_S25;R20C10_E111_S250;1;R20C10_B3;R20C10_S250_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878345 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3878344 ] ,
          "attributes": {
            "ROUTING": "R20C16_SN20;R20C16_Q0_SN20;1;R21C16_W26;R21C16_S121_W260;1;R21C15_C6;R21C15_W261_C6;1;R20C15_S21;R20C15_W111_S210;1;R21C15_B1;R21C15_S211_B1;1;R20C16_Q0;;1;R20C16_EW10;R20C16_Q0_EW10;1;R20C15_B1;R20C15_W111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3878343 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878340 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": "R21C10_X07;R21C10_S221_X07;1;R21C10_D7;R21C10_X07_D7;1;R20C10_S22;R20C10_S222_S220;1;R21C10_X01;R21C10_S221_X01;1;R21C10_B4;R21C10_X01_B4;1;R18C10_Q2;;1;R18C10_S22;R18C10_Q2_S220;1;R20C10_X01;R20C10_S222_X01;1;R20C10_B4;R20C10_X01_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878335 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R21C10_B5;R21C10_S272_B5;1;R18C10_S13;R18C10_Q5_S130;1;R19C10_S27;R19C10_S131_S270;1;R21C10_B7;R21C10_S272_B7;1;R18C10_Q5;;1;R18C10_S25;R18C10_Q5_S250;1;R20C10_B5;R20C10_S252_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878330 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3878329 ] ,
          "attributes": {
            "ROUTING": "R20C11_S25;R20C11_S242_S250;1;R21C11_W25;R21C11_S251_W250;1;R21C11_B0;R21C11_W250_B0;1;R20C11_W24;R20C11_S242_W240;1;R20C10_S24;R20C10_W241_S240;1;R21C10_X05;R21C10_S241_X05;1;R21C10_C7;R21C10_X05_C7;1;R18C11_Q4;;1;R18C11_S24;R18C11_Q4_S240;1;R20C11_X07;R20C11_S242_X07;1;R20C11_B0;R20C11_X07_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3878328 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R21C10_A6;R21C10_N211_A6;1;R21C10_B1;R21C10_N211_B1;1;R22C10_Q1;;1;R22C10_N21;R22C10_Q1_N210;1;R20C10_B1;R20C10_N212_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878322 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R21C10_X03;R21C10_E241_X03;1;R21C10_A7;R21C10_X03_A7;1;R21C9_E24;R21C9_Q4_E240;1;R21C11_X07;R21C11_E242_X07;1;R21C11_B1;R21C11_X07_B1;1;R21C9_Q4;;1;R21C9_N13;R21C9_Q4_N130;1;R20C9_E23;R20C9_N131_E230;1;R20C11_B1;R20C11_E232_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R21C11_B5;R21C11_S272_B5;1;R21C11_B7;R21C11_S272_B7;1;R18C11_Q2;;1;R18C11_S13;R18C11_Q2_S130;1;R19C11_S27;R19C11_S131_S270;1;R20C11_B5;R20C11_S271_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878314 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": "R18C12_S23;R18C12_W131_S230;1;R20C12_S23;R20C12_S232_S230;1;R21C12_B0;R21C12_S231_B0;1;R20C12_S27;R20C12_S272_S270;1;R21C12_X06;R21C12_S271_X06;1;R21C12_C7;R21C12_X06_C7;1;R18C13_Q5;;1;R18C13_W13;R18C13_Q5_W130;1;R18C12_S27;R18C12_W131_S270;1;R20C12_X04;R20C12_S272_X04;1;R20C12_B0;R20C12_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878309 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3878308 ] ,
          "attributes": {
            "ROUTING": "R21C12_W25;R21C12_N111_W250;1;R21C12_B1;R21C12_W250_B1;1;R21C12_W21;R21C12_N111_W210;1;R21C11_X06;R21C11_W211_X06;1;R21C11_C7;R21C11_X06_C7;1;R22C12_Q5;;1;R22C12_SN10;R22C12_Q5_SN10;1;R21C12_N21;R21C12_N111_N210;1;R20C12_B1;R20C12_N211_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": "R21C12_X08;R21C12_S212_X08;1;R21C12_B7;R21C12_X08_B7;1;R18C12_SN10;R18C12_Q2_SN10;1;R19C12_S21;R19C12_S111_S210;1;R21C12_B2;R21C12_S212_B2;1;R18C12_Q2;;1;R18C12_S22;R18C12_Q2_S220;1;R20C12_X01;R20C12_S222_X01;1;R20C12_B2;R20C12_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878298 ] ,
          "attributes": {
            "ROUTING": "R21C12_A7;R21C12_X01_A7;1;R18C12_S10;R18C12_Q4_S100;1;R19C12_S20;R19C12_S101_S200;1;R21C12_X01;R21C12_S202_X01;1;R21C12_B3;R21C12_X01_B3;1;R18C12_Q4;;1;R18C12_S24;R18C12_Q4_S240;1;R20C12_X03;R20C12_S242_X03;1;R20C12_B3;R20C12_X03_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R21C12_B4;R21C12_N101_B4;1;R21C11_D7;R21C11_W201_D7;1;R22C12_N10;R22C12_Q3_N100;1;R21C12_W20;R21C12_N101_W200;1;R22C12_Q3;;1;R22C12_N23;R22C12_Q3_N230;1;R20C12_X08;R20C12_N232_X08;1;R20C12_B4;R20C12_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3878292 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878289 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878288 ] ,
          "attributes": {
            "ROUTING": "R19C12_E23;R19C12_S131_E230;1;R19C13_S23;R19C13_E231_S230;1;R21C13_A7;R21C13_S232_A7;1;R21C12_B5;R21C12_S272_B5;1;R18C12_Q1;;1;R18C12_S13;R18C12_Q1_S130;1;R19C12_S27;R19C12_S131_S270;1;R20C12_B5;R20C12_S271_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3878287 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3878283 ] ,
          "attributes": {
            "ROUTING": "R21C13_B7;R21C13_X07_B7;1;R21C13_X07;R21C13_N221_X07;1;R21C13_B0;R21C13_X07_B0;1;R22C13_Q2;;1;R22C13_N22;R22C13_Q2_N220;1;R20C13_X07;R20C13_N222_X07;1;R20C13_B0;R20C13_X07_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3878282 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878278 ] ,
          "attributes": {
            "ROUTING": "R21C14_W20;R21C14_W202_W200;1;R21C13_X05;R21C13_W201_X05;1;R21C13_C7;R21C13_X05_C7;1;R21C13_B1;R21C13_W211_B1;1;R21C16_Q0;;1;R21C16_W20;R21C16_Q0_W200;1;R21C14_W21;R21C14_W202_W210;1;R21C13_N21;R21C13_W211_N210;1;R20C13_B1;R20C13_N211_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3878277 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878273 ] ,
          "attributes": {
            "ROUTING": "R22C13_N13;R22C13_Q0_N130;1;R21C13_D7;R21C13_N131_D7;1;R21C13_X01;R21C13_N201_X01;1;R21C13_B2;R21C13_X01_B2;1;R22C13_Q0;;1;R22C13_N20;R22C13_Q0_N200;1;R20C13_X01;R20C13_N202_X01;1;R20C13_B2;R20C13_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3878272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878268 ] ,
          "attributes": {
            "ROUTING": "R21C11_W22;R21C11_S222_W220;1;R21C10_D6;R21C10_W221_D6;1;R18C11_SN20;R18C11_Q0_SN20;1;R19C11_S22;R19C11_S121_S220;1;R21C11_X03;R21C11_S222_X03;1;R21C11_B2;R21C11_X03_B2;1;R18C11_Q0;;1;R18C11_S20;R18C11_Q0_S200;1;R20C11_X03;R20C11_S202_X03;1;R20C11_B2;R20C11_X03_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878263 ] ,
          "attributes": {
            "ROUTING": "R20C10_S23;R20C10_E131_S230;1;R21C10_B2;R21C10_S231_B2;1;R20C10_S27;R20C10_E131_S270;1;R21C10_B6;R21C10_S271_B6;1;R20C9_Q5;;1;R20C9_E13;R20C9_Q5_E130;1;R20C10_B2;R20C10_E131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878260 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878257 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": "R22C13_SN20;R22C13_Q5_SN20;1;R21C13_A6;R21C13_N121_A6;1;R21C13_X04;R21C13_N251_X04;1;R21C13_B3;R21C13_X04_B3;1;R22C13_Q5;;1;R22C13_N25;R22C13_Q5_N250;1;R20C13_X04;R20C13_N252_X04;1;R20C13_B3;R20C13_X04_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3878255 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878252 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": "R21C13_E24;R21C13_S241_E240;1;R21C13_B6;R21C13_E240_B6;1;R20C13_S24;R20C13_S212_S240;1;R21C13_X03;R21C13_S241_X03;1;R21C13_B4;R21C13_X03_B4;1;R18C13_Q1;;1;R18C13_S21;R18C13_Q1_S210;1;R20C13_X08;R20C13_S212_X08;1;R20C13_B4;R20C13_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878247 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878246 ] ,
          "attributes": {
            "ROUTING": "R21C13_X06;R21C13_S252_X06;1;R21C13_C6;R21C13_X06_C6;1;R21C13_B5;R21C13_S252_B5;1;R18C13_Q3;;1;R18C13_SN10;R18C13_Q3_SN10;1;R19C13_S25;R19C13_S111_S250;1;R20C13_B5;R20C13_S251_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3878245 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R21C14_B0;R21C14_N231_B0;1;R21C14_W23;R21C14_N231_W230;1;R21C13_X02;R21C13_W231_X02;1;R21C13_D6;R21C13_X02_D6;1;R22C14_Q3;;1;R22C14_N23;R22C14_Q3_N230;1;R20C14_B0;R20C14_N232_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3878240 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878237 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878236 ] ,
          "attributes": {
            "ROUTING": "R21C16_W23;R21C16_S131_W230;1;R21C14_B1;R21C14_W232_B1;1;R20C16_S13;R20C16_Q4_S130;1;R21C16_W27;R21C16_S131_W270;1;R21C14_A6;R21C14_W272_A6;1;R20C16_Q4;;1;R20C16_W24;R20C16_Q4_W240;1;R20C14_X07;R20C14_W242_X07;1;R20C14_B1;R20C14_X07_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3878235 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3878231 ] ,
          "attributes": {
            "ROUTING": "R21C14_B2;R21C14_W111_B2;1;R21C15_EW10;R21C15_Q4_EW10;1;R21C14_B6;R21C14_W111_B6;1;R21C15_Q4;;1;R21C15_N13;R21C15_Q4_N130;1;R20C15_W23;R20C15_N131_W230;1;R20C14_B2;R20C14_W231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3878230 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3878226 ] ,
          "attributes": {
            "ROUTING": "R20C14_S20;R20C14_S202_S200;1;R21C14_C6;R21C14_S201_C6;1;R20C14_S21;R20C14_S202_S210;1;R21C14_B3;R21C14_S211_B3;1;R18C14_Q0;;1;R18C14_S20;R18C14_Q0_S200;1;R20C14_X01;R20C14_S202_X01;1;R20C14_B3;R20C14_X01_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3878225 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3878221 ] ,
          "attributes": {
            "ROUTING": "R21C14_D6;R21C14_N241_D6;1;R22C14_N10;R22C14_Q4_N100;1;R21C14_B4;R21C14_N101_B4;1;R22C14_Q4;;1;R22C14_N24;R22C14_Q4_N240;1;R20C14_X03;R20C14_N242_X03;1;R20C14_B4;R20C14_X03_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878217 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": "R21C15_W24;R21C15_S101_W240;1;R21C14_X03;R21C14_W241_X03;1;R21C14_B5;R21C14_X03_B5;1;R20C15_S10;R20C15_Q4_S100;1;R21C15_A6;R21C15_S101_A6;1;R20C15_Q4;;1;R20C15_EW10;R20C15_Q4_EW10;1;R20C14_B5;R20C14_W111_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3878215 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3878213 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878209 ] ,
          "attributes": {
            "ROUTING": "R21C11_E23;R21C11_N131_E230;1;R21C12_X02;R21C12_E231_X02;1;R21C12_D7;R21C12_X02_D7;1;R21C11_B3;R21C11_N131_B3;1;R22C11_Q4;;1;R22C11_N13;R22C11_Q4_N130;1;R21C11_N23;R21C11_N131_N230;1;R20C11_B3;R20C11_N231_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878205 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": "R21C11_B4;R21C11_X01_B4;1;R21C11_X01;R21C11_N221_X01;1;R21C11_A7;R21C11_X01_A7;1;R22C11_Q2;;1;R22C11_N22;R22C11_Q2_N220;1;R20C11_X01;R20C11_N222_X01;1;R20C11_B4;R20C11_X01_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3878201 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878198 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": "R20C15_S22;R20C15_W121_S220;1;R21C15_X01;R21C15_S221_X01;1;R21C15_B2;R21C15_X01_B2;1;R20C16_EW20;R20C16_Q3_EW20;1;R20C15_S26;R20C15_W121_S260;1;R21C15_D6;R21C15_S261_D6;1;R20C16_Q3;;1;R20C16_W23;R20C16_Q3_W230;1;R20C15_B2;R20C15_W231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878193 ] ,
          "attributes": {
            "ROUTING": "R23C12_EW10;R23C12_F7_EW10;1;R23C13_S21;R23C13_E111_S210;1;R24C13_W21;R24C13_S211_W210;1;R24C12_N21;R24C12_W211_N210;1;R23C12_CE0;R23C12_N211_CE0;1;R21C9_A4;R21C9_W271_A4;1;R21C14_E27;R21C14_N272_E270;1;R23C12_E27;R23C12_F7_E270;1;R21C16_A0;R21C16_E272_A0;1;R23C14_N27;R23C14_E272_N270;1;R22C13_A0;R22C13_N271_A0;1;R22C12_A3;R22C12_N271_A3;1;R22C12_X06;R22C12_N271_X06;1;R22C12_A5;R22C12_X06_A5;1;R23C12_E13;R23C12_F7_E130;1;R22C11_A2;R22C11_W271_A2;1;R22C11_A4;R22C11_W271_A4;1;R22C13_X06;R22C13_N271_X06;1;R22C14_X06;R22C14_N271_X06;1;R22C14_A3;R22C14_N271_A3;1;R22C13_A2;R22C13_N271_A2;1;R21C15_A4;R21C15_E271_A4;1;R22C12_W27;R22C12_N271_W270;1;R22C10_A1;R22C10_W272_A1;1;R18C12_X06;R18C12_N271_X06;1;R18C12_A4;R18C12_X06_A4;1;R18C12_A2;R18C12_N271_A2;1;R21C15_X04;R21C15_E271_X04;1;R21C15_D7;R21C15_X04_D7;1;R22C14_A4;R22C14_X06_A4;1;R23C13_N27;R23C13_E131_N270;1;R18C12_A1;R18C12_N271_A1;1;R18C13_A3;R18C13_E271_A3;1;R18C12_W27;R18C12_N271_W270;1;R18C11_A4;R18C11_W271_A4;1;R20C9_A5;R20C9_W271_A5;1;R22C10_N27;R22C10_W272_N270;1;R22C13_A5;R22C13_X06_A5;1;R21C10_W27;R21C10_N271_W270;1;R19C12_N27;R19C12_N272_N270;1;R18C12_E27;R18C12_N271_E270;1;R18C13_A5;R18C13_E271_A5;1;R20C12_W27;R20C12_N271_W270;1;R20C10_W27;R20C10_W272_W270;1;R20C9_A2;R20C9_W271_A2;1;R20C15_A4;R20C15_E271_A4;1;R18C11_A2;R18C11_N271_A2;1;R19C13_N27;R19C13_E271_N270;1;R18C13_A1;R18C13_N271_A1;1;R19C11_N27;R19C11_W271_N270;1;R18C11_A0;R18C11_N271_A0;1;R20C16_A4;R20C16_E272_A4;1;R18C10_X06;R18C10_N271_X06;1;R18C10_A5;R18C10_X06_A5;1;R20C16_A0;R20C16_E272_A0;1;R20C12_E27;R20C12_N271_E270;1;R20C14_E27;R20C14_E272_E270;1;R20C16_A3;R20C16_E272_A3;1;R18C14_A0;R18C14_N271_A0;1;R19C12_W27;R19C12_N272_W270;1;R19C10_N27;R19C10_W272_N270;1;R18C10_A2;R18C10_N271_A2;1;R23C12_F7;;1;R23C12_N27;R23C12_F7_N270;1;R21C12_N27;R21C12_N272_N270;1;R19C12_E27;R19C12_N272_E270;1;R19C14_N27;R19C14_E272_N270;1;R18C14_E27;R18C14_N271_E270;1;R18C15_A3;R18C15_E271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": "R21C15_F3;;1;R21C15_S23;R21C15_F3_S230;1;R21C15_C7;R21C15_S230_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878190 ] ,
          "attributes": {
            "ROUTING": "R21C14_F7;;1;R21C14_E13;R21C14_F7_E130;1;R21C15_B7;R21C15_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878189 ] ,
          "attributes": {
            "ROUTING": "R21C11_F6;;1;R21C11_E26;R21C11_F6_E260;1;R21C13_E26;R21C13_E262_E260;1;R21C15_X03;R21C15_E262_X03;1;R21C15_A7;R21C15_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878187 ] ,
          "attributes": {
            "ROUTING": "R22C10_CE0;R22C10_W211_CE0;1;R22C15_N21;R22C15_W111_N210;1;R21C15_CE2;R21C15_N211_CE2;1;R18C11_CE2;R18C11_W212_CE2;1;R18C10_CE2;R18C10_W211_CE2;1;R20C16_CE2;R20C16_X05_CE2;1;R20C15_N26;R20C15_W261_N260;1;R18C15_X05;R18C15_N262_X05;1;R18C15_CE1;R18C15_X05_CE1;1;R18C11_W21;R18C11_W212_W210;1;R18C10_CE1;R18C10_W211_CE1;1;R22C12_CE1;R22C12_W211_CE1;1;R20C16_CE1;R20C16_X05_CE1;1;R18C12_CE0;R18C12_W211_CE0;1;R21C16_X05;R21C16_N261_X05;1;R21C16_CE0;R21C16_X05_CE0;1;R22C13_CE0;R22C13_W212_CE0;1;R22C16_N26;R22C16_F6_N260;1;R20C16_X05;R20C16_N262_X05;1;R20C16_CE0;R20C16_X05_CE0;1;R18C11_CE1;R18C11_W212_CE1;1;R20C9_CE1;R20C9_N212_CE1;1;R22C11_CE2;R22C11_W212_CE2;1;R18C11_CE0;R18C11_W212_CE0;1;R20C16_W26;R20C16_N262_W260;1;R20C15_X07;R20C15_W261_X07;1;R20C15_CE2;R20C15_X07_CE2;1;R22C14_CE1;R22C14_W211_CE1;1;R22C14_CE2;R22C14_W211_CE2;1;R18C12_CE2;R18C12_W211_CE2;1;R22C12_CE2;R22C12_W211_CE2;1;R20C9_CE2;R20C9_N212_CE2;1;R22C13_CE2;R22C13_W212_CE2;1;R22C11_W21;R22C11_W212_W210;1;R22C9_N21;R22C9_W212_N210;1;R21C9_CE2;R21C9_N211_CE2;1;R18C13_CE2;R18C13_N212_CE2;1;R22C14_N21;R22C14_W211_N210;1;R20C14_N21;R20C14_N212_N210;1;R18C14_CE0;R18C14_N212_CE0;1;R22C13_W21;R22C13_W212_W210;1;R22C11_CE1;R22C11_W212_CE1;1;R18C13_CE0;R18C13_N212_CE0;1;R18C13_W21;R18C13_N212_W210;1;R18C12_CE1;R18C12_W211_CE1;1;R22C13_N21;R22C13_W212_N210;1;R20C13_N21;R20C13_N212_N210;1;R18C13_CE1;R18C13_N212_CE1;1;R22C16_F6;;1;R22C16_EW10;R22C16_F6_EW10;1;R22C15_W21;R22C15_W111_W210;1;R22C13_CE1;R22C13_W212_CE1;1"
          }
        },
        "clean_rows[1]": {
          "hide_name": 0,
          "bits": [ 3878184 ] ,
          "attributes": {
            "ROUTING": "R22C19_B6;R22C19_X07_B6;1;R22C19_X07;R22C19_Q4_X07;1;R22C19_B7;R22C19_X07_B7;1;R22C19_A0;R22C19_X03_A0;1;R22C19_N10;R22C19_Q4_N100;1;R21C19_B7;R21C19_N101_B7;1;R22C19_Q4;;1;R22C19_X03;R22C19_Q4_X03;1;R22C19_D1;R22C19_X03_D1;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": "R29C15_E26;R29C15_F6_E260;1;R29C17_N26;R29C17_E262_N260;1;R27C17_E26;R27C17_N262_E260;1;R27C19_N26;R27C19_E262_N260;1;R25C19_N26;R25C19_N262_N260;1;R23C19_N26;R23C19_N262_N260;1;R22C19_X05;R22C19_N261_X05;1;R22C19_A4;R22C19_X05_A4;1;R23C12_A1;R23C12_W271_A1;1;R29C15_F6;;1;R29C15_W26;R29C15_F6_W260;1;R29C13_N26;R29C13_W262_N260;1;R27C13_N26;R27C13_N262_N260;1;R25C13_N27;R25C13_N262_N270;1;R23C13_W27;R23C13_N272_W270;1;R23C12_A7;R23C12_W271_A7;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878181 ] ,
          "attributes": {
            "ROUTING": "R22C18_F3;;1;R22C18_S10;R22C18_F3_S100;1;R22C18_E21;R22C18_S100_E210;1;R22C19_LSR2;R22C19_E211_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": "R22C16_X01;R22C16_E201_X01;1;R22C16_A6;R22C16_X01_A6;1;R21C15_F7;;1;R21C15_S10;R21C15_F7_S100;1;R22C15_E20;R22C15_S101_E200;1;R22C17_E21;R22C17_E202_E210;1;R22C19_CE2;R22C19_E212_CE2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878170 ] ,
          "attributes": {
            "ROUTING": "R16C22_F7;;1;R16C22_X04;R16C22_F7_X04;1;R16C22_D6;R16C22_X04_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R15C22_F0;;1;R15C22_SN20;R15C22_F0_SN20;1;R16C22_E22;R16C22_S121_E220;1;R16C22_C6;R16C22_E220_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": "R16C21_F7;;1;R16C21_E13;R16C21_F7_E130;1;R16C22_B6;R16C22_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878167 ] ,
          "attributes": {
            "ROUTING": "R16C21_F6;;1;R16C21_EW10;R16C21_F6_EW10;1;R16C22_A6;R16C22_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878165 ] ,
          "attributes": {
            "ROUTING": "R15C18_F7;;1;R15C18_E10;R15C18_F7_E100;1;R15C19_D3;R15C19_E101_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R15C19_F1;;1;R15C19_X02;R15C19_F1_X02;1;R15C19_C3;R15C19_X02_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878163 ] ,
          "attributes": {
            "ROUTING": "R15C19_F6;;1;R15C19_X03;R15C19_F6_X03;1;R15C19_B3;R15C19_X03_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878162 ] ,
          "attributes": {
            "ROUTING": "R15C19_F0;;1;R15C19_N13;R15C19_F0_N130;1;R15C19_A3;R15C19_N130_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3878158 ] ,
          "attributes": {
            "ROUTING": "R20C20_Q0;;1;R20C20_X01;R20C20_Q0_X01;1;R20C20_B2;R20C20_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878157 ] ,
          "attributes": {
            "ROUTING": "R20C20_F6;;1;R20C20_X07;R20C20_F6_X07;1;R20C20_LSR0;R20C20_X07_LSR0;1"
          }
        },
        "storage_inst.temp_B_DFFC_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881907 ] ,
          "attributes": {
            "ROUTING": "R21C24_F6;;1;R21C24_E10;R21C24_F6_E100;1;R21C24_W22;R21C24_E100_W220;1;R21C23_X05;R21C23_W221_X05;1;R21C23_LSR0;R21C23_X05_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881636 ] ,
          "attributes": {
            "ROUTING": "R22C33_F7;;1;R22C33_S27;R22C33_F7_S270;1;R23C33_X04;R23C33_S271_X04;1;R23C33_C0;R23C33_X04_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878148 ] ,
          "attributes": {
            "ROUTING": "R13C20_F2;;1;R13C20_X05;R13C20_F2_X05;1;R13C20_LSR2;R13C20_X05_LSR2;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881635 ] ,
          "attributes": {
            "ROUTING": "R23C33_F7;;1;R23C33_S10;R23C33_F7_S100;1;R23C33_B0;R23C33_S100_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878143 ] ,
          "attributes": {
            "ROUTING": "R14C23_F7;;1;R14C23_X08;R14C23_F7_X08;1;R14C23_LSR1;R14C23_X08_LSR1;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881634 ] ,
          "attributes": {
            "ROUTING": "R23C35_OF0;;1;R23C35_W20;R23C35_OF0_W200;1;R23C33_X01;R23C33_W202_X01;1;R23C33_A0;R23C33_X01_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R17C21_F7;;1;R17C21_X08;R17C21_F7_X08;1;R17C21_LSR1;R17C21_X08_LSR1;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881631 ] ,
          "attributes": {
            "ROUTING": "R23C31_F1;;1;R23C31_X06;R23C31_F1_X06;1;R23C31_LSR1;R23C31_X06_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R15C21_F2;;1;R15C21_X05;R15C21_F2_X05;1;R15C21_LSR2;R15C21_X05_LSR2;1"
          }
        },
        "storage_inst.load_value_DFFCE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_I0_F_LUT2_F_4_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881872 ] ,
          "attributes": {
            "ROUTING": "R23C20_F2;;1;R23C20_I0MUX2;R23C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878128 ] ,
          "attributes": {
            "ROUTING": "R15C22_F1;;1;R15C22_W21;R15C22_F1_W210;1;R15C21_LSR0;R15C21_W211_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3881629 ] ,
          "attributes": {
            "ROUTING": "R23C33_W13;R23C33_F0_W130;1;R23C32_A1;R23C32_W131_A1;1;R23C33_F0;;1;R23C33_EW10;R23C33_F0_EW10;1;R23C32_W21;R23C32_W111_W210;1;R23C31_CE1;R23C31_W211_CE1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878123 ] ,
          "attributes": {
            "ROUTING": "R17C20_F4;;1;R17C20_S10;R17C20_F4_S100;1;R17C20_E21;R17C20_S100_E210;1;R17C21_LSR0;R17C21_E211_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3881625 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878116 ] ,
          "attributes": {
            "ROUTING": "R16C17_F6;;1;R16C17_X07;R16C17_F6_X07;1;R16C17_LSR0;R16C17_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881621 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878111 ] ,
          "attributes": {
            "ROUTING": "R15C16_F2;;1;R15C16_E22;R15C16_F2_E220;1;R15C17_X05;R15C17_E221_X05;1;R15C17_LSR1;R15C17_X05_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3881626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878108 ] ,
          "attributes": {
            "ROUTING": "R17C21_F6;;1;R17C21_X07;R17C21_F6_X07;1;R17C21_LSR2;R17C21_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3881615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878101 ] ,
          "attributes": {
            "ROUTING": "R15C17_F6;;1;R15C17_X07;R15C17_F6_X07;1;R15C17_LSR2;R15C17_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3881612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878096 ] ,
          "attributes": {
            "ROUTING": "R16C17_F7;;1;R16C17_X08;R16C17_F7_X08;1;R16C17_LSR1;R16C17_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3881607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878091 ] ,
          "attributes": {
            "ROUTING": "R15C17_F7;;1;R15C17_X08;R15C17_F7_X08;1;R15C17_LSR0;R15C17_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3881604 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878086 ] ,
          "attributes": {
            "ROUTING": "R13C18_F6;;1;R13C18_X07;R13C18_F6_X07;1;R13C18_LSR2;R13C18_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3881601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": "R13C19_F7;;1;R13C19_S10;R13C19_F7_S100;1;R13C19_W21;R13C19_S100_W210;1;R13C18_LSR0;R13C18_W211_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3881598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878076 ] ,
          "attributes": {
            "ROUTING": "R14C18_F7;;1;R14C18_S27;R14C18_F7_S270;1;R15C18_LSR1;R15C18_S271_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3881595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R14C18_F6;;1;R14C18_S26;R14C18_F6_S260;1;R15C18_X05;R15C18_S261_X05;1;R15C18_LSR0;R15C18_X05_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3881592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878066 ] ,
          "attributes": {
            "ROUTING": "R15C18_F6;;1;R15C18_X07;R15C18_F6_X07;1;R15C18_LSR2;R15C18_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3881589 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878061 ] ,
          "attributes": {
            "ROUTING": "R13C18_F7;;1;R13C18_X08;R13C18_F7_X08;1;R13C18_LSR1;R13C18_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3881586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": "R13C20_F6;;1;R13C20_X07;R13C20_F6_X07;1;R13C20_LSR0;R13C20_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878053 ] ,
          "attributes": {
            "ROUTING": "R15C22_F7;;1;R15C22_X08;R15C22_F7_X08;1;R15C22_LSR1;R15C22_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3881580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878046 ] ,
          "attributes": {
            "ROUTING": "R13C19_F6;;1;R13C19_X07;R13C19_F6_X07;1;R13C19_LSR1;R13C19_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881577 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R15C20_F7;;1;R15C20_X08;R15C20_F7_X08;1;R15C20_LSR2;R15C20_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3881575 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878036 ] ,
          "attributes": {
            "ROUTING": "R15C20_F6;;1;R15C20_X07;R15C20_F6_X07;1;R15C20_LSR0;R15C20_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3881572 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878031 ] ,
          "attributes": {
            "ROUTING": "R15C19_F7;;1;R15C19_X08;R15C19_F7_X08;1;R15C19_LSR2;R15C19_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3881569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878026 ] ,
          "attributes": {
            "ROUTING": "R13C19_F5;;1;R13C19_X08;R13C19_F5_X08;1;R13C19_LSR0;R13C19_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3881566 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": "R17C20_F5;;1;R17C20_X08;R17C20_F5_X08;1;R17C20_LSR1;R17C20_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3881564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878016 ] ,
          "attributes": {
            "ROUTING": "R14C22_F6;;1;R14C22_X07;R14C22_F6_X07;1;R14C22_LSR2;R14C22_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881561 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878011 ] ,
          "attributes": {
            "ROUTING": "R13C21_F1;;1;R13C21_X06;R13C21_F1_X06;1;R13C21_LSR1;R13C21_X06_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3881558 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R13C21_F6;;1;R13C21_X07;R13C21_F6_X07;1;R13C21_LSR2;R13C21_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3881556 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R15C21_F3;;1;R15C21_S10;R15C21_F3_S100;1;R15C21_W21;R15C21_S100_W210;1;R15C20_LSR1;R15C20_W211_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3881583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877998 ] ,
          "attributes": {
            "ROUTING": "R13C22_F0;;1;R13C22_X05;R13C22_F0_X05;1;R13C22_LSR1;R13C22_X05_LSR1;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881637 ] ,
          "attributes": {
            "ROUTING": "R22C32_F7;;1;R22C32_EW20;R22C32_F7_EW20;1;R22C33_S22;R22C33_E121_S220;1;R23C33_D0;R23C33_S221_D0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877995 ] ,
          "attributes": {
            "ROUTING": "R14C23_F0;;1;R14C23_X05;R14C23_F0_X05;1;R14C23_LSR2;R14C23_X05_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R14C17_F3;;1;R14C17_SN20;R14C17_F3_SN20;1;R15C17_B5;R15C17_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R14C22_F1;;1;R14C22_N13;R14C22_F1_N130;1;R13C22_B3;R13C22_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3877989 ] ,
          "attributes": {
            "ROUTING": "R14C22_F2;;1;R14C22_E13;R14C22_F2_E130;1;R14C23_B5;R14C23_E131_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877988 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877987 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R14C17_F4;;1;R14C17_S24;R14C17_F4_S240;1;R16C17_X01;R16C17_S242_X01;1;R16C17_B3;R16C17_X01_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877980 ] ,
          "attributes": {
            "ROUTING": "R14C17_F5;;1;R14C17_S25;R14C17_F5_S250;1;R15C17_X04;R15C17_S251_X04;1;R15C17_B0;R15C17_X04_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877979 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877976 ] ,
          "attributes": {
            "ROUTING": "R14C18_F0;;1;R14C18_N10;R14C18_F0_N100;1;R13C18_B5;R13C18_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877972 ] ,
          "attributes": {
            "ROUTING": "R14C17_F1;;1;R14C17_S21;R14C17_F1_S210;1;R16C17_B1;R16C17_S212_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3877970 ] ,
          "attributes": {
            "ROUTING": "R14C18_F5;;1;R14C18_N13;R14C18_F5_N130;1;R13C18_B2;R13C18_N131_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3877968 ] ,
          "attributes": {
            "ROUTING": "R14C18_F1;;1;R14C18_N21;R14C18_F1_N210;1;R13C18_B0;R13C18_N211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3877964 ] ,
          "attributes": {
            "ROUTING": "R14C19_F0;;1;R14C19_SN10;R14C19_F0_SN10;1;R13C19_E21;R13C19_N111_E210;1;R13C20_B0;R13C20_E211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R14C19_F1;;1;R14C19_N21;R14C19_F1_N210;1;R13C19_B3;R13C19_N211_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877959 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3877956 ] ,
          "attributes": {
            "ROUTING": "R14C19_F2;;1;R14C19_S13;R14C19_F2_S130;1;R15C19_E23;R15C19_S131_E230;1;R15C20_B4;R15C20_E231_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3877952 ] ,
          "attributes": {
            "ROUTING": "R14C19_F3;;1;R14C19_E13;R14C19_F3_E130;1;R14C20_S23;R14C20_E131_S230;1;R15C20_B0;R15C20_S231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R14C19_F4;;1;R14C19_SN20;R14C19_F4_SN20;1;R15C19_B4;R15C19_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R14C19_F5;;1;R14C19_N13;R14C19_F5_N130;1;R13C19_B0;R13C19_N131_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R14C20_F0;;1;R14C20_S20;R14C20_F0_S200;1;R16C20_S21;R16C20_S202_S210;1;R17C20_B2;R17C20_S211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R14C20_F1;;1;R14C20_E21;R14C20_F1_E210;1;R14C22_B5;R14C22_E212_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R14C20_F2;;1;R14C20_E13;R14C20_F2_E130;1;R14C21_N23;R14C21_E131_N230;1;R13C21_B3;R13C21_N231_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877931 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R14C17_F2;;1;R14C17_SN10;R14C17_F2_SN10;1;R15C17_B3;R15C17_S111_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R14C18_F2;;1;R14C18_SN10;R14C18_F2_SN10;1;R15C18_B3;R15C18_S111_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877921 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3877918 ] ,
          "attributes": {
            "ROUTING": "R14C20_F3;;1;R14C20_N13;R14C20_F3_N130;1;R13C20_E23;R13C20_N131_E230;1;R13C21_B4;R13C21_E231_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R14C20_F4;;1;R14C20_SN10;R14C20_F4_SN10;1;R15C20_B3;R15C20_S111_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877913 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3877910 ] ,
          "attributes": {
            "ROUTING": "R14C20_F5;;1;R14C20_N10;R14C20_F5_N100;1;R13C20_B4;R13C20_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R14C21_F0;;1;R14C21_E20;R14C21_F0_E200;1;R14C23_X01;R14C23_E202_X01;1;R14C23_B2;R14C23_X01_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R14C21_F1;;1;R14C21_S21;R14C21_F1_S210;1;R16C21_S21;R16C21_S212_S210;1;R17C21_B2;R17C21_S211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877901 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R14C21_F2;;1;R14C21_SN20;R14C21_F2_SN20;1;R15C21_B5;R15C21_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877897 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R14C21_F3;;1;R14C21_S23;R14C21_F3_S230;1;R15C21_B1;R15C21_S231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3877890 ] ,
          "attributes": {
            "ROUTING": "R14C21_F4;;1;R14C21_SN10;R14C21_F4_SN10;1;R15C21_S25;R15C21_S111_S250;1;R17C21_X04;R17C21_S252_X04;1;R17C21_B1;R17C21_X04_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877889 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R14C21_F5;;1;R14C21_S25;R14C21_F5_S250;1;R16C21_S25;R16C21_S252_S250;1;R17C21_B4;R17C21_S251_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R14C22_F0;;1;R14C22_SN10;R14C22_F0_SN10;1;R15C22_B2;R15C22_S111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877879 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3877876 ] ,
          "attributes": {
            "ROUTING": "R14C18_F3;;1;R14C18_S23;R14C18_F3_S230;1;R15C18_B0;R15C18_S231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R14C18_F4;;1;R14C18_SN20;R14C18_F4_SN20;1;R15C18_B4;R15C18_S121_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3877865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R15C22_X05;R15C22_Q2_X05;1;R15C22_B0;R15C22_X05_B0;1;R15C22_S13;R15C22_Q2_S130;1;R16C22_E23;R16C22_S131_E230;1;R16C23_B0;R16C23_E231_B0;1;R15C22_Q2;;1;R15C22_N13;R15C22_Q2_N130;1;R14C22_B0;R14C22_N131_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R15C17_EW20;R15C17_Q5_EW20;1;R15C18_C7;R15C18_E121_C7;1;R15C17_S13;R15C17_Q5_S130;1;R16C17_E23;R16C17_S131_E230;1;R16C18_B3;R16C18_E231_B3;1;R15C17_Q5;;1;R15C17_N13;R15C17_Q5_N130;1;R14C17_B3;R14C17_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3877858 ] ,
          "attributes": {
            "ROUTING": "R14C22_S21;R14C22_S111_S210;1;R16C22_E21;R16C22_S212_E210;1;R16C23_B1;R16C23_E211_B1;1;R14C22_S25;R14C22_S111_S250;1;R15C22_X04;R15C22_S251_X04;1;R15C22_C0;R15C22_X04_C0;1;R13C22_Q3;;1;R13C22_SN10;R13C22_Q3_SN10;1;R14C22_B1;R14C22_S111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3877853 ] ,
          "attributes": {
            "ROUTING": "R16C17_N13;R16C17_Q3_N130;1;R15C17_E23;R15C17_N131_E230;1;R15C19_X06;R15C19_E232_X06;1;R15C19_D0;R15C19_X06_D0;1;R16C17_E13;R16C17_Q3_E130;1;R16C18_B4;R16C18_E131_B4;1;R16C17_Q3;;1;R16C17_N23;R16C17_Q3_N230;1;R14C17_X08;R14C17_N232_X08;1;R14C17_B4;R14C17_X08_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3877848 ] ,
          "attributes": {
            "ROUTING": "R15C18_S25;R15C18_E111_S250;1;R16C18_B5;R16C18_S251_B5;1;R15C17_EW10;R15C17_Q0_EW10;1;R15C18_E21;R15C18_E111_E210;1;R15C19_B0;R15C19_E211_B0;1;R15C17_Q0;;1;R15C17_N10;R15C17_Q0_N100;1;R14C17_B5;R14C17_N101_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877847 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R13C18_EW20;R13C18_Q5_EW20;1;R13C19_S26;R13C19_E121_S260;1;R15C19_C0;R15C19_S262_C0;1;R14C18_S21;R14C18_S111_S210;1;R16C18_E21;R16C18_S212_E210;1;R16C19_B0;R16C19_E211_B0;1;R13C18_Q5;;1;R13C18_SN10;R13C18_Q5_SN10;1;R14C18_B0;R14C18_S111_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3877842 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R16C17_SN10;R16C17_Q1_SN10;1;R15C17_E25;R15C17_N111_E250;1;R15C18_A7;R15C18_E251_A7;1;R16C17_E21;R16C17_Q1_E210;1;R16C18_B1;R16C18_E211_B1;1;R16C17_Q1;;1;R16C17_N21;R16C17_Q1_N210;1;R14C17_B1;R14C17_N212_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R15C19_N20;R15C19_E201_N200;1;R15C19_A0;R15C19_N200_A0;1;R15C18_E20;R15C18_S202_E200;1;R15C19_S20;R15C19_E201_S200;1;R16C19_X07;R16C19_S201_X07;1;R16C19_B1;R16C19_X07_B1;1;R13C18_Q0;;1;R13C18_S20;R13C18_Q0_S200;1;R14C18_X07;R14C18_S201_X07;1;R14C18_B1;R14C18_X07_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3877834 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R15C19_S26;R15C19_S232_S260;1;R16C19_X03;R16C19_S261_X03;1;R16C19_B5;R16C19_X03_B5;1;R13C19_S23;R13C19_E131_S230;1;R15C19_B1;R15C19_S232_B1;1;R13C18_E13;R13C18_Q2_E130;1;R13C18_Q2;;1;R13C18_SN20;R13C18_Q2_SN20;1;R14C18_B5;R14C18_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877828 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": "R15C20_W20;R15C20_S202_W200;1;R15C19_X05;R15C19_W201_X05;1;R15C19_C6;R15C19_X05_C6;1;R16C20_B0;R16C20_S211_B0;1;R13C20_S20;R13C20_Q0_S200;1;R15C20_S21;R15C20_S202_S210;1;R13C20_Q0;;1;R13C20_EW10;R13C20_Q0_EW10;1;R13C19_S21;R13C19_W111_S210;1;R14C19_B0;R14C19_S211_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": "R14C19_S25;R14C19_S111_S250;1;R15C19_X04;R15C19_S251_X04;1;R15C19_C1;R15C19_X04_C1;1;R14C19_S21;R14C19_S111_S210;1;R16C19_E21;R16C19_S212_E210;1;R16C20_B1;R16C20_E211_B1;1;R13C19_Q3;;1;R13C19_SN10;R13C19_Q3_SN10;1;R14C19_B1;R14C19_S111_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": "R15C19_B6;R15C19_W111_B6;1;R15C20_SN10;R15C20_Q4_SN10;1;R16C20_B2;R16C20_S111_B2;1;R15C20_Q4;;1;R15C20_EW10;R15C20_Q4_EW10;1;R15C19_N21;R15C19_W111_N210;1;R14C19_B2;R14C19_N211_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3877816 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3877812 ] ,
          "attributes": {
            "ROUTING": "R15C20_S10;R15C20_Q0_S100;1;R16C20_W24;R16C20_S101_W240;1;R16C20_B3;R16C20_W240_B3;1;R15C19_A6;R15C19_W131_A6;1;R15C20_Q0;;1;R15C20_W13;R15C20_Q0_W130;1;R15C19_N23;R15C19_W131_N230;1;R14C19_B3;R14C19_N231_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3877811 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3877807 ] ,
          "attributes": {
            "ROUTING": "R15C19_W10;R15C19_Q4_W100;1;R15C19_D1;R15C19_W100_D1;1;R15C19_S13;R15C19_Q4_S130;1;R16C19_E23;R16C19_S131_E230;1;R16C20_B4;R16C20_E231_B4;1;R15C19_Q4;;1;R15C19_N10;R15C19_Q4_N100;1;R14C19_B4;R14C19_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": "R16C21_X01;R16C21_E222_X01;1;R16C21_A7;R16C21_X01_A7;1;R14C19_S22;R14C19_S121_S220;1;R16C19_E22;R16C19_S222_E220;1;R16C20_X01;R16C20_E221_X01;1;R16C20_B5;R16C20_X01_B5;1;R13C19_Q0;;1;R13C19_SN20;R13C19_Q0_SN20;1;R14C19_B5;R14C19_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3877797 ] ,
          "attributes": {
            "ROUTING": "R16C21_B0;R16C21_X05_B0;1;R17C20_SN20;R17C20_Q2_SN20;1;R16C20_E22;R16C20_N121_E220;1;R16C21_X05;R16C21_E221_X05;1;R16C21_B7;R16C21_X05_B7;1;R17C20_Q2;;1;R17C20_N22;R17C20_Q2_N220;1;R15C20_N23;R15C20_N222_N230;1;R14C20_B0;R14C20_N231_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3877796 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": "R14C21_S22;R14C21_W121_S220;1;R16C21_C7;R16C21_S222_C7;1;R14C22_EW20;R14C22_Q5_EW20;1;R14C21_S26;R14C21_W121_S260;1;R16C21_X07;R16C21_S262_X07;1;R16C21_B1;R16C21_X07_B1;1;R14C22_Q5;;1;R14C22_W25;R14C22_Q5_W250;1;R14C20_X04;R14C20_W252_X04;1;R14C20_B1;R14C20_X04_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877788 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": "R16C21_D7;R16C21_X04_D7;1;R14C21_S27;R14C21_S131_S270;1;R16C21_X04;R16C21_S272_X04;1;R16C21_B2;R16C21_X04_B2;1;R13C21_Q3;;1;R13C21_S13;R13C21_Q3_S130;1;R14C21_W23;R14C21_S131_W230;1;R14C20_B2;R14C20_W231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": "R15C18_S13;R15C18_Q3_S130;1;R15C18_D7;R15C18_S130_D7;1;R15C18_S10;R15C18_Q3_S100;1;R16C18_E20;R16C18_S101_E200;1;R16C19_X01;R16C19_E201_X01;1;R16C19_B2;R16C19_X01_B2;1;R15C18_Q3;;1;R15C18_N23;R15C18_Q3_N230;1;R14C18_B2;R14C18_N231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": "R15C18_S23;R15C18_E131_S230;1;R16C18_B2;R16C18_S231_B2;1;R15C17_E13;R15C17_Q3_E130;1;R15C18_B7;R15C18_E131_B7;1;R15C17_Q3;;1;R15C17_N23;R15C17_Q3_N230;1;R14C17_B2;R14C17_N231_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877776 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": "R14C21_S20;R14C21_S101_S200;1;R16C21_W20;R16C21_S202_W200;1;R16C21_A6;R16C21_W200_A6;1;R16C21_B3;R16C21_W240_B3;1;R14C20_B3;R14C20_X03_B3;1;R14C21_W24;R14C21_S101_W240;1;R16C21_W24;R16C21_S242_W240;1;R13C21_Q4;;1;R13C21_S10;R13C21_Q4_S100;1;R14C20_X03;R14C20_W241_X03;1;R14C21_S24;R14C21_S101_S240;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3877769 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R16C21_B4;R16C21_S271_B4;1;R15C20_E13;R15C20_Q3_E130;1;R15C21_S27;R15C21_E131_S270;1;R16C21_B6;R16C21_S271_B6;1;R15C20_Q3;;1;R15C20_N10;R15C20_Q3_N100;1;R14C20_B4;R14C20_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3877764 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3877760 ] ,
          "attributes": {
            "ROUTING": "R16C21_X03;R16C21_E261_X03;1;R16C21_B5;R16C21_X03_B5;1;R14C20_S26;R14C20_S121_S260;1;R16C20_E26;R16C20_S262_E260;1;R16C21_C6;R16C21_E261_C6;1;R13C20_Q4;;1;R13C20_SN20;R13C20_Q4_SN20;1;R14C20_B5;R14C20_S121_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": "R16C22_W22;R16C22_S222_W220;1;R16C21_D6;R16C21_W221_D6;1;R16C22_B0;R16C22_X05_B0;1;R14C22_S22;R14C22_W121_S220;1;R14C23_EW20;R14C23_Q2_EW20;1;R16C22_X05;R16C22_S222_X05;1;R14C23_Q2;;1;R14C23_W22;R14C23_Q2_W220;1;R14C21_X05;R14C21_W222_X05;1;R14C21_B0;R14C21_X05_B0;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3877754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3877750 ] ,
          "attributes": {
            "ROUTING": "R17C21_N13;R17C21_Q2_N130;1;R16C21_E23;R16C21_N131_E230;1;R16C22_B1;R16C22_E231_B1;1;R16C21_E22;R16C21_N221_E220;1;R16C22_X01;R16C22_E221_X01;1;R16C22_A7;R16C22_X01_A7;1;R17C21_Q2;;1;R17C21_N22;R17C21_Q2_N220;1;R15C21_N23;R15C21_N222_N230;1;R14C21_B1;R14C21_N231_B1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3877745 ] ,
          "attributes": {
            "ROUTING": "R15C21_N13;R15C21_Q5_N130;1;R14C21_B2;R14C21_N131_B2;1;R16C21_E21;R16C21_S111_E210;1;R16C22_B2;R16C22_E211_B2;1;R15C21_Q5;;1;R16C22_B7;R16C22_E211_B7;1;R15C21_SN10;R15C21_Q5_SN10;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": "R15C21_N21;R15C21_Q1_N210;1;R14C21_B3;R14C21_N211_B3;1;R16C22_C7;R16C22_X06_C7;1;R15C21_E13;R15C21_Q1_E130;1;R15C22_S23;R15C22_E131_S230;1;R16C22_B3;R16C22_S231_B3;1;R15C21_Q1;;1;R15C22_S27;R15C22_E131_S270;1;R16C22_X06;R16C22_S271_X06;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": "R16C22_X07;R16C22_E261_X07;1;R16C22_D7;R16C22_X07_D7;1;R16C21_E26;R16C21_N121_E260;1;R16C22_X03;R16C22_E261_X03;1;R16C22_B4;R16C22_X03_B4;1;R17C21_Q1;;1;R17C21_SN20;R17C21_Q1_SN20;1;R16C21_N26;R16C21_N121_N260;1;R14C21_X03;R14C21_N262_X03;1;R14C21_B4;R14C21_X03_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3877731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R15C22_A0;R15C22_N252_A0;1;R17C21_EW10;R17C21_Q4_EW10;1;R17C22_N25;R17C22_E111_N250;1;R16C22_B5;R16C22_N251_B5;1;R17C21_Q4;;1;R17C21_N24;R17C21_Q4_N240;1;R15C21_N25;R15C21_N242_N250;1;R14C21_B5;R14C21_N251_B5;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877724 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3877723 ] ,
          "attributes": {
            "ROUTING": "R15C19_S23;R15C19_E131_S230;1;R16C19_B3;R16C19_S231_B3;1;R15C18_E13;R15C18_Q0_E130;1;R15C19_N27;R15C19_E131_N270;1;R15C19_D6;R15C19_N270_D6;1;R15C18_Q0;;1;R15C18_N13;R15C18_Q0_N130;1;R14C18_B3;R14C18_N131_B3;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R15C19_S25;R15C19_E111_S250;1;R16C19_B4;R16C19_S251_B4;1;R15C18_EW10;R15C18_Q4_EW10;1;R15C19_A1;R15C19_E111_A1;1;R15C18_Q4;;1;R15C18_N10;R15C18_Q4_N100;1;R14C18_B4;R14C18_N101_B4;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3877717 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3877711 ] ,
          "attributes": {
            "ROUTING": "R14C23_S10;R14C23_Q5_S100;1;R15C23_W20;R15C23_S101_W200;1;R15C22_D0;R15C22_W201_D0;1;R14C23_S25;R14C23_Q5_S250;1;R16C23_X04;R16C23_S252_X04;1;R16C23_B2;R16C23_X04_B2;1;R14C23_Q5;;1;R14C23_EW10;R14C23_Q5_EW10;1;R14C22_B2;R14C22_W111_B2;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3882004 ] ,
          "attributes": {
            "ROUTING": "R12C14_C1;R12C14_X04_C1;1;R20C15_D1;R20C15_X03_D1;1;R20C28_D1;R20C28_X08_D1;1;R21C10_C5;R21C10_X08_C5;1;R20C10_C3;R20C10_X04_C3;1;R13C28_C1;R13C28_N220_C1;1;R13C28_C0;R13C28_N220_C0;1;R13C28_C2;R13C28_W220_C2;1;R16C18_C3;R16C18_X04_C3;1;R17C28_N20;R17C28_VCC_N200;1;R17C28_A1;R17C28_N200_A1;1;R14C30_D4;R14C30_X07_D4;1;R14C21_C1;R14C21_X04_C1;1;R20C11_C5;R20C11_X08_C5;1;R14C21_D0;R14C21_X08_D0;1;R20C15_D0;R20C15_X03_D0;1;R20C28_C0;R20C28_N220_C0;1;R22C23_C1;R22C23_N220_C1;1;R15C33_D3;R15C33_X08_D3;1;R15C30_C1;R15C30_N261_C1;1;R18C32_C4;R18C32_X08_C4;1;R21C10_A5;R21C10_E271_A5;1;R14C21_C2;R14C21_X04_C2;1;R13C10_D5;R13C10_X04_D5;1;R20C29_C2;R20C29_X04_C2;1;R18C29_C4;R18C29_X08_C4;1;R20C28_W27;R20C28_VCC_W270;1;R20C28_D4;R20C28_W270_D4;1;R17C26_D3;R17C26_X08_D3;1;R22C34_C3;R22C34_W220_C3;1;R13C25_C1;R13C25_X04_C1;1;R12C26_D3;R12C26_X08_D3;1;R14C19_C2;R14C19_X04_C2;1;R14C17_A1;R14C17_X03_A1;1;R13C12_D2;R13C12_X08_D2;1;R12C13_C3;R12C13_W220_C3;1;R15C30_A2;R15C30_X07_A2;1;R14C30_S22;R14C30_VCC_S220;1;R14C30_C4;R14C30_S220_C4;1;R15C28_C1;R15C28_N220_C1;1;R21C10_A4;R21C10_E271_A4;1;R12C26_C4;R12C26_X08_C4;1;R15C30_D2;R15C30_X03_D2;1;R14C18_D3;R14C18_X08_D3;1;R20C10_C2;R20C10_X04_C2;1;R18C25_C2;R18C25_X04_C2;1;R13C26_A2;R13C26_X07_A2;1;R14C32_C2;R14C32_X04_C2;1;R18C32_C2;R18C32_X04_C2;1;R14C21_C5;R14C21_X08_C5;1;R22C22_D3;R22C22_X08_D3;1;R15C28_C3;R15C28_W220_C3;1;R15C30_D4;R15C30_X07_D4;1;R15C28_C2;R15C28_W220_C2;1;R15C30_C0;R15C30_N261_C0;1;R20C15_X03;R20C15_VCC_X03;1;R20C15_D2;R20C15_X03_D2;1;R17C30_X07;R17C30_VCC_X07;1;R17C30_A2;R17C30_X07_A2;1;R21C12_C1;R21C12_X04_C1;1;R12C11_C3;R12C11_W220_C3;1;R13C24_A5;R13C24_X07_A5;1;R13C10_C3;R13C10_X04_C3;1;R16C19_C3;R16C19_X04_C3;1;R14C18_D1;R14C18_X08_D1;1;R16C20_C1;R16C20_X04_C1;1;R16C24_D2;R16C24_X08_D2;1;R16C19_A1;R16C19_N200_A1;1;R20C14_C4;R20C14_X08_C4;1;R22C32_D2;R22C32_X03_D2;1;R15C30_X07;R15C30_VCC_X07;1;R21C10_C0;R21C10_N220_C0;1;R20C13_D5;R20C13_W270_D5;1;R18C32_D3;R18C32_X08_D3;1;R14C32_C0;R14C32_X04_C0;1;R15C33_C3;R15C33_X04_C3;1;R16C23_C0;R16C23_N220_C0;1;R1C1_W24;R1C1_VCC_W240;1;R1C1_C4;R1C1_E241_C4;1;R18C32_C0;R18C32_X04_C0;1;R13C26_C3;R13C26_X04_C3;1;R18C34_E20;R18C34_VCC_E200;1;R18C34_A2;R18C34_E200_A2;1;R16C28_C1;R16C28_X04_C1;1;R21C11_C4;R21C11_X08_C4;1;R21C10_C3;R21C10_W220_C3;1;R13C13_D5;R13C13_X07_D5;1;R21C11_C3;R21C11_X04_C3;1;R12C26_C1;R12C26_X04_C1;1;R12C13_W22;R12C13_VCC_W220;1;R12C13_C2;R12C13_W220_C2;1;R13C35_C0;R13C35_X04_C0;1;R16C20_C4;R16C20_X08_C4;1;R20C11_D3;R20C11_X08_D3;1;R16C19_C5;R16C19_S220_C5;1;R13C27_C2;R13C27_E261_C2;1;R17C26_D2;R17C26_X08_D2;1;R13C15_D1;R13C15_X03_D1;1;R21C11_A1;R21C11_N200_A1;1;R12C16_C0;R12C16_X04_C0;1;R22C27_D3;R22C27_X03_D3;1;R12C11_C1;R12C11_N220_C1;1;R22C33_C1;R22C33_X04_C1;1;R20C31_X07;R20C31_VCC_X07;1;R20C31_A2;R20C31_X07_A2;1;R14C19_C1;R14C19_X04_C1;1;R14C30_D1;R14C30_X03_D1;1;R16C19_N20;R16C19_VCC_N200;1;R16C19_A0;R16C19_N200_A0;1;R20C13_C0;R20C13_N220_C0;1;R17C28_C2;R17C28_W220_C2;1;R13C12_C5;R13C12_X08_C5;1;R22C33_C5;R22C33_X08_C5;1;R13C14_C4;R13C14_X08_C4;1;R20C28_N20;R20C28_VCC_N200;1;R20C28_A1;R20C28_N200_A1;1;R12C25_D2;R12C25_X03_D2;1;R21C14_C4;R21C14_X08_C4;1;R16C22_C2;R16C22_S261_C2;1;R16C22_C3;R16C22_S261_C3;1;R20C29_C0;R20C29_X04_C0;1;R13C14_C3;R13C14_W220_C3;1;R15C30_D3;R15C30_X03_D3;1;R20C28_C2;R20C28_W220_C2;1;R20C10_X04;R20C10_VCC_X04;1;R20C10_C0;R20C10_X04_C0;1;R12C14_C0;R12C14_X04_C0;1;R17C28_X07;R17C28_VCC_X07;1;R17C28_D4;R17C28_X07_D4;1;R13C26_C1;R13C26_X04_C1;1;R20C12_D4;R20C12_X07_D4;1;R14C32_C3;R14C32_X04_C3;1;R14C20_C1;R14C20_N220_C1;1;R14C19_D4;R14C19_X04_D4;1;R13C15_D2;R13C15_X03_D2;1;R15C33_D1;R15C33_X03_D1;1;R12C11_N22;R12C11_VCC_N220;1;R12C11_C0;R12C11_N220_C0;1;R12C11_C2;R12C11_W220_C2;1;R16C24_D4;R16C24_X07_D4;1;R18C32_D1;R18C32_X08_D1;1;R18C32_A1;R18C32_N200_A1;1;R13C12_C3;R13C12_W220_C3;1;R13C12_C1;R13C12_N220_C1;1;R17C28_W22;R17C28_VCC_W220;1;R17C28_C3;R17C28_W220_C3;1;R17C28_C1;R17C28_N220_C1;1;R13C27_C4;R13C27_S220_C4;1;R12C15_C3;R12C15_X04_C3;1;R12C28_D2;R12C28_E260_D2;1;R14C30_C2;R14C30_N241_C2;1;R13C25_A1;R13C25_X03_A1;1;R13C12_N27;R13C12_VCC_N270;1;R12C12_A3;R12C12_N271_A3;1;R13C26_C5;R13C26_X08_C5;1;R12C28_D5;R12C28_X04_D5;1;R18C34_C0;R18C34_X04_C0;1;R13C33_C5;R13C33_X08_C5;1;R13C11_C4;R13C11_S220_C4;1;R12C29_C4;R12C29_X08_C4;1;R17C26_C2;R17C26_X04_C2;1;R22C22_D4;R22C22_X04_D4;1;R12C26_C0;R12C26_X04_C0;1;R16C21_C4;R16C21_X08_C4;1;R16C19_C2;R16C19_X04_C2;1;R21C14_C1;R21C14_X04_C1;1;R16C20_C2;R16C20_X04_C2;1;R20C10_D3;R20C10_X03_D3;1;R16C23_N22;R16C23_VCC_N220;1;R16C23_C1;R16C23_N220_C1;1;R21C11_N20;R21C11_VCC_N200;1;R21C11_A0;R21C11_N200_A0;1;R12C12_C4;R12C12_X08_C4;1;R12C28_C1;R12C28_X04_C1;1;R14C21_C4;R14C21_X08_C4;1;R13C28_C4;R13C28_X08_C4;1;R21C9_E27;R21C9_VCC_E270;1;R22C34_D3;R22C34_X08_D3;1;R14C30_C0;R14C30_N220_C0;1;R20C13_D1;R20C13_X03_D1;1;R21C12_C3;R21C12_X04_C3;1;R22C34_C0;R22C34_N220_C0;1;R20C11_D4;R20C11_X04_D4;1;R22C23_W22;R22C23_VCC_W220;1;R22C23_C2;R22C23_W220_C2;1;R12C25_D4;R12C25_X04_D4;1;R13C14_D3;R13C14_X08_D3;1;R12C30_C2;R12C30_X04_C2;1;R21C15_C0;R21C15_N220_C0;1;R21C15_C1;R21C15_N220_C1;1;R21C15_C2;R21C15_W220_C2;1;R15C25_C2;R15C25_W220_C2;1;R16C24_C3;R16C24_W220_C3;1;R12C15_C5;R12C15_X08_C5;1;R20C14_C0;R20C14_X04_C0;1;R14C20_N22;R14C20_VCC_N220;1;R14C20_C0;R14C20_N220_C0;1;R22C33_D1;R22C33_X08_D1;1;R14C22_C2;R14C22_X04_C2;1;R15C30_N24;R15C30_VCC_N240;1;R14C30_C3;R14C30_N241_C3;1;R21C13_C5;R21C13_X08_C5;1;R18C25_X07;R18C25_VCC_X07;1;R18C25_A2;R18C25_X07_A2;1;R12C13_C5;R12C13_X08_C5;1;R14C22_D2;R14C22_X03_D2;1;R12C28_C2;R12C28_X04_C2;1;R12C28_E26;R12C28_VCC_E260;1;R12C28_D3;R12C28_E260_D3;1;R20C31_C2;R20C31_X04_C2;1;R16C24_N20;R16C24_VCC_N200;1;R16C24_A1;R16C24_N200_A1;1;R13C34_C5;R13C34_S220_C5;1;R22C22_D1;R22C22_X08_D1;1;R12C26_D2;R12C26_X08_D2;1;R13C10_D3;R13C10_X03_D3;1;R13C33_C2;R13C33_X04_C2;1;R22C32_D1;R22C32_X03_D1;1;R14C17_D1;R14C17_X03_D1;1;R15C25_C1;R15C25_N220_C1;1;R14C18_D5;R14C18_X04_D5;1;R18C29_D3;R18C29_X08_D3;1;R20C14_C3;R20C14_X04_C3;1;R16C20_C3;R16C20_X04_C3;1;R12C28_C4;R12C28_E241_C4;1;R21C15_N22;R21C15_VCC_N220;1;R16C24_C0;R16C24_N220_C0;1;R20C11_D2;R20C11_X08_D2;1;R13C24_C1;R13C24_X04_C1;1;R13C34_C3;R13C34_X04_C3;1;R14C18_C3;R14C18_X04_C3;1;R20C11_D0;R20C11_X08_D0;1;R22C27_B1;R22C27_X04_B1;1;R22C33_C4;R22C33_X08_C4;1;R13C35_C1;R13C35_X04_C1;1;R22C36_D1;R22C36_X03_D1;1;R20C13_C2;R20C13_W220_C2;1;R14C20_W22;R14C20_VCC_W220;1;R14C20_C3;R14C20_W220_C3;1;R20C13_D2;R20C13_X03_D2;1;R17C26_E20;R17C26_VCC_E200;1;R17C26_A2;R17C26_E200_A2;1;R14C19_D3;R14C19_X03_D3;1;R12C11_W22;R12C11_VCC_W220;1;R22C22_D5;R22C22_X04_D5;1;R15C33_C2;R15C33_X04_C2;1;R13C26_E26;R13C26_VCC_E260;1;R13C27_C3;R13C27_E261_C3;1;R13C13_C2;R13C13_W220_C2;1;R20C12_C5;R20C12_S220_C5;1;R13C25_C4;R13C25_S220_C4;1;R22C22_C3;R22C22_X04_C3;1;R18C29_X07;R18C29_VCC_X07;1;R18C29_A2;R18C29_X07_A2;1;R15C25_N22;R15C25_VCC_N220;1;R15C25_C0;R15C25_N220_C0;1;R15C25_C3;R15C25_W220_C3;1;R16C19_E20;R16C19_VCC_E200;1;R16C19_A3;R16C19_E200_A3;1;R22C32_C2;R22C32_X04_C2;1;R15C33_C0;R15C33_X04_C0;1;R17C26_C0;R17C26_X04_C0;1;R16C21_C2;R16C21_W220_C2;1;R21C13_C1;R21C13_N220_C1;1;R16C20_X04;R16C20_VCC_X04;1;R16C20_C0;R16C20_X04_C0;1;R22C32_D5;R22C32_X04_D5;1;R22C29_C2;R22C29_X04_C2;1;R20C14_D3;R20C14_X08_D3;1;R22C35_D3;R22C35_X03_D3;1;R22C27_D2;R22C27_X03_D2;1;R15C28_X07;R15C28_VCC_X07;1;R15C28_A2;R15C28_X07_A2;1;R12C27_D3;R12C27_X03_D3;1;R16C20_A2;R16C20_X07_A2;1;R14C30_X07;R14C30_VCC_X07;1;R14C30_A2;R14C30_X07_A2;1;R20C12_D1;R20C12_S260_D1;1;R12C14_C4;R12C14_X08_C4;1;R13C14_D2;R13C14_X08_D2;1;R14C17_C0;R14C17_X04_C0;1;R12C11_A4;R12C11_X07_A4;1;R15C30_C2;R15C30_N261_C2;1;R12C11_X07;R12C11_VCC_X07;1;R12C11_A5;R12C11_X07_A5;1;R12C29_D0;R12C29_X08_D0;1;R14C17_C4;R14C17_S220_C4;1;R22C33_D3;R22C33_X08_D3;1;R14C19_D5;R14C19_X04_D5;1;R21C10_N22;R21C10_VCC_N220;1;R21C10_C1;R21C10_N220_C1;1;R12C13_C1;R12C13_N220_C1;1;R12C13_C0;R12C13_N220_C0;1;R12C27_E24;R12C27_VCC_E240;1;R12C28_C5;R12C28_E241_C5;1;R14C30_N22;R14C30_VCC_N220;1;R14C30_C1;R14C30_N220_C1;1;R22C36_X03;R22C36_VCC_X03;1;R22C36_D0;R22C36_X03_D0;1;R14C20_D5;R14C20_X07_D5;1;R13C14_D0;R13C14_X08_D0;1;R15C33_D2;R15C33_X08_D2;1;R13C13_C0;R13C13_N220_C0;1;R20C28_W22;R20C28_VCC_W220;1;R20C28_C3;R20C28_W220_C3;1;R12C26_C2;R12C26_X04_C2;1;R13C10_D2;R13C10_X03_D2;1;R16C28_X07;R16C28_VCC_X07;1;R16C28_A2;R16C28_X07_A2;1;R14C21_D5;R14C21_X04_D5;1;R12C28_D4;R12C28_X04_D4;1;R12C12_C2;R12C12_X04_C2;1;R13C34_S22;R13C34_VCC_S220;1;R13C34_C4;R13C34_S220_C4;1;R20C11_D5;R20C11_X04_D5;1;R17C26_C4;R17C26_X08_C4;1;R16C28_C2;R16C28_X04_C2;1;R22C22_C4;R22C22_X08_C4;1;R20C31_C3;R20C31_X04_C3;1;R16C24_N22;R16C24_VCC_N220;1;R16C24_C1;R16C24_N220_C1;1;R13C14_C5;R13C14_X08_C5;1;R12C27_C1;R12C27_N220_C1;1;R13C12_W22;R13C12_VCC_W220;1;R13C12_C2;R13C12_W220_C2;1;R13C10_C5;R13C10_S220_C5;1;R13C11_D4;R13C11_X04_D4;1;R22C22_D2;R22C22_X08_D2;1;R22C23_D1;R22C23_X08_D1;1;R22C34_W22;R22C34_VCC_W220;1;R22C34_C2;R22C34_W220_C2;1;R12C15_C2;R12C15_X04_C2;1;R15C30_C3;R15C30_N261_C3;1;R12C29_D1;R12C29_X08_D1;1;R20C28_C4;R20C28_X08_C4;1;R22C32_C4;R22C32_S220_C4;1;R14C21_D3;R14C21_X08_D3;1;R12C27_D0;R12C27_X03_D0;1;R13C34_C1;R13C34_X04_C1;1;R20C28_D2;R20C28_X08_D2;1;R21C12_C0;R21C12_X04_C0;1;R20C13_W27;R20C13_VCC_W270;1;R20C13_D4;R20C13_W270_D4;1;R22C34_C4;R22C34_X08_C4;1;R12C28_D0;R12C28_S260_D0;1;R16C23_W22;R16C23_VCC_W220;1;R16C23_C2;R16C23_W220_C2;1;R13C13_C4;R13C13_X08_C4;1;R12C25_C5;R12C25_X08_C5;1;R22C27_C3;R22C27_X04_C3;1;R13C11_C2;R13C11_X04_C2;1;R20C11_C3;R20C11_X04_C3;1;R18C32_X04;R18C32_VCC_X04;1;R18C32_C1;R18C32_X04_C1;1;R16C24_W22;R16C24_VCC_W220;1;R16C24_C2;R16C24_W220_C2;1;R12C12_C0;R12C12_X04_C0;1;R13C33_C3;R13C33_X04_C3;1;R22C35_D1;R22C35_X03_D1;1;R14C30_D3;R14C30_X03_D3;1;R20C14_D1;R20C14_X08_D1;1;R13C33_X08;R13C33_VCC_X08;1;R13C33_C4;R13C33_X08_C4;1;R12C29_C2;R12C29_X04_C2;1;R22C29_C0;R22C29_X04_C0;1;R18C25_C0;R18C25_X04_C0;1;R22C32_S22;R22C32_VCC_S220;1;R22C32_C5;R22C32_S220_C5;1;R22C27_X03;R22C27_VCC_X03;1;R22C27_D1;R22C27_X03_D1;1;R13C11_D1;R13C11_X03_D1;1;R12C30_D1;R12C30_X08_D1;1;R20C14_C1;R20C14_X04_C1;1;R21C13_N22;R21C13_VCC_N220;1;R21C13_C0;R21C13_N220_C0;1;R12C26_D4;R12C26_X04_D4;1;R13C33_B1;R13C33_X04_B1;1;R16C20_X08;R16C20_VCC_X08;1;R16C20_C5;R16C20_X08_C5;1;R22C35_D4;R22C35_X07_D4;1;R18C25_C1;R18C25_X04_C1;1;R12C13_A3;R12C13_X07_A3;1;R22C34_C5;R22C34_X08_C5;1;R18C34_C3;R18C34_X04_C3;1;R20C12_C2;R20C12_W220_C2;1;R14C30_D2;R14C30_X03_D2;1;R13C15_X03;R13C15_VCC_X03;1;R13C15_D0;R13C15_X03_D0;1;R18C32_D4;R18C32_X07_D4;1;R12C13_N22;R12C13_VCC_N220;1;R12C25_C3;R12C25_X04_C3;1;R20C13_W22;R20C13_VCC_W220;1;R20C13_C3;R20C13_W220_C3;1;R14C19_C0;R14C19_X04_C0;1;R14C32_X04;R14C32_VCC_X04;1;R14C32_C1;R14C32_X04_C1;1;R14C20_X07;R14C20_VCC_X07;1;R14C20_D4;R14C20_X07_D4;1;R14C17_D5;R14C17_X04_D5;1;R12C12_X08;R12C12_VCC_X08;1;R12C12_C5;R12C12_X08_C5;1;R22C34_N22;R22C34_VCC_N220;1;R22C34_C1;R22C34_N220_C1;1;R13C14_D5;R13C14_X07_D5;1;R20C14_D2;R20C14_X08_D2;1;R20C15_C1;R20C15_X04_C1;1;R20C10_X03;R20C10_VCC_X03;1;R20C10_A1;R20C10_X03_A1;1;R17C28_C0;R17C28_N220_C0;1;R16C28_C0;R16C28_X04_C0;1;R16C20_X03;R16C20_VCC_X03;1;R16C20_A0;R16C20_X03_A0;1;R15C33_X08;R15C33_VCC_X08;1;R15C33_C4;R15C33_X08_C4;1;R21C11_X08;R21C11_VCC_X08;1;R21C11_C5;R21C11_X08_C5;1;R22C32_A1;R22C32_X03_A1;1;R16C22_C4;R16C22_X08_C4;1;R12C29_X08;R12C29_VCC_X08;1;R12C29_C5;R12C29_X08_C5;1;R15C33_E20;R15C33_VCC_E200;1;R15C33_A2;R15C33_E200_A2;1;R14C30_X03;R14C30_VCC_X03;1;R14C30_A1;R14C30_X03_A1;1;R12C13_X08;R12C13_VCC_X08;1;R12C13_C4;R12C13_X08_C4;1;R13C10_C1;R13C10_X04_C1;1;R20C31_C1;R20C31_X04_C1;1;R15C25_W22;R15C25_VCC_W220;1;R22C29_C1;R22C29_X04_C1;1;R17C26_N20;R17C26_VCC_N200;1;R17C26_A1;R17C26_N200_A1;1;R13C28_X08;R13C28_VCC_X08;1;R13C28_C5;R13C28_X08_C5;1;R20C29_C1;R20C29_X04_C1;1;R14C19_C4;R14C19_X08_C4;1;R12C25_D1;R12C25_X03_D1;1;R18C29_C3;R18C29_X04_C3;1;R18C29_D4;R18C29_X04_D4;1;R17C26_D4;R17C26_X04_D4;1;R14C17_C3;R14C17_X04_C3;1;R14C32_X07;R14C32_VCC_X07;1;R14C32_A2;R14C32_X07_A2;1;R14C20_D1;R14C20_X08_D1;1;R12C25_D3;R12C25_X08_D3;1;R20C14_D4;R20C14_X04_D4;1;R12C16_C1;R12C16_X04_C1;1;R18C32_X08;R18C32_VCC_X08;1;R14C20_C5;R14C20_X08_C5;1;R13C11_C3;R13C11_X04_C3;1;R22C32_D4;R22C32_X04_D4;1;R13C10_C2;R13C10_X04_C2;1;R13C25_C0;R13C25_X04_C0;1;R22C34_D0;R22C34_X08_D0;1;R16C18_C5;R16C18_X08_C5;1;R12C28_C0;R12C28_X04_C0;1;R21C11_C0;R21C11_X04_C0;1;R14C17_C1;R14C17_X04_C1;1;R13C11_D0;R13C11_X03_D0;1;R13C10_D4;R13C10_X04_D4;1;R20C11_C1;R20C11_X04_C1;1;R20C13_C4;R20C13_E261_C4;1;R20C28_E20;R20C28_VCC_E200;1;R20C28_A2;R20C28_E200_A2;1;R22C23_D0;R22C23_X08_D0;1;R14C18_C1;R14C18_X04_C1;1;R12C27_X07;R12C27_VCC_X07;1;R12C27_D5;R12C27_X07_D5;1;R22C29_B1;R22C29_X04_B1;1;R13C26_X07;R13C26_VCC_X07;1;R13C26_A3;R13C26_X07_A3;1;R17C30_C0;R17C30_X04_C0;1;R13C13_D2;R13C13_X03_D2;1;R13C27_C1;R13C27_N220_C1;1;R12C27_W22;R12C27_VCC_W220;1;R12C27_C3;R12C27_W220_C3;1;R12C15_C1;R12C15_X04_C1;1;R20C13_D0;R20C13_X03_D0;1;R13C12_D1;R13C12_X08_D1;1;R12C15_X04;R12C15_VCC_X04;1;R12C15_C0;R12C15_X04_C0;1;R20C10_C1;R20C10_X04_C1;1;R21C14_C0;R21C14_X04_C0;1;R17C30_C3;R17C30_X04_C3;1;R12C12_A1;R12C12_X03_A1;1;R16C21_C0;R16C21_N220_C0;1;R15C28_C0;R15C28_N220_C0;1;R13C15_C1;R13C15_X04_C1;1;R18C34_X04;R18C34_VCC_X04;1;R18C34_C1;R18C34_X04_C1;1;R22C22_X08;R22C22_VCC_X08;1;R22C22_C5;R22C22_X08_C5;1;R14C19_X08;R14C19_VCC_X08;1;R14C19_C5;R14C19_X08_C5;1;R12C13_N20;R12C13_VCC_N200;1;R12C13_A0;R12C13_N200_A0;1;R20C10_D5;R20C10_X07_D5;1;R20C28_X08;R20C28_VCC_X08;1;R20C28_D3;R20C28_X08_D3;1;R20C13_C5;R20C13_E261_C5;1;R13C12_D5;R13C12_N260_D5;1;R12C11_C4;R12C11_X08_C4;1;R21C14_C3;R21C14_X04_C3;1;R13C11_D2;R13C11_X03_D2;1;R13C14_X08;R13C14_VCC_X08;1;R13C14_D1;R13C14_X08_D1;1;R13C12_N22;R13C12_VCC_N220;1;R13C12_C0;R13C12_N220_C0;1;R13C28_C3;R13C28_W220_C3;1;R20C14_D5;R20C14_X04_D5;1;R13C11_S22;R13C11_VCC_S220;1;R13C11_C5;R13C11_S220_C5;1;R14C18_D2;R14C18_X08_D2;1;R13C14_X07;R13C14_VCC_X07;1;R13C14_D4;R13C14_X07_D4;1;R13C12_N26;R13C12_VCC_N260;1;R13C12_D4;R13C12_N260_D4;1;R22C32_X03;R22C32_VCC_X03;1;R22C32_D3;R22C32_X03_D3;1;R14C18_C2;R14C18_X04_C2;1;R17C28_C4;R17C28_X08_C4;1;R13C27_S22;R13C27_VCC_S220;1;R13C27_C5;R13C27_S220_C5;1;R20C31_X04;R20C31_VCC_X04;1;R20C31_C0;R20C31_X04_C0;1;R20C13_N22;R20C13_VCC_N220;1;R20C13_C1;R20C13_N220_C1;1;R16C19_S22;R16C19_VCC_S220;1;R16C19_C4;R16C19_S220_C4;1;R16C19_C0;R16C19_X04_C0;1;R16C30_N26;R16C30_VCC_N260;1;R20C10_D1;R20C10_X08_D1;1;R13C33_C0;R13C33_X04_C0;1;R13C15_C0;R13C15_X04_C0;1;R22C35_C3;R22C35_W220_C3;1;R13C25_S22;R13C25_VCC_S220;1;R13C25_C5;R13C25_S220_C5;1;R22C23_X08;R22C23_VCC_X08;1;R22C23_D2;R22C23_X08_D2;1;R13C25_C3;R13C25_X04_C3;1;R15C33_D4;R15C33_X04_D4;1;R12C14_X08;R12C14_VCC_X08;1;R12C14_C5;R12C14_X08_C5;1;R16C21_N22;R16C21_VCC_N220;1;R16C21_C1;R16C21_N220_C1;1;R13C24_C2;R13C24_X04_C2;1;R13C15_X04;R13C15_VCC_X04;1;R13C15_C2;R13C15_X04_C2;1;R22C34_D2;R22C34_X08_D2;1;R18C32_D2;R18C32_X08_D2;1;R20C29_X07;R20C29_VCC_X07;1;R20C29_A2;R20C29_X07_A2;1;R13C24_X07;R13C24_VCC_X07;1;R13C24_A4;R13C24_X07_A4;1;R13C25_X04;R13C25_VCC_X04;1;R13C25_C2;R13C25_X04_C2;1;R15C28_W22;R15C28_VCC_W220;1;R12C26_C5;R12C26_X08_C5;1;R22C35_C1;R22C35_N220_C1;1;R12C15_X08;R12C15_VCC_X08;1;R12C15_C4;R12C15_X08_C4;1;R13C12_D0;R13C12_X08_D0;1;R14C20_D0;R14C20_X08_D0;1;R21C12_X04;R21C12_VCC_X04;1;R21C12_C2;R21C12_X04_C2;1;R17C28_D1;R17C28_X08_D1;1;R12C27_C2;R12C27_W220_C2;1;R16C19_X04;R16C19_VCC_X04;1;R16C19_C1;R16C19_X04_C1;1;R18C32_X07;R18C32_VCC_X07;1;R18C32_A2;R18C32_X07_A2;1;R14C22_C0;R14C22_X04_C0;1;R13C10_S22;R13C10_VCC_S220;1;R13C10_C4;R13C10_S220_C4;1;R12C30_D2;R12C30_X08_D2;1;R21C11_E20;R21C11_VCC_E200;1;R21C11_A3;R21C11_E200_A3;1;R13C14_W22;R13C14_VCC_W220;1;R13C14_C2;R13C14_W220_C2;1;R22C22_C0;R22C22_X04_C0;1;R16C21_W22;R16C21_VCC_W220;1;R16C21_C3;R16C21_W220_C3;1;R13C11_C1;R13C11_X04_C1;1;R13C26_X08;R13C26_VCC_X08;1;R13C26_C4;R13C26_X08_C4;1;R14C21_D4;R14C21_X04_D4;1;R22C22_C1;R22C22_X04_C1;1;R12C30_X08;R12C30_VCC_X08;1;R12C30_D0;R12C30_X08_D0;1;R14C17_D3;R14C17_X03_D3;1;R12C14_C3;R12C14_X04_C3;1;R22C35_X07;R22C35_VCC_X07;1;R22C35_D5;R22C35_X07_D5;1;R13C24_C3;R13C24_X04_C3;1;R13C29_C2;R13C29_X04_C2;1;R20C10_C4;R20C10_X08_C4;1;R21C15_W22;R21C15_VCC_W220;1;R16C18_C1;R16C18_X04_C1;1;R18C28_N27;R18C28_VCC_N270;1;R17C28_A2;R17C28_N271_A2;1;R22C32_C1;R22C32_X04_C1;1;R13C11_D5;R13C11_X04_D5;1;R12C25_X08;R12C25_VCC_X08;1;R12C25_C4;R12C25_X08_C4;1;R12C27_C5;R12C27_S220_C5;1;R20C12_S26;R20C12_VCC_S260;1;R20C12_D0;R20C12_S260_D0;1;R22C23_N22;R22C23_VCC_N220;1;R22C23_C0;R22C23_N220_C0;1;R16C20_X07;R16C20_VCC_X07;1;R16C20_A3;R16C20_X07_A3;1;R13C28_N22;R13C28_VCC_N220;1;R18C29_D1;R18C29_X08_D1;1;R22C35_W22;R22C35_VCC_W220;1;R22C35_C2;R22C35_W220_C2;1;R14C22_D0;R14C22_X03_D0;1;R22C36_C0;R22C36_X04_C0;1;R14C22_X03;R14C22_VCC_X03;1;R14C22_D1;R14C22_X03_D1;1;R22C22_X04;R22C22_VCC_X04;1;R22C22_C2;R22C22_X04_C2;1;R22C33_D0;R22C33_X08_D0;1;R21C13_W22;R21C13_VCC_W220;1;R21C13_C2;R21C13_W220_C2;1;R13C13_X08;R13C13_VCC_X08;1;R13C13_C5;R13C13_X08_C5;1;R16C24_X07;R16C24_VCC_X07;1;R16C24_A2;R16C24_X07_A2;1;R20C29_X04;R20C29_VCC_X04;1;R20C29_C3;R20C29_X04_C3;1;R16C24_D1;R16C24_X08_D1;1;R16C22_X08;R16C22_VCC_X08;1;R16C22_C5;R16C22_X08_C5;1;R15C28_N22;R15C28_VCC_N220;1;R21C12_C5;R21C12_S220_C5;1;R13C10_X04;R13C10_VCC_X04;1;R13C10_C0;R13C10_X04_C0;1;R12C28_S26;R12C28_VCC_S260;1;R12C28_D1;R12C28_S260_D1;1;R12C16_X04;R12C16_VCC_X04;1;R12C16_C2;R12C16_X04_C2;1;R21C12_X03;R21C12_VCC_X03;1;R21C12_A0;R21C12_X03_A0;1;R14C18_D4;R14C18_X04_D4;1;R20C13_X03;R20C13_VCC_X03;1;R20C13_D3;R20C13_X03_D3;1;R14C19_D1;R14C19_X03_D1;1;R22C33_C3;R22C33_X04_C3;1;R14C20_C2;R14C20_W220_C2;1;R12C29_D3;R12C29_X03_D3;1;R12C25_D5;R12C25_X04_D5;1;R13C14_C0;R13C14_N220_C0;1;R16C24_C4;R16C24_X08_C4;1;R12C12_X03;R12C12_VCC_X03;1;R12C12_A0;R12C12_X03_A0;1;R21C13_C3;R21C13_W220_C3;1;R13C28_W22;R13C28_VCC_W220;1;R22C35_C4;R22C35_S220_C4;1;R22C33_C0;R22C33_X04_C0;1;R13C13_D0;R13C13_X03_D0;1;R12C27_N22;R12C27_VCC_N220;1;R12C27_C0;R12C27_N220_C0;1;R20C28_N22;R20C28_VCC_N220;1;R20C28_C1;R20C28_N220_C1;1;R15C30_X03;R15C30_VCC_X03;1;R15C30_A1;R15C30_X03_A1;1;R15C25_X07;R15C25_VCC_X07;1;R15C25_A2;R15C25_X07_A2;1;R22C27_B2;R22C27_X04_B2;1;R12C29_D5;R12C29_X04_D5;1;R21C12_S22;R21C12_VCC_S220;1;R21C12_C4;R21C12_S220_C4;1;R13C35_C3;R13C35_X04_C3;1;R20C12_C1;R20C12_E261_C1;1;R22C36_X04;R22C36_VCC_X04;1;R22C36_C1;R22C36_X04_C1;1;R16C28_X04;R16C28_VCC_X04;1;R16C28_C3;R16C28_X04_C3;1;R17C30_C2;R17C30_X04_C2;1;R14C19_D2;R14C19_X03_D2;1;R21C11_C2;R21C11_X04_C2;1;R16C24_X08;R16C24_VCC_X08;1;R16C24_D3;R16C24_X08_D3;1;R12C25_X03;R12C25_VCC_X03;1;R12C25_A1;R12C25_X03_A1;1;R12C28_X04;R12C28_VCC_X04;1;R12C28_C3;R12C28_X04_C3;1;R13C26_X03;R13C26_VCC_X03;1;R13C26_A0;R13C26_X03_A0;1;R16C21_X08;R16C21_VCC_X08;1;R16C21_C5;R16C21_X08_C5;1;R14C19_X03;R14C19_VCC_X03;1;R14C19_D0;R14C19_X03_D0;1;R20C11_C0;R20C11_X04_C0;1;R13C29_C1;R13C29_X04_C1;1;R13C35_X04;R13C35_VCC_X04;1;R13C35_C2;R13C35_X04_C2;1;R20C10_D2;R20C10_X08_D2;1;R13C34_C0;R13C34_X04_C0;1;R13C13_D1;R13C13_X03_D1;1;R13C24_X04;R13C24_VCC_X04;1;R13C24_C0;R13C24_X04_C0;1;R12C27_D2;R12C27_X03_D2;1;R15C30_D1;R15C30_X08_D1;1;R22C33_X08;R22C33_VCC_X08;1;R22C33_D2;R22C33_X08_D2;1;R20C14_D0;R20C14_X08_D0;1;R14C17_D4;R14C17_X04_D4;1;R12C29_D4;R12C29_X04_D4;1;R14C21_D2;R14C21_X08_D2;1;R16C18_C2;R16C18_X04_C2;1;R14C20_D3;R14C20_X08_D3;1;R14C22_X04;R14C22_VCC_X04;1;R14C22_C1;R14C22_X04_C1;1;R13C27_N22;R13C27_VCC_N220;1;R13C27_C0;R13C27_N220_C0;1;R14C19_X04;R14C19_VCC_X04;1;R14C19_C3;R14C19_X04_C3;1;R16C18_X04;R16C18_VCC_X04;1;R16C18_C0;R16C18_X04_C0;1;R12C29_C3;R12C29_X04_C3;1;R12C29_X03;R12C29_VCC_X03;1;R12C29_D2;R12C29_X03_D2;1;R15C30_X08;R15C30_VCC_X08;1;R15C30_C4;R15C30_X08_C4;1;R12C27_D4;R12C27_X07_D4;1;R18C32_C3;R18C32_X04_C3;1;R20C12_D2;R20C12_E260_D2;1;R20C11_C4;R20C11_X08_C4;1;R18C29_C1;R18C29_X04_C1;1;R12C29_C1;R12C29_X04_C1;1;R12C12_C3;R12C12_X04_C3;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_C5;R12C11_X08_C5;1;R22C35_D2;R22C35_X03_D2;1;R13C12_D3;R13C12_X08_D3;1;R16C22_C1;R16C22_N220_C1;1;R16C18_A5;R16C18_X07_A5;1;R22C27_C1;R22C27_X04_C1;1;R16C18_X07;R16C18_VCC_X07;1;R16C18_A4;R16C18_X07_A4;1;R20C11_E26;R20C11_VCC_E260;1;R20C12_C0;R20C12_E261_C0;1;R14C17_S22;R14C17_VCC_S220;1;R14C17_C5;R14C17_S220_C5;1;R18C32_N20;R18C32_VCC_N200;1;R18C29_C2;R18C29_X04_C2;1;R12C13_X07;R12C13_VCC_X07;1;R12C13_A2;R12C13_X07_A2;1;R21C13_X08;R21C13_VCC_X08;1;R21C13_C4;R21C13_X08_C4;1;R22C29_B3;R22C29_X04_B3;1;R17C26_X08;R17C26_VCC_X08;1;R17C26_D1;R17C26_X08_D1;1;R20C11_X08;R20C11_VCC_X08;1;R20C11_D1;R20C11_X08_D1;1;R20C11_X04;R20C11_VCC_X04;1;R20C11_C2;R20C11_X04_C2;1;R17C26_C1;R17C26_X04_C1;1;R12C27_S22;R12C27_VCC_S220;1;R12C27_C4;R12C27_S220_C4;1;R12C25_C0;R12C25_X04_C0;1;R21C12_A2;R21C12_X07_A2;1;R20C12_W22;R20C12_VCC_W220;1;R20C12_C3;R20C12_W220_C3;1;R12C26_X04;R12C26_VCC_X04;1;R12C26_D5;R12C26_X04_D5;1;R13C25_X07;R13C25_VCC_X07;1;R13C25_A3;R13C25_X07_A3;1;R13C24_C5;R13C24_X08_C5;1;R12C30_C0;R12C30_X04_C0;1;R22C34_D4;R22C34_N260_D4;1;R22C35_N22;R22C35_VCC_N220;1;R22C35_C0;R22C35_N220_C0;1;R13C11_X03;R13C11_VCC_X03;1;R13C11_D3;R13C11_X03_D3;1;R21C14_X04;R21C14_VCC_X04;1;R21C14_C2;R21C14_X04_C2;1;R22C35_S22;R22C35_VCC_S220;1;R22C35_C5;R22C35_S220_C5;1;R13C25_X03;R13C25_VCC_X03;1;R13C25_A0;R13C25_X03_A0;1;R18C29_X04;R18C29_VCC_X04;1;R18C29_C0;R18C29_X04_C0;1;R20C14_X04;R20C14_VCC_X04;1;R20C14_C2;R20C14_X04_C2;1;R22C33_D4;R22C33_X04_D4;1;R13C13_W22;R13C13_VCC_W220;1;R13C13_C3;R13C13_W220_C3;1;R14C18_X04;R14C18_VCC_X04;1;R14C18_C0;R14C18_X04_C0;1;R20C10_X08;R20C10_VCC_X08;1;R20C10_C5;R20C10_X08_C5;1;R18C29_X08;R18C29_VCC_X08;1;R18C29_D2;R18C29_X08_D2;1;R14C21_X08;R14C21_VCC_X08;1;R14C21_D1;R14C21_X08_D1;1;R22C33_X04;R22C33_VCC_X04;1;R22C33_C2;R22C33_X04_C2;1;R21C11_X04;R21C11_VCC_X04;1;R21C11_C1;R21C11_X04_C1;1;R12C27_X03;R12C27_VCC_X03;1;R12C27_D1;R12C27_X03_D1;1;R14C18_C4;R14C18_X08_C4;1;R13C13_X03;R13C13_VCC_X03;1;R13C13_D3;R13C13_X03_D3;1;R15C33_X04;R15C33_VCC_X04;1;R15C33_C1;R15C33_X04_C1;1;R22C27_C2;R22C27_X04_C2;1;R14C18_D0;R14C18_X08_D0;1;R12C26_C3;R12C26_X04_C3;1;R22C32_C3;R22C32_X04_C3;1;R22C34_N26;R22C34_VCC_N260;1;R22C34_D5;R22C34_N260_D5;1;R18C25_X04;R18C25_VCC_X04;1;R18C25_C3;R18C25_X04_C3;1;R13C29_X04;R13C29_VCC_X04;1;R13C29_C0;R13C29_X04_C0;1;R14C21_C0;R14C21_X04_C0;1;R12C26_D0;R12C26_X08_D0;1;R18C34_C2;R18C34_X04_C2;1;R17C28_N22;R17C28_VCC_N220;1;R16C18_X08;R16C18_VCC_X08;1;R16C18_C4;R16C18_X08_C4;1;R17C30_X04;R17C30_VCC_X04;1;R17C30_C1;R17C30_X04_C1;1;R21C10_W22;R21C10_VCC_W220;1;R21C10_C2;R21C10_W220_C2;1;R13C10_A1;R13C10_X03_A1;1;R14C21_X04;R14C21_VCC_X04;1;R14C21_C3;R14C21_X04_C3;1;R20C15_C2;R20C15_X04_C2;1;R12C26_X08;R12C26_VCC_X08;1;R12C26_D1;R12C26_X08_D1;1;R13C33_X04;R13C33_VCC_X04;1;R13C33_C1;R13C33_X04_C1;1;R18C29_N20;R18C29_VCC_N200;1;R18C29_A1;R18C29_N200_A1;1;R20C12_E26;R20C12_VCC_E260;1;R20C12_D3;R20C12_E260_D3;1;R20C12_S22;R20C12_VCC_S220;1;R20C12_C4;R20C12_S220_C4;1;R22C27_X04;R22C27_VCC_X04;1;R22C27_C0;R22C27_X04_C0;1;R21C10_X08;R21C10_VCC_X08;1;R21C10_C4;R21C10_X08_C4;1;R17C28_X08;R17C28_VCC_X08;1;R17C28_D3;R17C28_X08_D3;1;R13C13_N22;R13C13_VCC_N220;1;R13C13_C1;R13C13_N220_C1;1;R13C10_X03;R13C10_VCC_X03;1;R13C10_D1;R13C10_X03_D1;1;R13C26_C0;R13C26_X04_C0;1;R15C22_S26;R15C22_VCC_S260;1;R22C35_X03;R22C35_VCC_X03;1;R22C35_D0;R22C35_X03_D0;1;R14C18_X08;R14C18_VCC_X08;1;R14C18_C5;R14C18_X08_C5;1;R13C26_X04;R13C26_VCC_X04;1;R13C26_C2;R13C26_X04_C2;1;R20C15_X04;R20C15_VCC_X04;1;R20C15_C0;R20C15_X04_C0;1;R14C17_X04;R14C17_VCC_X04;1;R14C17_C2;R14C17_X04_C2;1;R13C11_X04;R13C11_VCC_X04;1;R13C11_C0;R13C11_X04_C0;1;R20C12_X07;R20C12_VCC_X07;1;R20C12_D5;R20C12_X07_D5;1;R14C17_X03;R14C17_VCC_X03;1;R14C17_D2;R14C17_X03_D2;1;R12C25_C1;R12C25_X04_C1;1;R17C28_D2;R17C28_X08_D2;1;R12C12_X04;R12C12_VCC_X04;1;R12C12_C1;R12C12_X04_C1;1;R16C22_N22;R16C22_VCC_N220;1;R16C22_C0;R16C22_N220_C0;1;R13C14_N22;R13C14_VCC_N220;1;R13C14_C1;R13C14_N220_C1;1;R22C32_X04;R22C32_VCC_X04;1;R22C32_C0;R22C32_X04_C0;1;R22C33_X07;R22C33_VCC_X07;1;R22C33_D5;R22C33_X07_D5;1;R12C29_X04;R12C29_VCC_X04;1;R12C29_C0;R12C29_X04_C0;1;R20C14_X08;R20C14_VCC_X08;1;R20C14_C5;R20C14_X08_C5;1;R21C12_X07;R21C12_VCC_X07;1;R21C12_A3;R21C12_X07_A3;1;R17C26_X04;R17C26_VCC_X04;1;R17C26_C3;R17C26_X04_C3;1;R22C29_X04;R22C29_VCC_X04;1;R22C29_C3;R22C29_X04_C3;1;R15C33_X03;R15C33_VCC_X03;1;R15C33_A1;R15C33_X03_A1;1;R13C12_X08;R13C12_VCC_X08;1;R13C12_C4;R13C12_X08_C4;1;R12C25_X04;R12C25_VCC_X04;1;R12C25_C2;R12C25_X04_C2;1;R13C34_X04;R13C34_VCC_X04;1;R13C34_C2;R13C34_X04_C2;1;R12C14_X04;R12C14_VCC_X04;1;R12C14_C2;R12C14_X04_C2;1;R21C14_X08;R21C14_VCC_X08;1;R21C14_C5;R21C14_X08_C5;1;R13C24_X08;R13C24_VCC_X08;1;R13C24_C4;R13C24_X08_C4;1;R12C30_X04;R12C30_VCC_X04;1;R12C30_C1;R12C30_X04_C1;1;R14C20_D2;R14C20_X08_D2;1;R20C10_X07;R20C10_VCC_X07;1;R20C10_D4;R20C10_X07_D4;1;R22C34_X08;R22C34_VCC_X08;1;R22C34_D1;R22C34_X08_D1;1;R14C20_X08;R14C20_VCC_X08;1;R14C20_C4;R14C20_X08_C4;1;VCC;;1;R13C13_X07;R13C13_VCC_X07;1;R13C13_D4;R13C13_X07_D4;1"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": "R15C18_X02;R15C18_N231_X02;1;R15C18_A3;R15C18_X02_A3;1;R14C23_A5;R14C23_N231_A5;1;R16C17_A3;R16C17_X02_A3;1;R15C23_N23;R15C23_E231_N230;1;R16C18_W23;R16C18_W232_W230;1;R15C22_E23;R15C22_N231_E230;1;R16C17_X02;R16C17_W231_X02;1;R14C23_X02;R14C23_E231_X02;1;R14C23_A2;R14C23_X02_A2;1;R17C21_A1;R17C21_X02_A1;1;R17C21_X06;R17C21_E231_X06;1;R17C21_A4;R17C21_X06_A4;1;R17C20_E23;R17C20_N231_E230;1;R17C21_X02;R17C21_E231_X02;1;R17C21_A2;R17C21_X02_A2;1;R15C20_A4;R15C20_N231_A4;1;R15C20_X03;R15C20_N261_X03;1;R15C20_A0;R15C20_X03_A0;1;R15C20_X02;R15C20_N231_X02;1;R15C20_A3;R15C20_X02_A3;1;R16C20_E23;R16C20_N232_E230;1;R16C21_N23;R16C21_E231_N230;1;R15C21_A5;R15C21_N231_A5;1;R15C21_X03;R15C21_E261_X03;1;R15C21_A1;R15C21_X03_A1;1;R16C19_N23;R16C19_W231_N230;1;R15C19_A4;R15C19_N231_A4;1;R15C18_A4;R15C18_N231_A4;1;R20C20_X05;R20C20_F2_X05;1;R20C20_CE0;R20C20_X05_CE0;1;R16C20_N23;R16C20_N232_N230;1;R14C20_N23;R14C20_N232_N230;1;R13C20_A4;R13C20_N231_A4;1;R15C18_X03;R15C18_W262_X03;1;R15C18_A0;R15C18_X03_A0;1;R16C18_N23;R16C18_W232_N230;1;R16C19_X02;R16C19_W231_X02;1;R16C19_D7;R16C19_X02_D7;1;R15C20_E26;R15C20_N261_E260;1;R15C22_X07;R15C22_E262_X07;1;R15C22_A2;R15C22_X07_A2;1;R16C20_W23;R16C20_N232_W230;1;R16C18_W26;R16C18_W232_W260;1;R16C17_X03;R16C17_W261_X03;1;R16C17_A1;R16C17_X03_A1;1;R13C20_A0;R13C20_N271_A0;1;R13C19_A3;R13C19_W271_A3;1;R13C19_A0;R13C19_W271_A0;1;R13C21_A3;R13C21_E271_A3;1;R15C17_A0;R15C17_W271_A0;1;R13C21_A4;R13C21_E271_A4;1;R17C20_X02;R17C20_N231_X02;1;R17C20_A2;R17C20_X02_A2;1;R15C17_A3;R15C17_W271_A3;1;R15C20_W26;R15C20_N261_W260;1;R15C18_W27;R15C18_W262_W270;1;R15C17_A5;R15C17_W271_A5;1;R13C18_A2;R13C18_W272_A2;1;R14C22_A5;R14C22_N232_A5;1;R13C20_E27;R13C20_N271_E270;1;R13C22_A3;R13C22_E272_A3;1;R13C18_A0;R13C18_W272_A0;1;R14C20_N27;R14C20_N262_N270;1;R13C20_W27;R13C20_N271_W270;1;R13C18_A5;R13C18_W272_A5;1;R20C20_F2;;1;R20C20_N22;R20C20_F2_N220;1;R18C20_N23;R18C20_N222_N230;1;R16C20_N26;R16C20_N232_N260;1;R14C20_E23;R14C20_N232_E230;1;R16C22_N23;R16C22_E232_N230;1;R14C22_E23;R14C22_E232_E230;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3877590 ] ,
          "attributes": {
            "ROUTING": "R16C23_F3;;1;R16C23_W23;R16C23_F3_W230;1;R16C21_W26;R16C21_W232_W260;1;R16C19_C7;R16C19_W262_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": "R16C22_F6;;1;R16C22_W13;R16C22_F6_W130;1;R16C21_W27;R16C21_W131_W270;1;R16C19_X08;R16C19_W272_X08;1;R16C19_B7;R16C19_X08_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877587 ] ,
          "attributes": {
            "ROUTING": "R15C19_F3;;1;R15C19_S10;R15C19_F3_S100;1;R16C19_A7;R16C19_S101_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3877585 ] ,
          "attributes": {
            "ROUTING": "R17C21_CE0;R17C21_E212_CE0;1;R15C17_CE2;R15C17_W212_CE2;1;R13C20_E21;R13C20_N212_E210;1;R13C21_CE1;R13C21_E211_CE1;1;R14C21_E24;R14C21_N241_E240;1;R14C23_X07;R14C23_E242_X07;1;R14C23_CE1;R14C23_X07_CE1;1;R13C21_CE2;R13C21_X05_CE2;1;R15C17_CE1;R15C17_W212_CE1;1;R15C20_CE1;R15C20_E211_CE1;1;R17C20_CE1;R17C20_E211_CE1;1;R15C21_N24;R15C21_N212_N240;1;R17C21_N21;R17C21_E212_N210;1;R13C21_X05;R13C21_N242_X05;1;R15C23_N21;R15C23_N212_N210;1;R15C20_CE2;R15C20_E211_CE2;1;R17C21_E21;R17C21_E212_E210;1;R17C22_N21;R17C22_E211_N210;1;R15C22_N21;R15C22_N212_N210;1;R14C22_CE2;R14C22_N211_CE2;1;R15C17_CE0;R15C17_N212_CE0;1;R15C20_CE0;R15C20_E211_CE0;1;R13C18_CE1;R13C18_N212_CE1;1;R17C23_N21;R17C23_E212_N210;1;R15C18_CE1;R15C18_W211_CE1;1;R17C21_CE2;R17C21_E212_CE2;1;R13C20_CE0;R13C20_N212_CE0;1;R13C20_CE2;R13C20_N212_CE2;1;R17C19_E21;R17C19_F1_E210;1;R17C21_CE1;R17C21_E212_CE1;1;R15C21_CE2;R15C21_E212_CE2;1;R15C20_N21;R15C20_E211_N210;1;R13C18_CE0;R13C18_N212_CE0;1;R13C19_CE0;R13C19_X05_CE0;1;R15C21_CE0;R15C21_E212_CE0;1;R15C19_E21;R15C19_N212_E210;1;R15C21_E21;R15C21_E212_E210;1;R15C22_CE1;R15C22_E211_CE1;1;R17C19_W21;R17C19_F1_W210;1;R17C17_N21;R17C17_W212_N210;1;R16C17_CE1;R16C17_N211_CE1;1;R16C17_CE0;R16C17_N211_CE0;1;R13C19_X05;R13C19_N242_X05;1;R14C23_CE2;R14C23_N211_CE2;1;R15C19_CE2;R15C19_N212_CE2;1;R15C18_CE2;R15C18_W211_CE2;1;R15C18_CE0;R15C18_W211_CE0;1;R13C22_CE1;R13C22_N212_CE1;1;R15C19_N24;R15C19_N212_N240;1;R13C19_CE1;R13C19_X05_CE1;1;R17C19_F1;;1;R17C19_N21;R17C19_F1_N210;1;R15C19_W21;R15C19_N212_W210;1;R15C18_N21;R15C18_W211_N210;1;R13C18_CE2;R13C18_N212_CE2;1"
          }
        },
        "clean_rows[0]": {
          "hide_name": 0,
          "bits": [ 3877582 ] ,
          "attributes": {
            "ROUTING": "R21C19_D7;R21C19_S130_D7;1;R21C19_SN10;R21C19_Q1_SN10;1;R22C19_D7;R22C19_S111_D7;1;R21C19_S13;R21C19_Q1_S130;1;R22C19_C6;R22C19_S131_C6;1;R22C19_C0;R22C19_S101_C0;1;R21C19_Q1;;1;R21C19_S10;R21C19_Q1_S100;1;R22C19_C1;R22C19_S101_C1;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": "R20C20_A0;R20C20_E271_A0;1;R21C19_N27;R21C19_E272_N270;1;R20C19_E27;R20C19_N271_E270;1;R20C20_A2;R20C20_E271_A2;1;R29C15_Q6;;1;R29C15_N26;R29C15_Q6_N260;1;R27C15_N26;R27C15_N262_N260;1;R25C15_N26;R25C15_N262_N260;1;R23C15_N27;R23C15_N262_N270;1;R21C15_E27;R21C15_N272_E270;1;R21C17_E27;R21C17_E272_E270;1;R21C19_A1;R21C19_E272_A1;1",
            "src": "../design/module_top.v:62.23-67.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": "R21C18_F6;;1;R21C18_E26;R21C18_F6_E260;1;R21C19_X07;R21C19_E261_X07;1;R21C19_LSR0;R21C19_X07_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R17C19_S27;R17C19_S131_S270;1;R19C19_S22;R19C19_S272_S220;1;R21C19_X05;R21C19_S222_X05;1;R21C19_CE0;R21C19_X05_CE0;1;R16C19_F7;;1;R16C19_S13;R16C19_F7_S130;1;R17C19_A1;R17C19_S131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3882002 ] ,
          "attributes": {
            "ROUTING": "R13C27_A5;R13C27_W271_A5;1;R16C20_D2;R16C20_S270_D2;1;R20C10_A5;R20C10_W210_A5;1;R13C10_A3;R13C10_N210_A3;1;R13C33_D3;R13C33_S270_D3;1;R12C14_D5;R12C14_W270_D5;1;R21C11_A4;R21C11_W210_A4;1;R14C30_W21;R14C30_VSS_W210;1;R14C30_A4;R14C30_W210_A4;1;R13C33_B3;R13C33_S250_B3;1;R16C18_D5;R16C18_W270_D5;1;R14C19_A1;R14C19_E210_A1;1;R16C21_A0;R16C21_E271_A0;1;R20C15_A1;R20C15_N271_A1;1;R13C29_A1;R13C29_E210_A1;1;R12C30_A1;R12C30_X02_A1;1;R12C30_A0;R12C30_X02_A0;1;R22C29_E27;R22C29_VSS_E270;1;R22C29_D1;R22C29_E270_D1;1;R21C15_A1;R21C15_E210_A1;1;R12C15_D1;R12C15_E270_D1;1;R12C29_A5;R12C29_N211_A5;1;R20C11_A3;R20C11_N210_A3;1;R21C12_D0;R21C12_E270_D0;1;R13C28_D2;R13C28_X06_D2;1;R13C25_D2;R13C25_S270_D2;1;R12C29_A4;R12C29_N211_A4;1;R12C28_A1;R12C28_X02_A1;1;R22C35_A1;R22C35_S251_A1;1;R13C28_A2;R13C28_N210_A2;1;R12C29_A2;R12C29_X02_A2;1;R12C29_A3;R12C29_X02_A3;1;R15C28_D2;R15C28_S270_D2;1;R13C35_B2;R13C35_S250_B2;1;R13C33_D5;R13C33_W270_D5;1;R21C11_D1;R21C11_E270_D1;1;R12C15_D4;R12C15_W270_D4;1;R12C29_A1;R12C29_E210_A1;1;R16C21_D4;R16C21_X02_D4;1;R13C13_A2;R13C13_N210_A2;1;R13C27_A0;R13C27_E210_A0;1;R13C29_N21;R13C29_VSS_N210;1;R13C29_A2;R13C29_N210_A2;1;R16C22_A2;R16C22_N210_A2;1;R14C22_N21;R14C22_VSS_N210;1;R14C22_A2;R14C22_N210_A2;1;R21C12_E21;R21C12_VSS_E210;1;R21C12_A1;R21C12_E210_A1;1;R14C21_A4;R14C21_W210_A4;1;R21C14_D4;R21C14_W270_D4;1;R21C14_D5;R21C14_W270_D5;1;R13C24_D2;R13C24_S270_D2;1;R12C15_E27;R12C15_VSS_E270;1;R12C15_D0;R12C15_E270_D0;1;R14C21_W21;R14C21_VSS_W210;1;R14C21_A5;R14C21_W210_A5;1;R13C26_D0;R13C26_X06_D0;1;R21C13_D2;R21C13_S222_D2;1;R14C21_A1;R14C21_E210_A1;1;R14C20_A0;R14C20_X02_A0;1;R21C14_A5;R21C14_E271_A5;1;R13C27_D3;R13C27_S270_D3;1;R21C14_N25;R21C14_VSS_N250;1;R20C14_A1;R20C14_N251_A1;1;R16C21_D2;R16C21_S270_D2;1;R16C22_A1;R16C22_E271_A1;1;R22C32_A4;R22C32_W210_A4;1;R13C29_D0;R13C29_X08_D0;1;R22C35_A3;R22C35_N210_A3;1;R20C12_A2;R20C12_N210_A2;1;R13C34_S27;R13C34_VSS_S270;1;R13C34_D3;R13C34_S270_D3;1;R16C19_D1;R16C19_E270_D1;1;R13C29_E21;R13C29_VSS_E210;1;R13C29_A0;R13C29_E210_A0;1;R16C22_D3;R16C22_S270_D3;1;R21C35_S25;R21C35_VSS_S250;1;R22C35_A0;R22C35_S251_A0;1;R12C12_A4;R12C12_W271_A4;1;R12C15_A5;R12C15_W210_A5;1;R14C32_E27;R14C32_VSS_E270;1;R14C32_D1;R14C32_E270_D1;1;R16C19_N21;R16C19_VSS_N210;1;R16C19_A2;R16C19_N210_A2;1;R17C28_B4;R17C28_S271_B4;1;R21C13_A5;R21C13_W210_A5;1;R16C20_D0;R16C20_E270_D0;1;R13C35_D3;R13C35_S270_D3;1;R13C28_A4;R13C28_W210_A4;1;R13C13_A0;R13C13_E210_A0;1;R16C21_X02;R16C21_E211_X02;1;R16C21_D5;R16C21_X02_D5;1;R20C14_W27;R20C14_VSS_W270;1;R20C13_A3;R20C13_W271_A3;1;R15C28_S27;R15C28_VSS_S270;1;R15C28_D3;R15C28_S270_D3;1;R21C10_D3;R21C10_S270_D3;1;R13C28_D4;R13C28_W270_D4;1;R21C12_D4;R21C12_W270_D4;1;R15C29_E27;R15C29_VSS_E270;1;R15C30_A4;R15C30_E271_A4;1;R21C10_S27;R21C10_VSS_S270;1;R21C10_D2;R21C10_S270_D2;1;R13C27_D1;R13C27_E270_D1;1;R16C22_A4;R16C22_W210_A4;1;R12C27_A2;R12C27_N210_A2;1;R13C26_D3;R13C26_S270_D3;1;R13C10_N21;R13C10_VSS_N210;1;R13C10_A2;R13C10_N210_A2;1;R13C28_A0;R13C28_E210_A0;1;R13C25_D1;R13C25_E270_D1;1;R21C13_D4;R21C13_W270_D4;1;R16C23_D0;R16C23_E270_D0;1;R12C29_E21;R12C29_VSS_E210;1;R12C29_A0;R12C29_E210_A0;1;R21C14_D2;R21C14_X06_D2;1;R12C25_A5;R12C25_N211_A5;1;R21C12_D2;R21C12_S270_D2;1;R12C26_A2;R12C26_E251_A2;1;R13C24_S27;R13C24_VSS_S270;1;R13C24_D3;R13C24_S270_D3;1;R16C18_A3;R16C18_N210_A3;1;R12C13_A1;R12C13_E271_A1;1;R20C14_A5;R20C14_W210_A5;1;R22C35_A4;R22C35_W210_A4;1;R13C24_A3;R13C24_N210_A3;1;R13C27_A2;R13C27_N210_A2;1;R13C26_A5;R13C26_N231_A5;1;R13C34_B3;R13C34_S250_B3;1;R13C11_A5;R13C11_W210_A5;1;R13C14_A4;R13C14_E251_A4;1;R21C12_W27;R21C12_VSS_W270;1;R21C12_D5;R21C12_W270_D5;1;R13C34_B1;R13C34_W250_B1;1;R21C10_A2;R21C10_N210_A2;1;R16C21_A3;R16C21_N210_A3;1;R12C27_A4;R12C27_W210_A4;1;R18C32_W21;R18C32_VSS_W210;1;R18C32_A4;R18C32_W210_A4;1;R13C25_E27;R13C25_VSS_E270;1;R13C25_D0;R13C25_E270_D0;1;R14C33_N25;R14C33_VSS_N250;1;R13C33_X06;R13C33_N251_X06;1;R13C33_D1;R13C33_X06_D1;1;R22C29_S25;R22C29_VSS_S250;1;R22C29_B2;R22C29_S250_B2;1;R13C27_A4;R13C27_W271_A4;1;R14C20_X02;R14C20_E211_X02;1;R14C20_A1;R14C20_X02_A1;1;R16C22_A0;R16C22_E271_A0;1;R13C28_X06;R13C28_E211_X06;1;R13C28_D3;R13C28_X06_D3;1;R12C13_D2;R12C13_S270_D2;1;R19C13_S22;R19C13_VSS_S220;1;R21C13_D3;R21C13_S222_D3;1;R16C19_D0;R16C19_E270_D0;1;R13C11_A1;R13C11_E210_A1;1;R12C11_A1;R12C11_W271_A1;1;R13C34_D4;R13C34_W270_D4;1;R21C12_A5;R21C12_W271_A5;1;R14C20_A2;R14C20_N210_A2;1;R17C29_S25;R17C29_VSS_S250;1;R18C29_A3;R18C29_S251_A3;1;R12C15_D3;R12C15_S270_D3;1;R14C19_E21;R14C19_VSS_E210;1;R14C19_A0;R14C19_E210_A0;1;R13C25_D4;R13C25_W270_D4;1;R20C11_A4;R20C11_W210_A4;1;R21C13_D0;R21C13_E270_D0;1;R16C28_D3;R16C28_S270_D3;1;R12C15_W27;R12C15_VSS_W270;1;R12C15_D5;R12C15_W270_D5;1;R22C27_S25;R22C27_VSS_S250;1;R22C27_B3;R22C27_S250_B3;1;R20C11_W21;R20C11_VSS_W210;1;R20C11_A5;R20C11_W210_A5;1;R16C20_E27;R16C20_VSS_E270;1;R16C20_D1;R16C20_E270_D1;1;R13C35_B0;R13C35_W250_B0;1;R13C13_E21;R13C13_VSS_E210;1;R13C13_A1;R13C13_E210_A1;1;R20C29_E21;R20C29_VSS_E210;1;R20C29_A1;R20C29_E210_A1;1;R22C33_A1;R22C33_E210_A1;1;R21C13_A2;R21C13_W271_A2;1;R21C11_N21;R21C11_VSS_N210;1;R21C11_A2;R21C11_N210_A2;1;R16C18_W27;R16C18_VSS_W270;1;R16C18_D4;R16C18_W270_D4;1;R21C13_W27;R21C13_VSS_W270;1;R21C13_D5;R21C13_W270_D5;1;R21C14_D1;R21C14_X06_D1;1;R14C33_S25;R14C33_VSS_S250;1;R15C33_X06;R15C33_S251_X06;1;R15C33_A4;R15C33_X06_A4;1;R14C19_A4;R14C19_W210_A4;1;R22C34_A1;R22C34_E210_A1;1;R13C35_D1;R13C35_E270_D1;1;R16C23_N21;R16C23_VSS_N210;1;R16C23_A2;R16C23_N210_A2;1;R22C32_A2;R22C32_W251_A2;1;R12C11_A3;R12C11_N210_A3;1;R22C29_A3;R22C29_N210_A3;1;R18C25_N21;R18C25_VSS_N210;1;R18C25_A3;R18C25_N210_A3;1;R20C28_W21;R20C28_VSS_W210;1;R20C28_A4;R20C28_W210_A4;1;R20C29_E27;R20C29_VSS_E270;1;R20C29_D1;R20C29_E270_D1;1;R21C15_D1;R21C15_X06_D1;1;R13C34_W25;R13C34_VSS_W250;1;R13C34_B0;R13C34_W250_B0;1;R16C20_S27;R16C20_VSS_S270;1;R16C20_D3;R16C20_S270_D3;1;R16C23_A1;R16C23_E210_A1;1;R20C29_D2;R20C29_S270_D2;1;R22C34_A2;R22C34_N210_A2;1;R13C27_S27;R13C27_VSS_S270;1;R13C27_D2;R13C27_S270_D2;1;R18C35_W27;R18C35_VSS_W270;1;R18C34_A3;R18C34_W271_A3;1;R16C22_N21;R16C22_VSS_N210;1;R16C22_A3;R16C22_N210_A3;1;R12C15_S27;R12C15_VSS_S270;1;R12C15_D2;R12C15_S270_D2;1;R13C25_N21;R13C25_VSS_N210;1;R13C25_A2;R13C25_N210_A2;1;R20C12_A5;R20C12_W210_A5;1;R16C18_D3;R16C18_S270_D3;1;R12C30_X02;R12C30_E211_X02;1;R21C10_E21;R21C10_VSS_E210;1;R21C10_A1;R21C10_E210_A1;1;R16C18_A1;R16C18_W271_A1;1;R13C29_D2;R13C29_S270_D2;1;R20C10_A3;R20C10_N210_A3;1;R13C33_S27;R13C33_VSS_S270;1;R13C33_D2;R13C33_S270_D2;1;R12C27_W21;R12C27_VSS_W210;1;R12C27_A5;R12C27_W210_A5;1;R20C29_N21;R20C29_VSS_N210;1;R20C29_A3;R20C29_N210_A3;1;R12C26_S27;R12C26_VSS_S270;1;R13C26_X06;R13C26_S271_X06;1;R13C26_D1;R13C26_X06_D1;1;R12C12_D1;R12C12_E270_D1;1;R21C12_E27;R21C12_VSS_E270;1;R21C12_D1;R21C12_E270_D1;1;R13C25_W27;R13C25_VSS_W270;1;R13C25_D5;R13C25_W270_D5;1;R16C28_E21;R16C28_VSS_E210;1;R16C28_A1;R16C28_E210_A1;1;R20C15_N21;R20C15_VSS_N210;1;R20C15_A2;R20C15_N210_A2;1;R18C34_D2;R18C34_S270_D2;1;R22C22_W25;R22C22_VSS_W250;1;R22C22_B1;R22C22_W250_B1;1;R12C27_A0;R12C27_E210_A0;1;R15C25_D1;R15C25_E270_D1;1;R14C17_A4;R14C17_W210_A4;1;R20C13_A1;R20C13_E210_A1;1;R16C21_D0;R16C21_E270_D0;1;R21C11_D3;R21C11_S270_D3;1;R16C20_A4;R16C20_W210_A4;1;R13C13_N21;R13C13_VSS_N210;1;R13C13_A3;R13C13_N210_A3;1;R16C20_W27;R16C20_VSS_W270;1;R16C20_D5;R16C20_W270_D5;1;R21C14_W27;R21C14_VSS_W270;1;R21C13_A3;R21C13_W271_A3;1;R21C15_S27;R21C15_VSS_S270;1;R21C15_D2;R21C15_S270_D2;1;R12C14_D3;R12C14_S270_D3;1;R12C15_A3;R12C15_N210_A3;1;R14C17_A2;R14C17_N210_A2;1;R13C12_A2;R13C12_N210_A2;1;R12C28_A3;R12C28_N210_A3;1;R22C33_W25;R22C33_VSS_W250;1;R22C32_A3;R22C32_W251_A3;1;R13C33_W27;R13C33_VSS_W270;1;R13C33_D4;R13C33_W270_D4;1;R11C28_S25;R11C28_VSS_S250;1;R12C28_A0;R12C28_S251_A0;1;R14C32_D2;R14C32_S270_D2;1;R13C11_W21;R13C11_VSS_W210;1;R13C11_A4;R13C11_W210_A4;1;R12C16_D1;R12C16_E270_D1;1;R13C34_D0;R13C34_E270_D0;1;R22C34_A5;R22C34_W210_A5;1;R12C14_A0;R12C14_E210_A0;1;R20C31_E27;R20C31_VSS_E270;1;R20C31_D1;R20C31_E270_D1;1;R12C25_E25;R12C25_VSS_E250;1;R12C26_A3;R12C26_E251_A3;1;R21C14_A4;R21C14_E271_A4;1;R21C14_X06;R21C14_E211_X06;1;R21C14_D3;R21C14_X06_D3;1;R22C29_D3;R22C29_S270_D3;1;R13C23_E25;R13C23_VSS_E250;1;R13C24_A1;R13C24_E251_A1;1;R21C11_S27;R21C11_VSS_S270;1;R21C11_D2;R21C11_S270_D2;1;R12C13_D0;R12C13_E270_D0;1;R13C15_A2;R13C15_S271_A2;1;R14C17_W21;R14C17_VSS_W210;1;R14C17_A5;R14C17_W210_A5;1;R14C32_S27;R14C32_VSS_S270;1;R14C32_D3;R14C32_S270_D3;1;R14C18_A4;R14C18_W210_A4;1;R12C11_N21;R12C11_VSS_N210;1;R12C11_A2;R12C11_N210_A2;1;R16C28_S27;R16C28_VSS_S270;1;R16C28_D2;R16C28_S270_D2;1;R22C29_N21;R22C29_VSS_N210;1;R22C29_A2;R22C29_N210_A2;1;R22C34_E21;R22C34_VSS_E210;1;R22C34_A0;R22C34_E210_A0;1;R12C14_W27;R12C14_VSS_W270;1;R12C14_D4;R12C14_W270_D4;1;R12C14_D1;R12C14_E270_D1;1;R14C17_N21;R14C17_VSS_N210;1;R14C17_A3;R14C17_N210_A3;1;R12C13_A4;R12C13_W210_A4;1;R12C14_E21;R12C14_VSS_E210;1;R12C14_A1;R12C14_E210_A1;1;R13C14_A1;R13C14_E251_A1;1;R12C13_W21;R12C13_VSS_W210;1;R12C13_A5;R12C13_W210_A5;1;R16C22_S27;R16C22_VSS_S270;1;R16C22_D2;R16C22_S270_D2;1;R15C25_N21;R15C25_VSS_N210;1;R15C25_A3;R15C25_N210_A3;1;R12C13_E27;R12C13_VSS_E270;1;R12C13_D1;R12C13_E270_D1;1;R14C20_A4;R14C20_W210_A4;1;R14C30_N21;R14C30_VSS_N210;1;R14C30_A3;R14C30_N210_A3;1;R16C23_E21;R16C23_VSS_E210;1;R16C23_A0;R16C23_E210_A0;1;R16C19_D2;R16C19_S270_D2;1;R13C14_A0;R13C14_S271_A0;1;R16C28_N21;R16C28_VSS_N210;1;R16C28_A3;R16C28_N210_A3;1;R21C10_N21;R21C10_VSS_N210;1;R21C10_A3;R21C10_N210_A3;1;R12C12_A5;R12C12_N211_A5;1;R14C18_A1;R14C18_E210_A1;1;R14C22_A1;R14C22_E210_A1;1;R16C18_E27;R16C18_VSS_E270;1;R16C18_D1;R16C18_E270_D1;1;R12C12_A2;R12C12_W271_A2;1;R17C28_W21;R17C28_VSS_W210;1;R17C28_A4;R17C28_W210_A4;1;R13C27_W27;R13C27_VSS_W270;1;R13C27_D4;R13C27_W270_D4;1;R13C35_S27;R13C35_VSS_S270;1;R13C35_D2;R13C35_S270_D2;1;R20C12_A0;R20C12_E210_A0;1;R22C32_W21;R22C32_VSS_W210;1;R22C32_A5;R22C32_W210_A5;1;R20C13_E21;R20C13_VSS_E210;1;R20C13_A0;R20C13_E210_A0;1;R16C19_A4;R16C19_W210_A4;1;R14C20_W21;R14C20_VSS_W210;1;R14C20_A5;R14C20_W210_A5;1;R18C34_E21;R18C34_VSS_E210;1;R18C34_A1;R18C34_E210_A1;1;R16C20_E21;R16C20_VSS_E210;1;R16C20_A1;R16C20_E210_A1;1;R17C26_W21;R17C26_VSS_W210;1;R17C26_A4;R17C26_W210_A4;1;R15C27_E25;R15C27_VSS_E250;1;R15C28_A1;R15C28_E251_A1;1;R21C14_A0;R21C14_E271_A0;1;R20C12_N21;R20C12_VSS_N210;1;R20C12_A3;R20C12_N210_A3;1;R12C26_A0;R12C26_E210_A0;1;R20C31_D3;R20C31_S270_D3;1;R12C26_E21;R12C26_VSS_E210;1;R12C26_A1;R12C26_E210_A1;1;R16C22_W21;R16C22_VSS_W210;1;R16C22_A5;R16C22_W210_A5;1;R20C10_N21;R20C10_VSS_N210;1;R20C10_A2;R20C10_N210_A2;1;R13C12_A1;R13C12_S271_A1;1;R12C27_E21;R12C27_VSS_E210;1;R12C27_A1;R12C27_E210_A1;1;R12C13_D5;R12C13_W270_D5;1;R12C12_D3;R12C12_S270_D3;1;R16C21_S27;R16C21_VSS_S270;1;R16C21_D3;R16C21_S270_D3;1;R21C10_E27;R21C10_VSS_E270;1;R21C10_D1;R21C10_E270_D1;1;R16C21_E27;R16C21_VSS_E270;1;R16C21_D1;R16C21_E270_D1;1;R16C24_A3;R16C24_E271_A3;1;R12C26_A5;R12C26_W210_A5;1;R12C25_X06;R12C25_W211_X06;1;R12C25_A4;R12C25_X06_A4;1;R12C14_S27;R12C14_VSS_S270;1;R12C14_D2;R12C14_S270_D2;1;R13C27_N21;R13C27_VSS_N210;1;R13C27_A3;R13C27_N210_A3;1;R21C14_E23;R21C14_VSS_E230;1;R21C15_X06;R21C15_E231_X06;1;R21C15_D0;R21C15_X06_D0;1;R12C15_A1;R12C15_W251_A1;1;R13C14_A3;R13C14_E251_A3;1;R16C21_A4;R16C21_W210_A4;1;R13C34_B5;R13C34_E250_B5;1;R12C28_N21;R12C28_VSS_N210;1;R12C28_A2;R12C28_N210_A2;1;R21C12_A4;R21C12_E271_A4;1;R14C26_N23;R14C26_VSS_N230;1;R13C26_A4;R13C26_N231_A4;1;R13C24_N21;R13C24_VSS_N210;1;R13C24_A2;R13C24_N210_A2;1;R15C33_N21;R15C33_VSS_N210;1;R15C33_A3;R15C33_N210_A3;1;R12C14_E27;R12C14_VSS_E270;1;R12C14_D0;R12C14_E270_D0;1;R20C14_A2;R20C14_X02_A2;1;R14C21_A3;R14C21_N210_A3;1;R16C22_D4;R16C22_W270_D4;1;R18C26_W25;R18C26_VSS_W250;1;R18C25_A1;R18C25_W251_A1;1;R21C13_A0;R21C13_E210_A0;1;R12C11_D5;R12C11_X02_D5;1;R21C14_A3;R21C14_N210_A3;1;R16C20_W21;R16C20_VSS_W210;1;R16C20_A5;R16C20_W210_A5;1;R17C27_W21;R17C27_VSS_W210;1;R17C26_X02;R17C26_W211_X02;1;R17C26_A3;R17C26_X02_A3;1;R16C22_D5;R16C22_W270_D5;1;R22C33_A2;R22C33_N210_A2;1;R13C25_A5;R13C25_W210_A5;1;R14C18_A2;R14C18_N271_A2;1;R14C21_N21;R14C21_VSS_N210;1;R14C21_A2;R14C21_N210_A2;1;R14C20_N21;R14C20_VSS_N210;1;R14C20_A3;R14C20_N210_A3;1;R13C28_N21;R13C28_VSS_N210;1;R13C28_A3;R13C28_N210_A3;1;R13C33_B4;R13C33_E250_B4;1;R13C34_E25;R13C34_VSS_E250;1;R13C34_B4;R13C34_E250_B4;1;R22C35_W21;R22C35_VSS_W210;1;R22C35_A5;R22C35_W210_A5;1;R20C11_A1;R20C11_E210_A1;1;R14C22_A0;R14C22_E210_A0;1;R15C30_N21;R15C30_VSS_N210;1;R15C30_A3;R15C30_N210_A3;1;R12C28_A5;R12C28_W210_A5;1;R16C24_W21;R16C24_VSS_W210;1;R16C24_A4;R16C24_W210_A4;1;R12C14_X02;R12C14_W211_X02;1;R12C14_A3;R12C14_X02_A3;1;R14C18_E27;R14C18_VSS_E270;1;R14C19_A3;R14C19_E271_A3;1;R17C32_S23;R17C32_VSS_S230;1;R18C32_X02;R18C32_S231_X02;1;R18C32_A3;R18C32_X02_A3;1;R21C14_A1;R21C14_E271_A1;1;R16C28_E27;R16C28_VSS_E270;1;R16C28_D1;R16C28_E270_D1;1;R20C31_E21;R20C31_VSS_E210;1;R20C31_A1;R20C31_E210_A1;1;R13C15_A0;R13C15_E210_A0;1;R13C14_A5;R13C14_E251_A5;1;R22C29_S27;R22C29_VSS_S270;1;R22C29_D2;R22C29_S270_D2;1;R13C28_D1;R13C28_E270_D1;1;R17C30_E27;R17C30_VSS_E270;1;R17C30_D1;R17C30_E270_D1;1;R12C28_X02;R12C28_N211_X02;1;R12C13_W27;R12C13_VSS_W270;1;R12C13_D4;R12C13_W270_D4;1;R15C18_N27;R15C18_VSS_N270;1;R14C18_A3;R14C18_N271_A3;1;R13C13_W21;R13C13_VSS_W210;1;R13C13_A4;R13C13_W210_A4;1;R21C15_E21;R21C15_VSS_E210;1;R21C15_A0;R21C15_E210_A0;1;R12C11_E27;R12C11_VSS_E270;1;R12C11_D1;R12C11_E270_D1;1;R15C25_D2;R15C25_S270_D2;1;R13C26_D4;R13C26_W270_D4;1;R12C16_W25;R12C16_VSS_W250;1;R12C15_A0;R12C15_W251_A0;1;R22C27_A3;R22C27_N210_A3;1;R14C32_N21;R14C32_VSS_N210;1;R14C32_A3;R14C32_N210_A3;1;R16C18_A2;R16C18_N210_A2;1;R20C13_A5;R20C13_W210_A5;1;R13C25_S27;R13C25_VSS_S270;1;R13C25_D3;R13C25_S270_D3;1;R17C21_N25;R17C21_VSS_N250;1;R16C21_A1;R16C21_N251_A1;1;R16C23_E27;R16C23_VSS_E270;1;R16C23_D1;R16C23_E270_D1;1;R20C14_A0;R20C14_X02_A0;1;R13C26_E21;R13C26_VSS_E210;1;R13C26_A1;R13C26_E210_A1;1;R20C14_W21;R20C14_VSS_W210;1;R20C14_A4;R20C14_W210_A4;1;R22C33_A4;R22C33_W210_A4;1;R12C16_A0;R12C16_E210_A0;1;R12C16_E27;R12C16_VSS_E270;1;R12C16_D0;R12C16_E270_D0;1;R12C14_A5;R12C14_W271_A5;1;R14C19_A2;R14C19_E271_A2;1;R16C19_S27;R16C19_VSS_S270;1;R16C19_D3;R16C19_S270_D3;1;R12C11_D2;R12C11_S270_D2;1;R13C27_E21;R13C27_VSS_E210;1;R13C27_A1;R13C27_E210_A1;1;R16C18_S27;R16C18_VSS_S270;1;R16C18_D2;R16C18_S270_D2;1;R16C18_N21;R16C18_VSS_N210;1;R16C20_D4;R16C20_W270_D4;1;R13C35_S25;R13C35_VSS_S250;1;R13C35_B3;R13C35_S250_B3;1;R13C12_N21;R13C12_VSS_N210;1;R13C12_A3;R13C12_N210_A3;1;R12C16_N21;R12C16_VSS_N210;1;R12C16_A2;R12C16_N210_A2;1;R15C25_S27;R15C25_VSS_S270;1;R15C25_D3;R15C25_S270_D3;1;R16C19_D4;R16C19_W270_D4;1;R18C34_E27;R18C34_VSS_E270;1;R18C34_D1;R18C34_E270_D1;1;R20C14_X02;R20C14_N211_X02;1;R20C14_A3;R20C14_X02_A3;1;R13C24_E27;R13C24_VSS_E270;1;R13C24_D1;R13C24_E270_D1;1;R21C10_X02;R21C10_W211_X02;1;R21C10_D4;R21C10_X02_D4;1;R12C13_S27;R12C13_VSS_S270;1;R12C13_D3;R12C13_S270_D3;1;R22C34_N21;R22C34_VSS_N210;1;R22C34_A3;R22C34_N210_A3;1;R18C25_E27;R18C25_VSS_E270;1;R18C25_D1;R18C25_E270_D1;1;R12C27_N21;R12C27_VSS_N210;1;R12C27_A3;R12C27_N210_A3;1;R22C22_S25;R22C22_VSS_S250;1;R22C22_B2;R22C22_S250_B2;1;R20C11_N21;R20C11_VSS_N210;1;R20C11_A2;R20C11_N210_A2;1;R13C24_D5;R13C24_W270_D5;1;R20C29_W27;R20C29_VSS_W270;1;R20C28_A3;R20C28_W271_A3;1;R21C11_E27;R21C11_VSS_E270;1;R21C11_D0;R21C11_E270_D0;1;R13C11_E21;R13C11_VSS_E210;1;R13C11_A0;R13C11_E210_A0;1;R13C33_E25;R13C33_VSS_E250;1;R13C33_B5;R13C33_E250_B5;1;R17C30_N21;R17C30_VSS_N210;1;R17C30_A3;R17C30_N210_A3;1;R16C21_W21;R16C21_VSS_W210;1;R16C21_A5;R16C21_W210_A5;1;R16C19_W27;R16C19_VSS_W270;1;R16C19_D5;R16C19_W270_D5;1;R22C33_N21;R22C33_VSS_N210;1;R22C33_A3;R22C33_N210_A3;1;R12C16_E21;R12C16_VSS_E210;1;R12C16_A1;R12C16_E210_A1;1;R18C25_D3;R18C25_S270_D3;1;R13C12_A0;R13C12_S271_A0;1;R16C21_N21;R16C21_VSS_N210;1;R16C21_A2;R16C21_N210_A2;1;R18C29_W21;R18C29_VSS_W210;1;R18C29_A4;R18C29_W210_A4;1;R14C18_E21;R14C18_VSS_E210;1;R14C18_A0;R14C18_E210_A0;1;R22C34_W21;R22C34_VSS_W210;1;R22C34_A4;R22C34_W210_A4;1;R16C19_W21;R16C19_VSS_W210;1;R16C19_A5;R16C19_W210_A5;1;R20C11_E21;R20C11_VSS_E210;1;R20C11_A0;R20C11_E210_A0;1;R13C35_W25;R13C35_VSS_W250;1;R13C35_B1;R13C35_W250_B1;1;R18C25_S27;R18C25_VSS_S270;1;R18C25_D2;R18C25_S270_D2;1;R13C33_S25;R13C33_VSS_S250;1;R13C33_B2;R13C33_S250_B2;1;R20C13_X02;R20C13_E211_X02;1;R20C13_A2;R20C13_X02_A2;1;R21C13_E21;R21C13_VSS_E210;1;R21C13_A1;R21C13_E210_A1;1;R12C12_E27;R12C12_VSS_E270;1;R12C12_D0;R12C12_E270_D0;1;R20C13_W21;R20C13_VSS_W210;1;R20C13_A4;R20C13_W210_A4;1;R14C32_E21;R14C32_VSS_E210;1;R14C32_A1;R14C32_E210_A1;1;R15C25_E21;R15C25_VSS_E210;1;R15C25_A1;R15C25_E210_A1;1;R21C11_D5;R21C11_X02_D5;1;R17C28_N21;R17C28_VSS_N210;1;R17C28_A3;R17C28_N210_A3;1;R12C11_S27;R12C11_VSS_S270;1;R12C11_D3;R12C11_S270_D3;1;R14C22_E21;R14C22_VSS_E210;1;R13C29_S27;R13C29_VSS_S270;1;R13C10_A4;R13C10_W210_A4;1;R20C10_W21;R20C10_VSS_W210;1;R20C10_A4;R20C10_W210_A4;1;R16C22_D1;R16C22_E270_D1;1;R12C14_A4;R12C14_W271_A4;1;R21C15_N21;R21C15_VSS_N210;1;R21C15_A2;R21C15_N210_A2;1;R12C12_S27;R12C12_VSS_S270;1;R12C12_D2;R12C12_S270_D2;1;R15C25_E27;R15C25_VSS_E270;1;R13C11_A2;R13C11_N210_A2;1;R13C28_W21;R13C28_VSS_W210;1;R13C28_A5;R13C28_W210_A5;1;R13C24_W27;R13C24_VSS_W270;1;R13C24_D4;R13C24_W270_D4;1;R13C28_E27;R13C28_VSS_E270;1;R13C28_D0;R13C28_E270_D0;1;R12C25_A3;R12C25_N210_A3;1;R20C31_S27;R20C31_VSS_S270;1;R20C31_D2;R20C31_S270_D2;1;R21C11_W21;R21C11_VSS_W210;1;R21C11_A5;R21C11_W210_A5;1;R13C26_S27;R13C26_VSS_S270;1;R13C26_D2;R13C26_S270_D2;1;R12C12_D4;R12C12_W270_D4;1;R21C14_N21;R21C14_VSS_N210;1;R21C14_A2;R21C14_N210_A2;1;R17C30_E21;R17C30_VSS_E210;1;R17C30_A1;R17C30_E210_A1;1;R13C13_A5;R13C13_W210_A5;1;R21C14_D0;R21C14_X06_D0;1;R21C13_E27;R21C13_VSS_E270;1;R21C13_D1;R21C13_E270_D1;1;R13C12_A4;R13C12_W210_A4;1;R17C30_S27;R17C30_VSS_S270;1;R17C30_D2;R17C30_S270_D2;1;R20C31_N21;R20C31_VSS_N210;1;R20C31_A3;R20C31_N210_A3;1;R14C18_W21;R14C18_VSS_W210;1;R14C18_A5;R14C18_W210_A5;1;R15C28_E27;R15C28_VSS_E270;1;R15C28_D1;R15C28_E270_D1;1;R12C14_A2;R12C14_X02_A2;1;R16C22_W27;R16C22_VSS_W270;1;R12C29_S23;R12C29_VSS_S230;1;R13C29_X08;R13C29_S231_X08;1;R13C29_D1;R13C29_X08_D1;1;R12C15_W21;R12C15_VSS_W210;1;R12C15_A4;R12C15_W210_A4;1;R20C12_W21;R20C12_VSS_W210;1;R20C12_A4;R20C12_W210_A4;1;R21C13_W21;R21C13_VSS_W210;1;R21C13_A4;R21C13_W210_A4;1;R12C11_X02;R12C11_N211_X02;1;R12C11_D4;R12C11_X02_D4;1;R22C33_W21;R22C33_VSS_W210;1;R22C33_A5;R22C33_W210_A5;1;R12C12_W27;R12C12_VSS_W270;1;R12C12_D5;R12C12_W270_D5;1;R14C21_E21;R14C21_VSS_E210;1;R14C21_A0;R14C21_E210_A0;1;R21C12_S27;R21C12_VSS_S270;1;R21C12_D3;R21C12_S270_D3;1;R22C35_N21;R22C35_VSS_N210;1;R22C35_A2;R22C35_N210_A2;1;R13C10_W21;R13C10_VSS_W210;1;R13C10_A5;R13C10_W210_A5;1;R18C34_S27;R18C34_VSS_S270;1;R18C34_D3;R18C34_S270_D3;1;R13C27_X04;R13C27_W271_X04;1;R13C27_D5;R13C27_X04_D5;1;R13C13_E25;R13C13_VSS_E250;1;R13C14_A2;R13C14_E251_A2;1;R22C36_A1;R22C36_E210_A1;1;R22C27_N21;R22C27_VSS_N210;1;R22C27_A2;R22C27_N210_A2;1;R17C30_D3;R17C30_S270_D3;1;R16C19_E27;R16C19_VSS_E270;1;R14C19_W21;R14C19_VSS_W210;1;R14C19_A5;R14C19_W210_A5;1;R13C11_N21;R13C11_VSS_N210;1;R13C11_A3;R13C11_N210_A3;1;R12C25_N21;R12C25_VSS_N210;1;R12C25_A2;R12C25_N210_A2;1;R16C22_E27;R16C22_VSS_E270;1;R16C22_D0;R16C22_E270_D0;1;R12C16_S27;R12C16_VSS_S270;1;R12C16_D2;R12C16_S270_D2;1;R22C33_E21;R22C33_VSS_E210;1;R22C33_A0;R22C33_E210_A0;1;R13C12_W21;R13C12_VSS_W210;1;R13C12_A5;R13C12_W210_A5;1;R12C30_N21;R12C30_VSS_N210;1;R12C30_A2;R12C30_N210_A2;1;R20C12_E21;R20C12_VSS_E210;1;R20C12_A1;R20C12_E210_A1;1;R16C28_S25;R16C28_VSS_S250;1;R16C28_B3;R16C28_S250_B3;1;R13C34_D2;R13C34_S270_D2;1;R12C29_X02;R12C29_N211_X02;1;R13C34_S25;R13C34_VSS_S250;1;R13C34_B2;R13C34_S250_B2;1;R20C11_S21;R20C11_VSS_S210;1;R21C11_X02;R21C11_S211_X02;1;R21C11_D4;R21C11_X02_D4;1;R20C29_S27;R20C29_VSS_S270;1;R20C29_D3;R20C29_S270_D3;1;R22C10_N25;R22C10_VSS_N250;1;R21C10_X04;R21C10_N251_X04;1;R21C10_D5;R21C10_X04_D5;1;R13C15_E21;R13C15_VSS_E210;1;R13C15_A1;R13C15_E210_A1;1;R15C28_N21;R15C28_VSS_N210;1;R15C28_A3;R15C28_N210_A3;1;R12C15_N21;R12C15_VSS_N210;1;R12C15_A2;R12C15_N210_A2;1;R13C27_E27;R13C27_VSS_E270;1;R13C27_D0;R13C27_E270_D0;1;R22C36_E21;R22C36_VSS_E210;1;R22C36_A0;R22C36_E210_A0;1;R13C34_W27;R13C34_VSS_W270;1;R13C34_D5;R13C34_W270_D5;1;R12C28_W21;R12C28_VSS_W210;1;R12C28_A4;R12C28_W210_A4;1;R13C35_E27;R13C35_VSS_E270;1;R13C35_D0;R13C35_E270_D0;1;R16C23_S27;R16C23_VSS_S270;1;R16C23_D2;R16C23_S270_D2;1;R12C26_W21;R12C26_VSS_W210;1;R12C26_A4;R12C26_W210_A4;1;R13C34_E27;R13C34_VSS_E270;1;R13C34_D1;R13C34_E270_D1;1;R21C15_N27;R21C15_VSS_N270;1;R20C15_A0;R20C15_N271_A0;1;R13C28_W27;R13C28_VSS_W270;1;R13C28_D5;R13C28_W270_D5;1;R13C28_E21;R13C28_VSS_E210;1;R13C28_A1;R13C28_E210_A1;1;R13C25_W21;R13C25_VSS_W210;1;R13C25_A4;R13C25_W210_A4;1;VSS;;1;R13C26_W27;R13C26_VSS_W270;1;R13C26_D5;R13C26_W270_D5;1"
          }
        },
        "col_shift_reg_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3877555 ] ,
          "attributes": {
            "ROUTING": "R23C20_F4;;1;R23C20_S24;R23C20_F4_S240;1;R24C20_X05;R24C20_S241_X05;1;R24C20_LSR1;R24C20_X05_LSR1;1"
          }
        },
        "slow_clk": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R24C21_CLK2;R24C21_X03_CLK2;1;R24C20_CLK1;R24C20_X03_CLK1;1;R23C21_S26;R23C21_W262_S260;1;R24C21_X03;R24C21_S261_X03;1;R24C21_CLK0;R24C21_X03_CLK0;1;R23C31_W22;R23C31_Q2_W220;1;R23C29_W22;R23C29_W222_W220;1;R23C27_W23;R23C27_W222_W230;1;R23C25_W26;R23C25_W232_W260;1;R23C23_W26;R23C23_W262_W260;1;R23C21_W26;R23C21_W262_W260;1;R23C20_S26;R23C20_W261_S260;1;R24C20_X03;R24C20_S261_X03;1;R24C20_CLK0;R24C20_X03_CLK0;1;R23C31_Q2;;1;R23C31_X05;R23C31_Q2_X05;1;R23C31_A2;R23C31_X05_A2;1",
            "src": "../design/module_top.v:10.11-10.19",
            "hdlname": "scanner_inst slow_clk"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R24C21_CE2;R24C21_X06_CE2;1;R24C20_CE0;R24C20_E271_CE0;1;R21C19_S27;R21C19_F7_S270;1;R23C19_S27;R23C19_S272_S270;1;R24C19_E27;R24C19_S271_E270;1;R24C20_CE1;R24C20_E271_CE1;1;R23C21_S27;R23C21_S272_S270;1;R24C21_X06;R24C21_S271_X06;1;R24C21_CE0;R24C21_X06_CE0;1;R21C21_A1;R21C21_E272_A1;1;R21C19_F7;;1;R21C19_E27;R21C19_F7_E270;1;R21C21_S27;R21C21_E272_S270;1;R23C21_B7;R23C21_S272_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "temp_value[7]": {
          "hide_name": 0,
          "bits": [ 3881935 ] ,
          "attributes": {
            "ROUTING": "R23C22_Q0;;1;R23C22_E20;R23C22_Q0_E200;1;R23C24_N20;R23C24_E202_N200;1;R22C24_X01;R22C24_N201_X01;1;R22C24_B4;R22C24_X01_B4;1",
            "hdlname": "storage_inst temp_value",
            "src": "../design/module_top.v:25.17-25.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_shift_reg": {
          "hide_name": 0,
          "bits": [ 3877546 ] ,
          "attributes": {
            "ROUTING": "R25C20_E20;R25C20_S101_E200;1;R25C22_S20;R25C22_E202_S200;1;R27C22_S20;R27C22_S202_S200;1;R29C22_E20;R29C22_S202_E200;1;R29C23_D1;R29C23_E201_D1;1;R24C20_A5;R24C20_X06_A5;1;R24C20_S10;R24C20_Q3_S100;1;R24C20_D4;R24C20_S100_D4;1;R24C20_X06;R24C20_Q3_X06;1;R24C20_A6;R24C20_X06_A6;1;R24C21_A2;R24C21_E111_A2;1;R24C20_Q3;;1;R24C20_EW10;R24C20_Q3_EW10;1;R24C21_A1;R24C21_E111_A1;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881937 ] ,
          "attributes": {
            "ROUTING": "R23C22_F4;;1;R23C22_W13;R23C22_F4_W130;1;R23C21_N27;R23C21_W131_N270;1;R22C21_E27;R22C21_N271_E270;1;R22C22_S27;R22C22_E271_S270;1;R23C22_LSR0;R23C22_S271_LSR0;1"
          }
        },
        "registro_inst.col_shift_reg[1]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R24C22_S26;R24C22_E121_S260;1;R26C22_S26;R26C22_S262_S260;1;R28C22_S27;R28C22_S262_S270;1;R29C22_E27;R29C22_N272_E270;1;R29C23_A0;R29C23_E271_A0;1;R24C21_E10;R24C21_Q1_E100;1;R24C21_A5;R24C21_E100_A5;1;R24C21_X02;R24C21_Q1_X02;1;R24C21_C2;R24C21_X02_C2;1;R24C21_EW20;R24C21_Q1_EW20;1;R24C20_D5;R24C20_W121_D5;1;R24C20_C4;R24C20_W101_C4;1;R24C20_C6;R24C20_W101_C6;1;R24C21_W10;R24C21_Q1_W100;1;R24C21_Q1;;1",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:4.23-4.36",
            "hdlname": "scanner_inst col_shift_reg"
          }
        },
        "divisor_inst.clk_divider_counter[16]": {
          "hide_name": 0,
          "bits": [ 3881550 ] ,
          "attributes": {
            "ROUTING": "R22C34_C7;R22C34_S201_C7;1;R21C34_Q0;;1;R21C34_S20;R21C34_Q0_S200;1;R22C34_X01;R22C34_S201_X01;1;R22C34_B5;R22C34_X01_B5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "registro_inst.col_shift_reg[2]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R24C19_S25;R24C19_W252_S250;1;R26C19_S25;R26C19_S252_S250;1;R28C19_W25;R28C19_S252_W250;1;R28C17_W20;R28C17_W252_W200;1;R28C15_W20;R28C15_W202_W200;1;R28C13_S20;R28C13_W202_S200;1;R29C13_D1;R29C13_S201_D1;1;R24C21_X08;R24C21_Q5_X08;1;R24C21_D2;R24C21_X08_D2;1;R24C20_X08;R24C20_W251_X08;1;R24C20_C5;R24C20_X08_C5;1;R24C20_B4;R24C20_W111_B4;1;R24C21_W25;R24C21_Q5_W250;1;R24C20_A1;R24C20_W251_A1;1;R24C21_Q5;;1;R24C21_EW10;R24C21_Q5_EW10;1;R24C20_B6;R24C20_W111_B6;1",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:4.23-4.36",
            "hdlname": "scanner_inst col_shift_reg"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881940 ] ,
          "attributes": {
            "ROUTING": "R23C23_F6;;1;R23C23_X07;R23C23_F6_X07;1;R23C23_LSR1;R23C23_X07_LSR1;1"
          }
        },
        "registro_inst.col_shift_reg[3]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R24C18_S21;R24C18_W212_S210;1;R26C18_S21;R26C18_S212_S210;1;R28C18_W21;R28C18_S212_W210;1;R28C16_W24;R28C16_W212_W240;1;R28C14_W25;R28C14_W242_W250;1;R28C13_S25;R28C13_W251_S250;1;R29C13_A0;R29C13_S251_A0;1;R24C20_W10;R24C20_Q1_W100;1;R24C20_B5;R24C20_W100_B5;1;R24C20_A3;R24C20_X02_A3;1;R24C20_W21;R24C20_Q1_W210;1;R24C20_A4;R24C20_W210_A4;1;R24C20_X02;R24C20_Q1_X02;1;R24C20_D6;R24C20_X02_D6;1;R24C20_Q1;;1;R24C20_E13;R24C20_Q1_E130;1;R24C21_B2;R24C21_E131_B2;1",
            "src": "../design/module_top.v:72.17-80.6|../design/module_row_scanner.v:4.23-4.36",
            "hdlname": "scanner_inst col_shift_reg"
          }
        },
        "storage_inst.temp_B_DFFC_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881917 ] ,
          "attributes": {
            "ROUTING": "R23C24_F0;;1;R23C24_E13;R23C24_F0_E130;1;R23C25_N27;R23C25_E131_N270;1;R21C25_LSR0;R21C25_N272_LSR0;1"
          }
        },
        "display_inst.catodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R17C40_OF7;;1;R17C40_S27;R17C40_OF7_S270;1;R19C40_S22;R19C40_S272_S220;1;R21C40_S23;R21C40_S222_S230;1;R23C40_S23;R23C40_S232_S230;1;R25C40_S26;R25C40_S232_S260;1;R27C40_S26;R27C40_S262_S260;1;R29C40_E26;R29C40_S262_E260;1;R29C41_X03;R29C41_E261_X03;1;R29C41_D1;R29C41_X03_D1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881945 ] ,
          "attributes": {
            "ROUTING": "R20C23_F6;;1;R20C23_X07;R20C23_F6_X07;1;R20C23_LSR2;R20C23_X07_LSR2;1"
          }
        },
        "display_inst.catodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R17C42_OF7;;1;R17C42_S27;R17C42_OF7_S270;1;R19C42_S22;R19C42_S272_S220;1;R21C42_S23;R21C42_S222_S230;1;R23C42_S26;R23C42_S232_S260;1;R25C42_S27;R25C42_S262_S270;1;R27C42_S27;R27C42_S272_S270;1;R29C42_W27;R29C42_S272_W270;1;R29C41_A0;R29C41_W271_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3881549 ] ,
          "attributes": {
            "ROUTING": "R22C34_F5;;1;R22C34_N25;R22C34_F5_N250;1;R21C34_A0;R21C34_N251_A0;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF7;;1;R15C42_N27;R15C42_OF7_N270;1;R13C42_E27;R13C42_N272_E270;1;R13C44_E27;R13C44_E272_E270;1;R13C46_E27;R13C46_E272_E270;1;R13C47_A0;R13C47_E271_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881950 ] ,
          "attributes": {
            "ROUTING": "R23C22_F6;;1;R23C22_X07;R23C22_F6_X07;1;R23C22_LSR1;R23C22_X07_LSR1;1"
          }
        },
        "display_inst.catodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R17C44_OF7;;1;R17C44_N27;R17C44_OF7_N270;1;R15C44_E27;R15C44_N272_E270;1;R15C46_E27;R15C46_E272_E270;1;R15C47_N27;R15C47_E271_N270;1;R14C47_A0;R14C47_N271_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "scanner_inst.key_value_ALU_I0_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "7",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[4]": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R15C44_OF7;;1;R15C44_N27;R15C44_OF7_N270;1;R14C44_E27;R14C44_N271_E270;1;R14C46_E22;R14C46_E272_E220;1;R14C47_D1;R14C47_E221_D1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881955 ] ,
          "attributes": {
            "ROUTING": "R21C22_F7;;1;R21C22_X08;R21C22_F7_X08;1;R21C22_LSR2;R21C22_X08_LSR2;1"
          }
        },
        "display_inst.catodo_o[5]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R16C42_OF7;;1;R16C42_E27;R16C42_OF7_E270;1;R16C44_E27;R16C44_E272_E270;1;R16C46_E22;R16C46_E272_E220;1;R16C47_N22;R16C47_E221_N220;1;R15C47_D1;R15C47_N221_D1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.clk_divider_counter[17]": {
          "hide_name": 0,
          "bits": [ 3881547 ] ,
          "attributes": {
            "ROUTING": "R22C35_W27;R22C35_N131_W270;1;R22C34_X04;R22C34_W271_X04;1;R22C34_D7;R22C34_X04_D7;1;R23C35_Q5;;1;R23C35_N13;R23C35_Q5_N130;1;R22C35_B0;R22C35_N131_B0;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "display_inst.catodo_o[6]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R16C44_OF7;;1;R16C44_E13;R16C44_OF7_E130;1;R16C45_E27;R16C45_E131_E270;1;R16C47_N27;R16C47_E272_N270;1;R15C47_A0;R15C47_N271_A0;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "booth_multiplier_inst.rst": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R14C26_S25;R14C26_E252_S250;1;R15C26_E25;R15C26_S251_E250;1;R15C27_A0;R15C27_E251_A0;1;R13C24_E21;R13C24_E212_E210;1;R13C26_E81;R13C26_E212_E810;1;R13C34_W22;R13C34_E818_W220;1;R13C32_W22;R13C32_W222_W220;1;R13C31_X01;R13C31_W221_X01;1;R13C31_A7;R13C31_X01_A7;1;R22C12_X03;R22C12_S261_X03;1;R22C12_A7;R22C12_X03_A7;1;R21C24_E27;R21C24_S272_E270;1;R21C25_A7;R21C25_E271_A7;1;R22C22_E25;R22C22_S251_E250;1;R22C24_A6;R22C24_E252_A6;1;R15C12_A6;R15C12_X06_A6;1;R11C20_S25;R11C20_E252_S250;1;R13C20_S25;R13C20_S252_S250;1;R15C20_S20;R15C20_S252_S200;1;R17C20_X05;R17C20_S202_X05;1;R17C20_A4;R17C20_X05_A4;1;R19C21_S20;R19C21_E201_S200;1;R21C21_S21;R21C21_S202_S210;1;R22C21_A6;R22C21_S211_A6;1;R18C13_A6;R18C13_S231_A6;1;R12C24_A7;R12C24_E252_A7;1;R12C10_A6;R12C10_S211_A6;1;R21C16_A3;R21C16_S252_A3;1;R11C14_A7;R11C14_S210_A7;1;R21C10_W25;R21C10_S252_W250;1;R21C9_A0;R21C9_W251_A0;1;R17C10_S20;R17C10_S252_S200;1;R18C10_W20;R18C10_S201_W200;1;R18C10_A6;R18C10_W200_A6;1;R21C23_A6;R21C23_E271_A6;1;R21C22_S26;R21C22_E262_S260;1;R23C22_E26;R23C22_S262_E260;1;R23C23_X03;R23C23_E261_X03;1;R23C23_A7;R23C23_X03_A7;1;R14C25_X03;R14C25_S261_X03;1;R14C25_A6;R14C25_X03_A6;1;R15C22_A1;R15C22_S252_A1;1;R17C19_S26;R17C19_E261_S260;1;R19C19_S27;R19C19_S262_S270;1;R21C19_S22;R21C19_S272_S220;1;R23C19_S23;R23C19_S222_S230;1;R24C19_A4;R24C19_S231_A4;1;R11C14_A6;R11C14_S210_A6;1;R13C25_S25;R13C25_E251_S250;1;R15C25_S25;R15C25_S252_S250;1;R17C25_S25;R17C25_S252_S250;1;R19C25_S20;R19C25_S252_S200;1;R21C25_S21;R21C25_S202_S210;1;R22C25_A7;R22C25_S211_A7;1;R13C19_S24;R13C19_E241_S240;1;R15C19_X01;R15C19_S242_X01;1;R15C19_A7;R15C19_X01_A7;1;R15C17_A6;R15C17_X03_A6;1;R21C23_A7;R21C23_S212_A7;1;R11C28_E20;R11C28_E202_E200;1;R11C29_X01;R11C29_E201_X01;1;R11C29_A6;R11C29_X01_A6;1;R11C30_S25;R11C30_E834_S250;1;R12C30_W25;R12C30_S251_W250;1;R12C29_A6;R12C29_W251_A6;1;R15C21_S23;R15C21_E231_S230;1;R17C21_A6;R17C21_S232_A6;1;R19C26_S21;R19C26_E212_S210;1;R21C26_A6;R21C26_S212_A6;1;R15C26_E20;R15C26_E252_E200;1;R15C28_E21;R15C28_E202_E210;1;R15C29_X02;R15C29_E211_X02;1;R15C29_A0;R15C29_X02_A0;1;R11C26_E83;R11C26_E252_E830;1;R11C30_S26;R11C30_E834_S260;1;R12C30_E26;R12C30_S261_E260;1;R12C31_X07;R12C31_E261_X07;1;R12C31_A3;R12C31_X07_A3;1;R14C18_A7;R14C18_X06_A7;1;R11C28_S24;R11C28_E242_S240;1;R12C28_E24;R12C28_S241_E240;1;R12C30_E25;R12C30_E242_E250;1;R12C31_A2;R12C31_E251_A2;1;R21C14_E25;R21C14_S252_E250;1;R21C16_E25;R21C16_E252_E250;1;R21C18_E25;R21C18_E252_E250;1;R21C19_A5;R21C19_E251_A5;1;R21C24_S21;R21C24_S212_S210;1;R22C24_A7;R22C24_S211_A7;1;R15C12_S22;R15C12_S272_S220;1;R17C12_S23;R17C12_S222_S230;1;R18C12_A7;R18C12_S231_A7;1;R13C20_E24;R13C20_E212_E240;1;R13C21_X03;R13C21_E241_X03;1;R13C21_A6;R13C21_X03_A6;1;R11C24_E24;R11C24_E242_E240;1;R11C26_E24;R11C26_E242_E240;1;R11C27_X03;R11C27_E241_X03;1;R11C27_A7;R11C27_X03_A7;1;R13C19_A5;R13C19_X06_A5;1;R11C22_S21;R11C22_E212_S210;1;R13C22_S21;R13C22_S212_S210;1;R15C22_A7;R15C22_S212_A7;1;R11C24_E21;R11C24_E202_E210;1;R11C25_X02;R11C25_E211_X02;1;R11C25_A3;R11C25_X02_A3;1;R19C14_S25;R19C14_S242_S250;1;R21C14_S20;R21C14_S252_S200;1;R22C14_X01;R22C14_S201_X01;1;R22C14_A7;R22C14_X01_A7;1;R11C24_X03;R11C24_E242_X03;1;R11C24_A7;R11C24_X03_A7;1;R11C25_A2;R11C25_E251_A2;1;R13C28_S27;R13C28_E272_S270;1;R14C28_A3;R14C28_S271_A3;1;R15C14_S21;R15C14_S212_S210;1;R17C14_S24;R17C14_S212_S240;1;R19C14_S24;R19C14_S242_S240;1;R21C14_S25;R21C14_S242_S250;1;R22C14_A0;R22C14_S251_A0;1;R15C24_S20;R15C24_E202_S200;1;R17C24_S21;R17C24_S202_S210;1;R19C24_S81;R19C24_S212_S810;1;R23C24_E21;R23C24_S814_E210;1;R23C24_A1;R23C24_E210_A1;1;R14C13_A7;R14C13_X01_A7;1;R19C24_E21;R19C24_E212_E210;1;R19C25_S21;R19C25_E211_S210;1;R21C25_A6;R21C25_S212_A6;1;R21C20_E26;R21C20_E232_E260;1;R21C22_E27;R21C22_E262_E270;1;R15C11_A1;R15C11_X03_A1;1;R11C30_X03;R11C30_E242_X03;1;R11C30_A6;R11C30_X03_A6;1;R11C12_A7;R11C12_X01_A7;1;R18C14_A6;R18C14_S231_A6;1;R12C10_A7;R12C10_S211_A7;1;R21C22_E25;R21C22_S252_E250;1;R21C24_S25;R21C24_E252_S250;1;R22C24_E25;R22C24_S251_E250;1;R22C26_A4;R22C26_E252_A4;1;R20C25_A4;R20C25_W272_A4;1;R15C21_A2;R15C21_E251_A2;1;R16C26_E20;R16C26_E252_E200;1;R16C28_E20;R16C28_E202_E200;1;R16C30_E20;R16C30_E202_E200;1;R16C32_E20;R16C32_E202_E200;1;R16C34_E21;R16C34_E202_E210;1;R16C35_X02;R16C35_E211_X02;1;R16C35_A2;R16C35_X02_A2;1;R20C22_A5;R20C22_X06_A5;1;R15C20_A6;R15C20_X06_A6;1;R14C22_A6;R14C22_E272_A6;1;R19C20_S25;R19C20_S252_S250;1;R20C20_X06;R20C20_S251_X06;1;R20C20_A6;R20C20_X06_A6;1;R21C20_E25;R21C20_E252_E250;1;R21C22_S25;R21C22_E252_S250;1;R13C27_X03;R13C27_E241_X03;1;R13C22_E24;R13C22_E242_E240;1;R13C27_A6;R13C27_X03_A6;1;R11C20_E21;R11C20_E212_E210;1;R11C22_E24;R11C22_E212_E240;1;R11C24_E25;R11C24_E242_E250;1;R11C26_A7;R11C26_E252_A7;1;R21C20_S21;R21C20_S818_S210;1;R23C20_E21;R23C20_S212_E210;1;R23C22_X06;R23C22_E212_X06;1;R23C22_A4;R23C22_X06_A4;1;R21C16_A7;R21C16_S212_A7;1;R23C19_A0;R23C19_E251_A0;1;R14C26_A6;R14C26_X03_A6;1;R14C24_E25;R14C24_E242_E250;1;R14C26_A5;R14C26_E252_A5;1;R17C12_S22;R17C12_S272_S220;1;R19C12_S22;R19C12_S222_S220;1;R21C12_S23;R21C12_S222_S230;1;R22C12_A6;R22C12_S231_A6;1;R13C16_A3;R13C16_X02_A3;1;R19C14_E25;R19C14_S252_E250;1;R19C16_E25;R19C16_E252_E250;1;R19C18_E20;R19C18_E252_E200;1;R19C20_E20;R19C20_E202_E200;1;R19C22_E21;R19C22_E202_E210;1;R19C24_S21;R19C24_E212_S210;1;R20C24_A6;R20C24_S211_A6;1;R11C26_X01;R11C26_E202_X01;1;R11C26_A6;R11C26_X01_A6;1;R20C16_E23;R20C16_S231_E230;1;R20C18_E23;R20C18_E232_E230;1;R20C20_E80;R20C20_E232_E800;1;R20C28_W13;R20C28_E808_W130;1;R20C27_W27;R20C27_W131_W270;1;R20C25_A7;R20C25_W272_A7;1;R13C19_X03;R13C19_E241_X03;1;R13C19_A7;R13C19_X03_A7;1;R16C16_E22;R16C16_S221_E220;1;R16C18_E22;R16C18_E222_E220;1;R16C20_E81;R16C20_E222_E810;1;R16C28_E22;R16C28_E818_E220;1;R16C30_E23;R16C30_E222_E230;1;R16C32_E26;R16C32_E232_E260;1;R16C34_E27;R16C34_E262_E270;1;R16C35_A3;R16C35_E271_A3;1;R18C11_A6;R18C11_E251_A6;1;R14C12_A6;R14C12_X01_A6;1;R15C13_X02;R15C13_W211_X02;1;R15C13_A3;R15C13_X02_A3;1;R20C10_W24;R20C10_S241_W240;1;R20C9_X03;R20C9_W241_X03;1;R20C9_A6;R20C9_X03_A6;1;R23C21_A1;R23C21_E251_A1;1;R11C18_E21;R11C18_E212_E210;1;R11C20_S21;R11C20_E212_S210;1;R13C20_S81;R13C20_S212_S810;1;R21C20_E22;R21C20_S818_E220;1;R21C22_E22;R21C22_E222_E220;1;R21C24_S22;R21C24_E222_S220;1;R23C24_E22;R23C24_S222_E220;1;R23C26_E22;R23C26_E222_E220;1;R23C28_E22;R23C28_E222_E220;1;R23C30_E23;R23C30_E222_E230;1;R23C32_B1;R23C32_E232_B1;1;R17C14_E23;R17C14_S232_E230;1;R17C16_E26;R17C16_E232_E260;1;R17C18_E26;R17C18_E262_E260;1;R17C20_E27;R17C20_E262_E270;1;R17C21_A7;R17C21_E271_A7;1;R13C14_S24;R13C14_S212_S240;1;R14C14_X05;R14C14_S241_X05;1;R14C14_A3;R14C14_X05_A3;1;R14C13_X01;R14C13_W221_X01;1;R14C13_A6;R14C13_X01_A6;1;R11C16_E21;R11C16_E212_E210;1;R11C17_S21;R11C17_E211_S210;1;R12C17_X02;R12C17_S211_X02;1;R12C17_A3;R12C17_X02_A3;1;R11C12_S27;R11C12_W271_S270;1;R13C12_S27;R13C12_S272_S270;1;R15C12_S27;R15C12_S272_S270;1;R17C12_A0;R17C12_S272_A0;1;R15C20_E23;R15C20_E232_E230;1;R15C22_E26;R15C22_E232_E260;1;R15C24_S26;R15C24_E262_S260;1;R17C24_S27;R17C24_S262_S270;1;R19C24_S27;R19C24_S272_S270;1;R21C24_S27;R21C24_S272_S270;1;R23C24_A0;R23C24_S272_A0;1;R11C30_X02;R11C30_E212_X02;1;R11C30_A1;R11C30_X02_A1;1;R22C11_X06;R22C11_E211_X06;1;R22C11_A7;R22C11_X06_A7;1;R15C14_S25;R15C14_S242_S250;1;R17C14_S25;R17C14_S252_S250;1;R15C14_W21;R15C14_S212_W210;1;R15C18_X06;R15C18_E232_X06;1;R15C18_A6;R15C18_X06_A6;1;R13C16_S22;R13C16_E222_S220;1;R15C16_S22;R15C16_S222_S220;1;R17C16_S23;R17C16_S222_S230;1;R19C16_S23;R19C16_S232_S230;1;R20C16_A7;R20C16_S231_A7;1;R13C20_S24;R13C20_E242_S240;1;R15C20_S25;R15C20_S242_S250;1;R17C20_X06;R17C20_S252_X06;1;R17C20_A5;R17C20_X06_A5;1;R13C19_X06;R13C19_E231_X06;1;R13C19_A6;R13C19_X06_A6;1;R15C16_X02;R15C16_E212_X02;1;R15C16_A2;R15C16_X02_A2;1;R11C13_W27;R11C13_W131_W270;1;R11C11_A5;R11C11_W272_A5;1;R17C13_X02;R17C13_W231_X02;1;R17C13_A0;R17C13_X02_A0;1;R21C24_A6;R21C24_E272_A6;1;R21C16_E23;R21C16_S232_E230;1;R21C18_E23;R21C18_E232_E230;1;R13C17_S22;R13C17_E221_S220;1;R15C17_S23;R15C17_S222_S230;1;R16C17_A6;R16C17_S231_A6;1;R18C10_E25;R18C10_S251_E250;1;R18C12_A6;R18C12_E252_A6;1;R13C17_S21;R13C17_E211_S210;1;R15C17_S21;R15C17_S212_S210;1;R16C17_A7;R16C17_S211_A7;1;R11C14_W13;R11C14_E818_W130;1;R11C13_A1;R11C13_W131_A1;1;R15C22_S25;R15C22_E252_S250;1;R17C22_S25;R17C22_S252_S250;1;R19C22_S25;R19C22_S252_S250;1;R20C22_E25;R20C22_S251_E250;1;R20C23_A6;R20C23_E251_A6;1;R22C13_A6;R22C13_W271_A6;1;R13C14_E22;R13C14_S222_E220;1;R13C16_E22;R13C16_E222_E220;1;R13C18_E23;R13C18_E222_E230;1;R13C20_E26;R13C20_E232_E260;1;R13C22_E26;R13C22_E262_E260;1;R13C24_E26;R13C24_E262_E260;1;R13C26_E27;R13C26_E262_E270;1;R13C28_E22;R13C28_E272_E220;1;R13C30_E23;R13C30_E222_E230;1;R13C31_X06;R13C31_E231_X06;1;R13C31_A5;R13C31_X06_A5;1;R14C20_E25;R14C20_S251_E250;1;R14C34_E21;R14C34_E818_E210;1;R14C35_B1;R14C35_E211_B1;1;R15C22_E20;R15C22_E202_E200;1;R15C23_S20;R15C23_E201_S200;1;R17C23_S20;R17C23_S202_S200;1;R19C23_S21;R19C23_S202_S210;1;R21C23_S21;R21C23_S212_S210;1;R23C23_A6;R23C23_S212_A6;1;R18C10_E24;R18C10_S241_E240;1;R18C11_X03;R18C11_E241_X03;1;R18C11_A7;R18C11_X03_A7;1;R14C22_E27;R14C22_E272_E270;1;R14C23_A0;R14C23_E271_A0;1;R15C10_E24;R15C10_S242_E240;1;R15C11_X03;R15C11_E241_X03;1;R15C11_A6;R15C11_X03_A6;1;R13C16_A2;R13C16_X02_A2;1;R13C16_X02;R13C16_S212_X02;1;R11C18_S21;R11C18_E212_S210;1;R13C18_A6;R13C18_S212_A6;1;R13C20_X03;R13C20_E242_X03;1;R13C20_A6;R13C20_X03_A6;1;R15C16_E24;R15C16_S242_E240;1;R15C18_E25;R15C18_E242_E250;1;R15C20_E20;R15C20_E252_E200;1;R16C22_E25;R16C22_S251_E250;1;R16C24_E25;R16C24_E252_E250;1;R15C14_E21;R15C14_S212_E210;1;R15C16_E21;R15C16_E212_E210;1;R15C18_E24;R15C18_E212_E240;1;R15C20_E25;R15C20_E242_E250;1;R15C21_A3;R15C21_E251_A3;1;R11C28_A1;R11C28_X01_A1;1;R21C10_S20;R21C10_S252_S200;1;R23C10_E20;R23C10_S202_E200;1;R23C12_X05;R23C12_E202_X05;1;R23C12_A5;R23C12_X05_A5;1;R18C14_E25;R18C14_S251_E250;1;R18C15_A1;R18C15_E251_A1;1;R13C30_X01;R13C30_E222_X01;1;R13C30_A6;R13C30_X01_A6;1;R13C21_A1;R13C21_X03_A1;1;R14C26_X03;R14C26_S241_X03;1;R21C20_S27;R21C20_E272_S270;1;R23C20_X06;R23C20_S272_X06;1;R23C20_A4;R23C20_X06_A4;1;R14C14_A6;R14C14_S211_A6;1;R11C30_S24;R11C30_E242_S240;1;R13C30_S24;R13C30_S242_S240;1;R15C30_E24;R15C30_S242_E240;1;R15C32_E25;R15C32_E242_E250;1;R15C34_E25;R15C34_E252_E250;1;R15C35_A2;R15C35_E251_A2;1;R20C20_E23;R20C20_E232_E230;1;R20C22_X06;R20C22_E232_X06;1;R12C30_A6;R12C30_S211_A6;1;R20C14_E26;R20C14_S261_E260;1;R20C16_E26;R20C16_E262_E260;1;R20C18_E26;R20C18_E262_E260;1;R20C20_E26;R20C20_E262_E260;1;R20C22_E27;R20C22_E262_E270;1;R20C24_A7;R20C24_E272_A7;1;R23C18_S27;R23C18_E272_S270;1;R24C18_E27;R24C18_S271_E270;1;R24C19_A1;R24C19_E271_A1;1;R20C10_W25;R20C10_S251_W250;1;R20C9_A0;R20C9_W251_A0;1;R12C22_E25;R12C22_S251_E250;1;R12C24_A6;R12C24_E252_A6;1;R15C15_S21;R15C15_S212_S210;1;R17C15_S21;R17C15_S212_S210;1;R19C15_S21;R19C15_S212_S210;1;R20C15_A7;R20C15_S211_A7;1;R13C18_S24;R13C18_S212_S240;1;R14C18_E24;R14C18_S241_E240;1;R14C26_E81;R14C26_E212_E810;1;R14C22_E20;R14C22_E252_E200;1;R14C24_E21;R14C24_E202_E210;1;R14C20_E24;R14C20_E242_E240;1;R14C22_E24;R14C22_E242_E240;1;R21C14_E26;R21C14_S262_E260;1;R21C16_E27;R21C16_E262_E270;1;R21C18_E27;R21C18_E272_E270;1;R21C20_E27;R21C20_E272_E270;1;R21C21_A7;R21C21_E271_A7;1;R13C14_S21;R13C14_S212_S210;1;R20C24_E27;R20C24_E272_E270;1;R19C10_S25;R19C10_S252_S250;1;R20C25_A6;R20C25_E271_A6;1;R13C20_X02;R13C20_E212_X02;1;R13C20_A2;R13C20_X02_A2;1;R13C14_E21;R13C14_S212_E210;1;R13C16_E21;R13C16_E212_E210;1;R13C18_E21;R13C18_E212_E210;1;R13C20_S21;R13C20_E212_S210;1;R15C16_S21;R15C16_E212_S210;1;R17C16_S21;R17C16_S212_S210;1;R19C16_S21;R19C16_S212_S210;1;R13C26_S24;R13C26_E242_S240;1;R13C22_E25;R13C22_S252_E250;1;R13C24_E25;R13C24_E252_E250;1;R13C28_E25;R13C28_E242_E250;1;R13C30_A7;R13C30_E252_A7;1;R19C12_S26;R19C12_S232_S260;1;R21C12_S26;R21C12_S262_S260;1;R13C18_E24;R13C18_S242_E240;1;R13C20_E25;R13C20_E242_E250;1;R13C22_A0;R13C22_E252_A0;1;R11C14_S21;R11C14_E818_S210;1;R12C14_A7;R12C14_S211_A7;1;R15C14_E22;R15C14_S222_E220;1;R15C16_E23;R15C16_E222_E230;1;R15C18_E23;R15C18_E232_E230;1;R15C20_X06;R15C20_E232_X06;1;R15C20_A7;R15C20_X06_A7;1;R15C10_S24;R15C10_S212_S240;1;R17C10_S24;R17C10_S242_S240;1;R19C10_S24;R19C10_S242_S240;1;R21C10_S25;R21C10_S242_S250;1;R22C10_E25;R22C10_S251_E250;1;R22C11_A0;R22C11_E251_A0;1;R11C28_E21;R11C28_E212_E210;1;R11C30_S21;R11C30_E212_S210;1;R12C30_A7;R12C30_S211_A7;1;R12C10_W21;R12C10_S211_W210;1;R12C9_X06;R12C9_W211_X06;1;R12C9_A7;R12C9_X06_A7;1;R23C20_S27;R23C20_E272_S270;1;R24C20_E27;R24C20_S271_E270;1;R24C21_A3;R24C21_E271_A3;1;R11C26_E20;R11C26_E202_E200;1;R11C28_X01;R11C28_E202_X01;1;R11C28_A6;R11C28_X01_A6;1;R23C14_E27;R23C14_S272_E270;1;R23C16_E27;R23C16_E272_E270;1;R23C18_E27;R23C18_E272_E270;1;R23C20_E27;R23C20_E272_E270;1;R23C22_E27;R23C22_E272_E270;1;R23C24_E27;R23C24_E272_E270;1;R23C26_E27;R23C26_E272_E270;1;R23C28_E27;R23C28_E272_E270;1;R23C30_E27;R23C30_E272_E270;1;R23C31_A1;R23C31_E271_A1;1;R14C27_A7;R14C27_X03_A7;1;R14C15_X02;R14C15_S211_X02;1;R14C15_A0;R14C15_X02_A0;1;R21C16_S25;R21C16_S252_S250;1;R23C16_E25;R23C16_S252_E250;1;R23C18_E25;R23C18_E252_E250;1;R23C20_E25;R23C20_E252_E250;1;R23C22_A6;R23C22_E252_A6;1;R15C20_S24;R15C20_S212_S240;1;R17C20_S25;R17C20_S242_S250;1;R14C18_E26;R14C18_E232_E260;1;R14C20_E27;R14C20_E262_E270;1;R14C22_E22;R14C22_E272_E220;1;R14C24_E23;R14C24_E222_E230;1;R14C26_E26;R14C26_E232_E260;1;R14C27_X03;R14C27_E261_X03;1;R14C27_A6;R14C27_X03_A6;1;R14C10_A6;R14C10_S211_A6;1;R13C16_S24;R13C16_S212_S240;1;R15C16_S24;R15C16_S242_S240;1;R17C16_S24;R17C16_S242_S240;1;R19C16_S25;R19C16_S242_S250;1;R20C16_X06;R20C16_S251_X06;1;R20C16_A6;R20C16_X06_A6;1;R18C10_A0;R18C10_S251_A0;1;R11C22_E20;R11C22_E252_E200;1;R11C24_E20;R11C24_E202_E200;1;R11C26_E21;R11C26_E202_E210;1;R11C28_E24;R11C28_E212_E240;1;R11C29_X03;R11C29_E241_X03;1;R11C29_A7;R11C29_X03_A7;1;R17C10_E25;R17C10_S252_E250;1;R17C11_A6;R17C11_E251_A6;1;R11C16_S21;R11C16_E212_S210;1;R12C16_A6;R12C16_S211_A6;1;R14C10_X02;R14C10_S211_X02;1;R14C10_A2;R14C10_X02_A2;1;R14C14_E22;R14C14_S221_E220;1;R14C16_E23;R14C16_E222_E230;1;R14C18_X06;R14C18_E232_X06;1;R14C18_A6;R14C18_X06_A6;1;R11C14_W22;R11C14_E818_W220;1;R11C12_X01;R11C12_W222_X01;1;R11C12_A6;R11C12_X01_A6;1;R14C14_W22;R14C14_S221_W220;1;R14C12_X01;R14C12_W222_X01;1;R14C12_A7;R14C12_X01_A7;1;R22C16_E25;R22C16_S251_E250;1;R22C18_A3;R22C18_E252_A3;1;R17C14_W23;R17C14_S232_W230;1;R17C13_S23;R17C13_W231_S230;1;R18C13_A7;R18C13_S231_A7;1;R15C17_X03;R15C17_E241_X03;1;R15C17_A7;R15C17_X03_A7;1;R14C11_A6;R14C11_X06_A6;1;R14C10_A7;R14C10_S211_A7;1;R22C10_E21;R22C10_S211_E210;1;R22C12_X02;R22C12_E212_X02;1;R22C12_A0;R22C12_X02_A0;1;R13C10_S21;R13C10_S212_S210;1;R14C10_E21;R14C10_S211_E210;1;R14C11_X06;R14C11_E211_X06;1;R14C11_A7;R14C11_X06_A7;1;R15C22_E25;R15C22_S252_E250;1;R15C24_E25;R15C24_E252_E250;1;R21C22_A7;R21C22_E272_A7;1;R13C22_E21;R13C22_S212_E210;1;R11C14_S22;R11C14_E818_S220;1;R13C14_S22;R13C14_S222_S220;1;R15C14_S23;R15C14_S222_S230;1;R17C14_S23;R17C14_S232_S230;1;R19C14_S26;R19C14_S232_S260;1;R21C14_S27;R21C14_S262_S270;1;R22C14_W27;R22C14_S271_W270;1;R22C13_A7;R22C13_W271_A7;1;R21C18_E21;R21C18_S212_E210;1;R21C20_E21;R21C20_E212_E210;1;R21C22_E24;R21C22_E212_E240;1;R21C24_E25;R21C24_E242_E250;1;R21C26_A1;R21C26_E252_A1;1;R13C10_S24;R13C10_S212_S240;1;R15C10_S25;R15C10_S242_S250;1;R17C10_S25;R17C10_S252_S250;1;R19C10_S20;R19C10_S252_S200;1;R21C10_S21;R21C10_S202_S210;1;R22C10_A6;R22C10_S211_A6;1;R13C18_S25;R13C18_S242_S250;1;R15C18_S20;R15C18_S252_S200;1;R17C18_S20;R17C18_S202_S200;1;R19C18_S21;R19C18_S202_S210;1;R21C18_A6;R21C18_S212_A6;1;R11C18_S24;R11C18_E242_S240;1;R13C18_X01;R13C18_S242_X01;1;R13C18_A7;R13C18_X01_A7;1;R11C21_S25;R11C21_E251_S250;1;R13C21_S25;R13C21_S252_S250;1;R15C21_S20;R15C21_S252_S200;1;R17C21_S21;R17C21_S202_S210;1;R19C21_S21;R19C21_S212_S210;1;R21C21_X02;R21C21_S212_X02;1;R21C21_A2;R21C21_X02_A2;1;R11C15_S21;R11C15_E211_S210;1;R13C15_S21;R13C15_S212_S210;1;R14C15_A7;R14C15_S211_A7;1;R11C17_S24;R11C17_E241_S240;1;R13C17_S24;R13C17_S242_S240;1;R15C17_S25;R15C17_S242_S250;1;R17C17_S25;R17C17_S252_S250;1;R19C17_S25;R19C17_S252_S250;1;R20C17_A1;R20C17_S251_A1;1;R14C22_E25;R14C22_S251_E250;1;R13C22_S25;R13C22_E252_S250;1;R15C12_X06;R15C12_S272_X06;1;R15C12_A4;R15C12_X06_A4;1;R11C27_X02;R11C27_E211_X02;1;R11C27_A1;R11C27_X02_A1;1;R13C24_E24;R13C24_E242_E240;1;R13C26_E24;R13C26_E242_E240;1;R11C14_E21;R11C14_E818_E210;1;R11C16_E24;R11C16_E212_E240;1;R11C18_E25;R11C18_E242_E250;1;R11C20_E25;R11C20_E252_E250;1;R11C22_S25;R11C22_E252_S250;1;R14C23_A7;R14C23_E251_A7;1;R13C25_S26;R13C25_E261_S260;1;R15C25_S26;R15C25_S262_S260;1;R17C25_S27;R17C25_S262_S270;1;R19C25_S22;R19C25_S272_S220;1;R21C25_S23;R21C25_S222_S230;1;R22C25_A6;R22C25_S231_A6;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_E26;R3C2_S262_E260;1;R3C4_S26;R3C4_E262_S260;1;R5C4_S27;R5C4_S262_S270;1;R7C4_S27;R7C4_S272_S270;1;R9C4_S22;R9C4_S272_S220;1;R11C4_E22;R11C4_S222_E220;1;R11C6_E81;R11C6_E222_E810;1;R11C10_S21;R11C10_E814_S210;1;R11C10_A7;R11C10_S210_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:3.17-3.20",
            "hdlname": "storage_inst rst"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881960 ] ,
          "attributes": {
            "ROUTING": "R21C21_F7;;1;R21C21_E27;R21C21_F7_E270;1;R21C22_LSR1;R21C22_E271_LSR1;1"
          }
        },
        "booth_multiplier_inst.clk": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R21C19_CLK0;R21C19_GB00_CLK0;5;R21C20_GBO0;R21C20_GT00_GBO0;5;R20C20_GT00;R20C20_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R14C23_CLK2;R14C23_GB00_CLK2;5;R14C24_GBO0;R14C24_GT00_GBO0;5;R20C24_GT00;R20C24_SPINE16_GT00;5;R13C22_CLK1;R13C22_GB00_CLK1;5;R13C20_GBO0;R13C20_GT00_GBO0;5;R15C20_CLK1;R15C20_GB00_CLK1;5;R15C20_GBO0;R15C20_GT00_GBO0;5;R13C21_CLK2;R13C21_GB00_CLK2;5;R13C21_CLK1;R13C21_GB00_CLK1;5;R14C22_CLK2;R14C22_GB00_CLK2;5;R14C20_GBO0;R14C20_GT00_GBO0;5;R17C20_CLK1;R17C20_GB00_CLK1;5;R17C20_GBO0;R17C20_GT00_GBO0;5;R13C19_CLK0;R13C19_GB00_CLK0;5;R15C19_CLK2;R15C19_GB00_CLK2;5;R15C20_CLK0;R15C20_GB00_CLK0;5;R15C20_CLK2;R15C20_GB00_CLK2;5;R13C19_CLK1;R13C19_GB00_CLK1;5;R15C22_CLK1;R15C22_GB00_CLK1;5;R13C20_CLK0;R13C20_GB00_CLK0;5;R13C18_CLK1;R13C18_GB00_CLK1;5;R13C16_GBO0;R13C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R15C18_CLK2;R15C18_GB00_CLK2;5;R15C16_GBO0;R15C16_GT00_GBO0;5;R15C18_CLK0;R15C18_GB00_CLK0;5;R15C18_CLK1;R15C18_GB00_CLK1;5;R13C18_CLK0;R13C18_GB00_CLK0;5;R13C18_CLK2;R13C18_GB00_CLK2;5;R15C17_CLK0;R15C17_GB00_CLK0;5;R16C17_CLK1;R16C17_GB00_CLK1;5;R16C16_GBO0;R16C16_GT00_GBO0;5;R15C17_CLK2;R15C17_GB00_CLK2;5;R17C21_CLK2;R17C21_GB00_CLK2;5;R15C17_CLK1;R15C17_GB00_CLK1;5;R16C17_CLK0;R16C17_GB00_CLK0;5;R17C21_CLK0;R17C21_GB00_CLK0;5;R15C21_CLK0;R15C21_GB00_CLK0;5;R15C21_CLK2;R15C21_GB00_CLK2;5;R17C21_CLK1;R17C21_GB00_CLK1;5;R14C23_CLK1;R14C23_GB00_CLK1;5;R13C20_CLK2;R13C20_GB00_CLK2;5;R20C20_CLK0;R20C20_GB00_CLK0;5;R20C20_GBO0;R20C20_GT00_GBO0;5;R22C19_CLK2;R22C19_GB00_CLK2;5;R22C20_GBO0;R22C20_GT00_GBO0;5;R20C16_CLK1;R20C16_GB00_CLK1;5;R20C16_GBO0;R20C16_GT00_GBO0;5;R20C16_CLK0;R20C16_GB00_CLK0;5;R18C13_CLK0;R18C13_GB00_CLK0;5;R18C12_GBO0;R18C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R22C13_CLK2;R22C13_GB00_CLK2;5;R22C12_GBO0;R22C12_GT00_GBO0;5;R22C13_CLK0;R22C13_GB00_CLK0;5;R21C16_CLK0;R21C16_GB00_CLK0;5;R21C16_GBO0;R21C16_GT00_GBO0;5;R22C13_CLK1;R22C13_GB00_CLK1;5;R18C12_CLK0;R18C12_GB00_CLK0;5;R22C12_CLK1;R22C12_GB00_CLK1;5;R18C12_CLK2;R18C12_GB00_CLK2;5;R18C12_CLK1;R18C12_GB00_CLK1;5;R22C12_CLK2;R22C12_GB00_CLK2;5;R18C15_CLK1;R18C15_GB00_CLK1;5;R18C16_GBO0;R18C16_GT00_GBO0;5;R18C13_CLK2;R18C13_GB00_CLK2;5;R18C11_CLK1;R18C11_GB00_CLK1;5;R22C11_CLK1;R22C11_GB00_CLK1;5;R22C11_CLK2;R22C11_GB00_CLK2;5;R18C11_CLK0;R18C11_GB00_CLK0;5;R21C9_CLK2;R21C9_GB00_CLK2;5;R21C8_GBO0;R21C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R18C11_CLK2;R18C11_GB00_CLK2;5;R18C10_CLK2;R18C10_GB00_CLK2;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R18C10_CLK1;R18C10_GB00_CLK1;5;R20C9_CLK1;R20C9_GB00_CLK1;5;R20C8_GBO0;R20C8_GT00_GBO0;5;R20C15_CLK2;R20C15_GB00_CLK2;5;R20C9_CLK2;R20C9_GB00_CLK2;5;R22C10_CLK0;R22C10_GB00_CLK0;5;R22C8_GBO0;R22C8_GT00_GBO0;5;R22C14_CLK2;R22C14_GB00_CLK2;5;R18C14_CLK0;R18C14_GB00_CLK0;5;R21C15_CLK2;R21C15_GB00_CLK2;5;R20C16_CLK2;R20C16_GB00_CLK2;5;R22C14_CLK1;R22C14_GB00_CLK1;5;R18C13_CLK1;R18C13_GB00_CLK1;5;R23C12_CLK0;R23C12_GB00_CLK0;5;R23C12_GBO0;R23C12_GT00_GBO0;5;R23C19_CLK1;R23C19_GB00_CLK1;5;R23C20_GBO0;R23C20_GT00_GBO0;5;R12C16_CLK2;R12C16_GB00_CLK2;5;R12C16_GBO0;R12C16_GT00_GBO0;5;R13C15_CLK2;R13C15_GB00_CLK2;5;R14C12_CLK1;R14C12_GB00_CLK1;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R14C13_CLK2;R14C13_GB00_CLK2;5;R14C14_CLK0;R14C14_GB00_CLK0;5;R14C13_CLK0;R14C13_GB00_CLK0;5;R15C13_CLK2;R15C13_GB00_CLK2;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R11C12_CLK2;R11C12_GB00_CLK2;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R11C13_CLK1;R11C13_GB00_CLK1;5;R11C12_CLK1;R11C12_GB00_CLK1;5;R14C12_CLK0;R14C12_GB00_CLK0;5;R14C12_CLK2;R14C12_GB00_CLK2;5;R13C16_CLK2;R13C16_GB00_CLK2;5;R11C12_CLK0;R11C12_GB00_CLK0;5;R15C11_CLK1;R15C11_GB00_CLK1;5;R14C11_CLK2;R14C11_GB00_CLK2;5;R14C10_CLK2;R14C10_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R14C11_CLK0;R14C11_GB00_CLK0;5;R15C11_CLK2;R15C11_GB00_CLK2;5;R14C11_CLK1;R14C11_GB00_CLK1;5;R11C10_CLK1;R11C10_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R12C10_CLK2;R12C10_GB00_CLK2;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R12C10_CLK0;R12C10_GB00_CLK0;5;R13C16_CLK0;R13C16_GB00_CLK0;5;R12C10_CLK1;R12C10_GB00_CLK1;5;R14C10_CLK0;R14C10_GB00_CLK0;5;R11C14_CLK0;R11C14_GB00_CLK0;5;R14C14_CLK2;R14C14_GB00_CLK2;5;R14C15_CLK2;R14C15_GB00_CLK2;5;R14C16_GBO0;R14C16_GT00_GBO0;5;R11C14_CLK1;R11C14_GB00_CLK1;5;R11C14_CLK2;R11C14_GB00_CLK2;5;R14C13_CLK1;R14C13_GB00_CLK1;5;R12C17_CLK0;R12C17_GB00_CLK0;5;R22C19_CLK1;R22C19_GB00_CLK1;5;R12C31_CLK2;R12C31_GB00_CLK2;5;R12C32_GBO0;R12C32_GT00_GBO0;5;R20C32_GT00;R20C32_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R11C30_CLK1;R11C30_GB00_CLK1;5;R11C32_GBO0;R11C32_GT00_GBO0;5;R13C30_CLK1;R13C30_GB00_CLK1;5;R13C32_GBO0;R13C32_GT00_GBO0;5;R12C31_CLK0;R12C31_GB00_CLK0;5;R14C28_CLK0;R14C28_GB00_CLK0;5;R11C28_CLK1;R11C28_GB00_CLK1;5;R11C24_GBO0;R11C24_GT00_GBO0;5;R11C28_CLK2;R11C28_GB00_CLK2;5;R13C29_CLK2;R13C29_GB00_CLK2;5;R14C27_CLK0;R14C27_GB00_CLK0;5;R14C27_CLK1;R14C27_GB00_CLK1;5;R11C27_CLK1;R11C27_GB00_CLK1;5;R15C27_CLK1;R15C27_GB00_CLK1;5;R15C24_GBO0;R15C24_GT00_GBO0;5;R13C31_CLK0;R13C31_GB00_CLK0;5;R14C27_CLK2;R14C27_GB00_CLK2;5;R14C26_CLK1;R14C26_GB00_CLK1;5;R11C26_CLK2;R11C26_GB00_CLK2;5;R14C26_CLK0;R14C26_GB00_CLK0;5;R12C24_CLK1;R12C24_GB00_CLK1;5;R12C24_GBO0;R12C24_GT00_GBO0;5;R11C26_CLK0;R11C26_GB00_CLK0;5;R11C26_CLK1;R11C26_GB00_CLK1;5;R12C24_CLK2;R12C24_GB00_CLK2;5;R11C25_CLK2;R11C25_GB00_CLK2;5;R12C24_CLK0;R12C24_GB00_CLK0;5;R11C29_CLK1;R11C29_GB00_CLK1;5;R14C25_CLK2;R14C25_GB00_CLK2;5;R11C25_CLK0;R11C25_GB00_CLK0;5;R11C29_CLK2;R11C29_GB00_CLK2;5;R13C30_CLK0;R13C30_GB00_CLK0;5;R11C30_CLK2;R11C30_GB00_CLK2;5;R12C30_CLK2;R12C30_GB00_CLK2;5;R11C29_CLK0;R11C29_GB00_CLK0;5;R13C30_CLK2;R13C30_GB00_CLK2;5;R15C29_CLK1;R15C29_GB00_CLK1;5;R15C32_GBO0;R15C32_GT00_GBO0;5;R16C35_CLK2;R16C35_GB00_CLK2;5;R16C36_GBO0;R16C36_GT00_GBO0;5;R20C36_GT00;R20C36_SPINE24_GT00;5;R16C35_CLK0;R16C35_GB00_CLK0;5;R12C35_CLK0;R12C35_GB00_CLK0;5;R12C36_GBO0;R12C36_GT00_GBO0;5;R12C34_CLK0;R12C34_GB00_CLK0;5;R12C34_CLK2;R12C34_GB00_CLK2;5;R12C34_CLK1;R12C34_GB00_CLK1;5;R14C33_CLK0;R14C33_GB00_CLK0;5;R14C32_GBO0;R14C32_GT00_GBO0;5;R12C35_CLK2;R12C35_GB00_CLK2;5;R13C35_CLK2;R13C35_GB00_CLK2;5;R13C36_GBO0;R13C36_GT00_GBO0;5;R12C33_CLK1;R12C33_GB00_CLK1;5;R14C33_CLK2;R14C33_GB00_CLK2;5;R14C33_CLK1;R14C33_GB00_CLK1;5;R15C35_CLK0;R15C35_GB00_CLK0;5;R15C36_GBO0;R15C36_GT00_GBO0;5;R22C36_CLK2;R22C36_GB00_CLK2;5;R22C36_GBO0;R22C36_GT00_GBO0;5;R22C36_CLK1;R22C36_GB00_CLK1;5;R23C34_CLK2;R23C34_GB00_CLK2;5;R23C32_GBO0;R23C32_GT00_GBO0;5;R23C34_CLK1;R23C34_GB00_CLK1;5;R23C34_CLK0;R23C34_GB00_CLK0;5;R21C33_CLK1;R21C33_GB00_CLK1;5;R21C32_GBO0;R21C32_GT00_GBO0;5;R23C33_CLK2;R23C33_GB00_CLK2;5;R23C33_CLK1;R23C33_GB00_CLK1;5;R23C35_CLK2;R23C35_GB00_CLK2;5;R23C36_GBO0;R23C36_GT00_GBO0;5;R23C32_CLK1;R23C32_GB00_CLK1;5;R21C32_CLK2;R21C32_GB00_CLK2;5;R23C32_CLK2;R23C32_GB00_CLK2;5;R21C32_CLK1;R21C32_GB00_CLK1;5;R21C35_CLK1;R21C35_GB00_CLK1;5;R21C36_GBO0;R21C36_GT00_GBO0;5;R21C34_CLK0;R21C34_GB00_CLK0;5;R23C31_CLK1;R23C31_GB00_CLK1;5;R22C25_CLK2;R22C25_GB00_CLK2;5;R22C24_GBO0;R22C24_GT00_GBO0;5;R22C26_CLK0;R22C26_GB00_CLK0;5;R22C25_CLK1;R22C25_GB00_CLK1;5;R23C23_CLK0;R23C23_GB00_CLK0;5;R23C24_GBO0;R23C24_GT00_GBO0;5;R21C21_CLK0;R21C21_GB00_CLK0;5;R21C24_CLK1;R21C24_GB00_CLK1;5;R21C24_GBO0;R21C24_GT00_GBO0;5;R20C24_CLK1;R20C24_GB00_CLK1;5;R20C24_GBO0;R20C24_GT00_GBO0;5;R20C24_CLK2;R20C24_GB00_CLK2;5;R21C24_CLK0;R21C24_GB00_CLK0;5;R21C25_CLK2;R21C25_GB00_CLK2;5;R20C25_CLK1;R20C25_GB00_CLK1;5;R21C25_CLK1;R21C25_GB00_CLK1;5;R22C24_CLK1;R22C24_GB00_CLK1;5;R23C21_CLK1;R23C21_GB00_CLK1;5;R22C24_CLK2;R22C24_GB00_CLK2;5;R21C23_CLK1;R21C23_GB00_CLK1;5;R20C24_CLK0;R20C24_GB00_CLK0;5;R21C23_CLK0;R21C23_GB00_CLK0;5;R21C23_CLK2;R21C23_GB00_CLK2;5;R21C25_CLK0;R21C25_GB00_CLK0;5;R21C24_CLK2;R21C24_GB00_CLK2;5;R22C24_CLK0;R22C24_GB00_CLK0;5;R23C22_CLK0;R23C22_GB00_CLK0;5;R23C23_CLK1;R23C23_GB00_CLK1;5;R20C23_CLK2;R20C23_GB00_CLK2;5;R23C22_CLK1;R23C22_GB00_CLK1;5;R21C22_CLK2;R21C22_GB00_CLK2;5;R21C22_CLK1;R21C22_GB00_CLK1;5;R21C22_CLK0;R21C22_GB00_CLK0;5;R22C21_CLK0;R22C21_GB00_CLK0;5",
            "src": "../design/module_top.v:95.20-109.6|../design/module_number_storage.v:2.17-2.20",
            "hdlname": "storage_inst clk"
          }
        },
        "divisor_inst.clk_divider_counter[15]": {
          "hide_name": 0,
          "bits": [ 3881553 ] ,
          "attributes": {
            "ROUTING": "R22C34_B7;R22C34_S121_B7;1;R21C34_Q1;;1;R21C34_SN20;R21C34_Q1_SN20;1;R22C34_B4;R22C34_S121_B4;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881965 ] ,
          "attributes": {
            "ROUTING": "R20C22_F5;;1;R20C22_S25;R20C22_F5_S250;1;R21C22_X06;R21C22_S251_X06;1;R21C22_LSR0;R21C22_X06_LSR0;1"
          }
        },
        "display_inst.anodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R15C32_SEL6;R15C32_X08_SEL6;1;R14C34_SEL6;R14C34_X06_SEL6;1;R14C34_SEL4;R14C34_X06_SEL4;1;R16C34_W25;R16C34_N251_W250;1;R16C32_W25;R16C32_W252_W250;1;R16C30_A3;R16C30_W252_A3;1;R15C32_SEL0;R15C32_X08_SEL0;1;R15C32_SEL2;R15C32_X08_SEL2;1;R14C34_SEL2;R14C34_X06_SEL2;1;R15C34_X04;R15C34_N252_X04;1;R15C34_SEL3;R15C34_X04_SEL3;1;R17C34_S21;R17C34_W111_S210;1;R19C34_S24;R19C34_S212_S240;1;R21C34_S25;R21C34_S242_S250;1;R23C34_S25;R23C34_S252_S250;1;R25C34_S20;R25C34_S252_S200;1;R27C34_S20;R27C34_S202_S200;1;R29C34_W20;R29C34_S202_W200;1;R29C33_D1;R29C33_W201_D1;1;R15C34_W25;R15C34_N252_W250;1;R15C32_X08;R15C32_W252_X08;1;R15C32_SEL4;R15C32_X08_SEL4;1;R17C35_F4;;1;R17C35_EW10;R17C35_F4_EW10;1;R17C34_N25;R17C34_W111_N250;1;R15C34_N25;R15C34_N252_N250;1;R14C34_X06;R14C34_N251_X06;1;R14C34_SEL0;R14C34_X06_SEL0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3881546 ] ,
          "attributes": {
            "ROUTING": "R22C35_F0;;1;R22C35_S10;R22C35_F0_S100;1;R23C35_A5;R23C35_S101_A5;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877478 ] ,
          "attributes": {
            "ROUTING": "R17C35_W10;R17C35_F1_W100;1;R17C34_W24;R17C34_W101_W240;1;R17C33_SEL7;R17C33_W241_SEL7;1;R15C31_X03;R15C31_N242_X03;1;R15C31_SEL1;R15C31_X03_SEL1;1;R16C32_SEL2;R16C32_X05_SEL2;1;R16C31_SEL4;R16C31_X05_SEL4;1;R16C32_SEL4;R16C32_X05_SEL4;1;R17C29_W25;R17C29_W242_W250;1;R17C27_S25;R17C27_W252_S250;1;R19C27_W25;R19C27_S252_W250;1;R19C25_S25;R19C25_W252_S250;1;R21C25_S25;R21C25_S252_S250;1;R23C25_W25;R23C25_S252_W250;1;R23C23_W20;R23C23_W252_W200;1;R23C21_S20;R23C21_W202_S200;1;R25C21_S20;R25C21_S202_S200;1;R27C21_S21;R27C21_S202_S210;1;R29C21_W21;R29C21_S212_W210;1;R29C19_W21;R29C19_W212_W210;1;R29C17_W24;R29C17_W212_W240;1;R29C15_W24;R29C15_W242_W240;1;R29C13_W24;R29C13_W242_W240;1;R29C11_W25;R29C11_W242_W250;1;R29C9_W20;R29C9_W252_W200;1;R29C8_D1;R29C8_W201_D1;1;R16C31_SEL2;R16C31_X05_SEL2;1;R16C31_SEL6;R16C31_X05_SEL6;1;R16C32_SEL0;R16C32_X05_SEL0;1;R17C32_N24;R17C32_W241_N240;1;R16C32_X05;R16C32_N241_X05;1;R16C32_SEL6;R16C32_X05_SEL6;1;R16C29_X03;R16C29_N241_X03;1;R16C29_B5;R16C29_X03_B5;1;R16C29_X05;R16C29_N241_X05;1;R16C29_A4;R16C29_X05_A4;1;R17C31_N24;R17C31_W242_N240;1;R16C31_X05;R16C31_N241_X05;1;R16C31_SEL0;R16C31_X05_SEL0;1;R17C35_F1;;1;R17C35_W21;R17C35_F1_W210;1;R17C33_W24;R17C33_W212_W240;1;R17C31_W24;R17C31_W242_W240;1;R17C29_N24;R17C29_W242_N240;1;R16C29_D7;R16C29_N241_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "storage_inst.temp_value_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3881970 ] ,
          "attributes": {
            "ROUTING": "R22C21_F6;;1;R22C21_X07;R22C21_F6_X07;1;R22C21_LSR0;R22C21_X07_LSR0;1"
          }
        },
        "display_inst.anodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877474 ] ,
          "attributes": {
            "ROUTING": "R15C30_W23;R15C30_N231_W230;1;R15C29_X06;R15C29_W231_X06;1;R15C29_SEL4;R15C29_X06_SEL4;1;R18C31_W22;R18C31_S222_W220;1;R18C29_S22;R18C29_W222_S220;1;R20C29_S22;R20C29_S222_S220;1;R22C29_S22;R22C29_S222_S220;1;R24C29_S22;R24C29_S222_S220;1;R26C29_S81;R26C29_S222_S810;1;R29C29_E21;R29C29_N814_E210;1;R29C29_A0;R29C29_E210_A0;1;R16C31_S22;R16C31_W222_S220;1;R17C31_W22;R17C31_S221_W220;1;R17C29_X05;R17C29_W222_X05;1;R17C29_A2;R17C29_X05_A2;1;R16C35_F7;;1;R16C35_W27;R16C35_F7_W270;1;R16C33_W22;R16C33_W272_W220;1;R16C31_W23;R16C31_W222_W230;1;R15C30_X02;R15C30_N231_X02;1;R16C30_N23;R16C30_W231_N230;1;R15C30_D7;R15C30_X02_D7;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "display_inst anodo_o"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3881552 ] ,
          "attributes": {
            "ROUTING": "R22C34_F4;;1;R22C34_SN10;R22C34_F4_SN10;1;R21C34_A1;R21C34_N111_A1;1",
            "src": "../design/module_top.v:43.18-47.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R17C35_F7;;1;R17C35_E27;R17C35_F7_E270;1;R17C37_E22;R17C37_E272_E220;1;R17C39_E22;R17C39_E222_E220;1;R17C41_E23;R17C41_E222_E230;1;R17C43_E23;R17C43_E232_E230;1;R17C45_E23;R17C45_E232_E230;1;R17C47_X06;R17C47_E232_X06;1;R17C47_D1;R17C47_X06_D1;1",
            "src": "../design/module_top.v:137.23-143.6|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "display_inst anodo_o"
          }
        }
      }
    }
  }
}
