# ** Warning: (vsim-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# vsim -L altera_mf_ver test_module 
# Start time: 00:13:33 on Mar 23,2017
# Loading work.test_module
# Loading work.resize
# Loading work.memory
# Loading work.row
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Error: (vsim-3063) test_module.v(83): Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_module/resize_half File: resize.v
# ** Error: (vsim-3063) test_module.v(99): Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory File: memory.v
# ** Warning: (vsim-3015) test_module.v(99): [PCDPC] - Port size (1) does not match connection size (8) for port 'pixel'. The port definition is at: memory.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory File: memory.v
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[0]/haar_row/row_fifo File: fifo.v
# ** Warning: (vsim-3015) row.v(32): [PCDPC] - Port size (4) does not match connection size (8) for port 'usedw'. The port definition is at: fifo.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[0]/haar_row/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[0]/haar_row/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) row.v(32): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[1]/haar_row/row_fifo File: fifo.v
# ** Warning: (vsim-3015) row.v(32): [PCDPC] - Port size (4) does not match connection size (8) for port 'usedw'. The port definition is at: fifo.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[1]/haar_row/row_fifo File: fifo.v
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) row.v(32): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_module/memory/genblk1[1]/haar_row/row_fifo/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# End time: 00:13:34 on Mar 23,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 13
