C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synlog\report\TOP_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  TOP  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.vm   -freq 100.000   -tcl  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\designer\TOP\synthesis.fdc  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synwork\TOP_prem.srd  -sap  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.sap  -otap  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.tap  -omap  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.map  -devicelib  C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v  -sap  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.sap  -ologparam  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\syntmp\TOP.plg  -osyn  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srm  -prjdir  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\  -prjname  TOP_syn  -log  C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\synlog\TOP_fpga_mapper.srr  -sn  2017.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\TOP_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module TOP -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\TOP.vm -freq 100.000 -tcl ..\..\designer\TOP\synthesis.fdc ..\synwork\TOP_prem.srd -sap ..\TOP.sap -otap ..\TOP.tap -omap ..\TOP.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v -sap ..\TOP.sap -ologparam TOP.plg -osyn ..\TOP.srm -prjdir ..\ -prjname TOP_syn -log ..\synlog\TOP_fpga_mapper.srr -sn 2017.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:265
file:..\scratchproject.prs|io:o|time:1538052813|size:63817|exec:0|csum:
file:..\TOP.vm|io:o|time:1538053223|size:14439281|exec:0|csum:
file:..\..\designer\TOP\synthesis.fdc|io:i|time:1538052797|size:666|exec:0|csum:23B9905925F380A27311705027370A5A
file:..\synwork\TOP_prem.srd|io:i|time:1538052953|size:15297640|exec:0|csum:43E49463B8950DD5D21792D2BD98D94B
file:..\TOP.sap|io:o|time:1538052964|size:50796|exec:0|csum:
file:..\TOP.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\TOP.map|io:o|time:1538053229|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v|io:i|time:1523469644|size:42672|exec:0|csum:0D2E0DD2A79EF709157565E56CCDEDBE
file:..\TOP.sap|io:o|time:1538052964|size:50796|exec:0|csum:
file:TOP.plg|io:o|time:1538053229|size:2085|exec:0|csum:
file:..\TOP.srm|io:o|time:1538053216|size:30267|exec:0|csum:
file:..\synlog\TOP_fpga_mapper.srr|io:o|time:1538053229|size:347140|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1523471026|size:34101760|exec:1|csum:90019AC4EA5D5937D2FFE2447AD3A581
