
///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:15:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:120)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5701)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:16:11
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:32:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:150)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:184)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:218)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:163)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:197)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5588)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5589)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : din[14]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4691)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4970)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4971)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1127)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1131)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4691)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4970)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4971)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1127)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:33:25
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:23:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:24:19
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:40:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:40:50
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:00:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:01:09
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:55:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:55:43
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:58:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:59:35
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:20:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] repetition multiplier must be positive (VERI-1107) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5037)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:20:59
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:38:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:39:42
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:11:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:12:30
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:24:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:25:24
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:04:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:05:21
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:24:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:25:13
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:35:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:35:56
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:02:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:03:35
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:43:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:44:29
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:41:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:42:45
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:08:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:09:12
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:37:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:38:16
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:02:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:03:19
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:30:43
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:31:44
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:58:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:59:51
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:12:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:13:18
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:27:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:28:29
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:51:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:244)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:278)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:220)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:257)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5648)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5649)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4751)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5030)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5031)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1184)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1187)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1191)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4751)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5030)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5031)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1184)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1187)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:52:22
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:15:31
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:16:30
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:29:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:30:20
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:49:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:50:37
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:52:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:53:51
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:34:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:35:26
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:32:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:33:43
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:03:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:04:44
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:46:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:47:07
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:54:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:56:01
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:40:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:41:18
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:44:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:45:07
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:56:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:57:53
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:52:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:53:28
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:46:10
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:47:29
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:27:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:28:38
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:20:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:21:48
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:59:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 23:01:00
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:25:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:27:14
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:18:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:20:03
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:45:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:46:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:55:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:56:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:59:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:00:31
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:15:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:16:09
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:30:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:31:47
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:22:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:23:49
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:52:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:53:05
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:37:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:38:21
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 00:00:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 00:01:28
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:01:43
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:02:40
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 15:00:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 15:01:00
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:46:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:47:54
///////////////////////////////////

[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:44:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:45:28
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:40:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:41:29
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:41:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:41:57
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 19:00:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:116)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4391)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5697)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5697)
[EFX-0200 WARNING] Removing redundant signal : din[12]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4869)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 19:00:53
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
