11       
0 top_syn.v
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/top_syn.v
0 /SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv.e
0 ./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 ../syn/top_syn.sdf_c
39
+define+SYN+prog6
+incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim
+itf+/usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
+neg_tchk
+prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog6
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/cur/include
-Mxllcflags=
-P
-Xvcs_run_simv=1
-debug_access+all
-diag=sdf:verbose
-fsdb
-full64
-gen_obj
-negdelay
-picarchive
-sverilog
-v
/usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/verdi.tab
/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v
/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv
71
mraarch=linux_64
installdir=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
XLOCALEDIR=/usr/cad/synopsys/icc2/2022.12-sp6//etc/locale
XDG_SESSION_ID=32115
XDG_RUNTIME_DIR=/run/user/3028
VMR_MODE_FLAG=64
VERDI_HOME=/usr/cad/synopsys/verdi/cur
VENDOR=unknown
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_HOME=/usr/cad/synopsys/vcs/cur
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_CC=gcc
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/usr/cad/synopsys/vcs/cur/linux64
TMIARCH=RH_64
SYN_MAN_DIR=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3//starrc/man
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
SYNOPSYS_NCX_ROOT=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3/
SYNOPSYS_LC_ROOT=/usr/cad/synopsys/lc/cur/bin
SYNOPSYS=/usr/cad/synopsys/synthesis/cur/
SSH_TTY=/dev/pts/6
SSH_CONNECTION=140.116.49.120 49861 192.168.100.5 22
SSH_CLIENT=140.116.49.120 49861 22
SPAPI_AHDL_INCLUDE=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/include
SNPS_VCS_PYTHON3=/usr/cad/synopsys/vcs/cur/linux64/bin/Python-3.6.1/bin/python3
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/cur/linux64/clang
SNPS_PLATFORM=linux64
SNPS_INTERNAL_VCS_LINUX_OS=linux
SNPS_64=1
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/:
SELINUX_USE_CURRENT_RANGE=
SELINUX_ROLE_REQUESTED=
SELINUX_LEVEL_REQUESTED=
SCRNAME=vcs
SCRIPT_NAME=vcs
REMOTEHOST=pcroom.ee.ncku.edu.tw
QT_GRAPHICSSYSTEM_CHECKED=1
QTLIB=/usr/lib64/qt-3.3/lib
QTINC=/usr/lib64/qt-3.3/include
QTDIR=/usr/lib64/qt-3.3
OVA_UUM=0
OSTYPE=linux
MGC_TMPDIR=/tmp
MGC_LOCATION_MAP=NO_MAP
MGC_HOME=/usr/cad/mentor/calibre/cur
MFLAGS=
MAKELEVEL=1
MAKEFLAGS=
Laker_TCL_ToolBox=1
Laker_TCL_L3=1
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
HSP_SIGMA_AMP=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64/python/Omega/Omega
HSP_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
HSP_GCC_VERSION=7.3.0
HSP_GCC=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin/gcc -m64 
HOSTTYPE=x86_64-linux
GROUP=lphp
EUCLIDE_HOME=/usr/cad/synopsys/euclide/2023.03-sp2/
CMIARCH=RH_64
CDS_Netlisting_Mode=Analog
CDS_LOAD_ENV=CSF
CDS_AUTO_64BIT=ALL
CDSHOME=/usr/cad/cadence/IC/IC_06.18.180
CDPL_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/cdpl
0
0
7
1727430701 ../syn/top_syn.sdf
1727080865 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
1727430699 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn/top_syn.v
1727430881 /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv
1646876085 /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v
1693225683 /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/verdi.tab
1693040877 /usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
4
1693043931 /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so
1693042805 /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so
1693042720 /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so
1693042802 /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
1727431266 simv.daidir
-1 partitionlib
