0.7
2020.2
Feb  9 2024
00:36:40
C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sim_1/new/tb_Gates.v,1715146138,verilog,,,,tb_Gates,,,,,,,,
C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sources_1/new/Gates.v,1715145484,verilog,,C:/1_Study/VerilogHDL/Vivado/0508_Gates/0508_Gates.srcs/sim_1/new/tb_Gates.v,,Gates,,,,,,,,
