
#SeqL-locked flip-flops Stage connection logic
RMAX_REG_7__2 = BUF(U344_1enc)
RMAX_REG_7__3 = BUF(U344_2enc)

#SeqL-locked flip-flops Stage connection logic
RMAX_REG_6__2 = BUF(U343_1enc)
RMAX_REG_6__3 = BUF(U343_2enc)

#SeqL-locked flip-flops Stage connection logic
RMAX_REG_5__2 = BUF(U342_1enc)
RMAX_REG_5__3 = BUF(U342_2enc)

#SeqL-locked flip-flops Stage connection logic
RMAX_REG_4__2 = BUF(U341_1enc)
RMAX_REG_4__3 = BUF(U341_2enc)
RMAX_REG_3__2 = BUF(U340_1)
RMAX_REG_3__3 = BUF(U340_2)
RMAX_REG_2__2 = BUF(U339_1)
RMAX_REG_2__3 = BUF(U339_2)
RMAX_REG_1__2 = BUF(U338_1)
RMAX_REG_1__3 = BUF(U338_2)
RMAX_REG_0__2 = BUF(U337_1)
RMAX_REG_0__3 = BUF(U337_2)
RMIN_REG_7__2 = BUF(U336_1)
RMIN_REG_7__3 = BUF(U336_2)
RMIN_REG_6__2 = BUF(U335_1)
RMIN_REG_6__3 = BUF(U335_2)
RMIN_REG_5__2 = BUF(U334_1)
RMIN_REG_5__3 = BUF(U334_2)
RMIN_REG_4__2 = BUF(U333_1)
RMIN_REG_4__3 = BUF(U333_2)
RMIN_REG_3__2 = BUF(U332_1)
RMIN_REG_3__3 = BUF(U332_2)
RMIN_REG_2__2 = BUF(U331_1)
RMIN_REG_2__3 = BUF(U331_2)
RMIN_REG_1__2 = BUF(U330_1)
RMIN_REG_1__3 = BUF(U330_2)
RMIN_REG_0__2 = BUF(U329_1)
RMIN_REG_0__3 = BUF(U329_2)
RLAST_REG_7__2 = BUF(U328_1)
RLAST_REG_7__3 = BUF(U328_2)
RLAST_REG_6__2 = BUF(U327_1)
RLAST_REG_6__3 = BUF(U327_2)
RLAST_REG_5__2 = BUF(U326_1)
RLAST_REG_5__3 = BUF(U326_2)
RLAST_REG_4__2 = BUF(U325_1)
RLAST_REG_4__3 = BUF(U325_2)
RLAST_REG_3__2 = BUF(U324_1)
RLAST_REG_3__3 = BUF(U324_2)
RLAST_REG_2__2 = BUF(U323_1)
RLAST_REG_2__3 = BUF(U323_2)
RLAST_REG_1__2 = BUF(U322_1)
RLAST_REG_1__3 = BUF(U322_2)
RLAST_REG_0__2 = BUF(U321_1)
RLAST_REG_0__3 = BUF(U321_2)
REG1_REG_7__2 = BUF(U320_1)
REG1_REG_7__3 = BUF(U320_2)
REG1_REG_6__2 = BUF(U319_1)
REG1_REG_6__3 = BUF(U319_2)
REG1_REG_5__2 = BUF(U318_1)
REG1_REG_5__3 = BUF(U318_2)
REG1_REG_4__2 = BUF(U317_1)
REG1_REG_4__3 = BUF(U317_2)
REG1_REG_3__2 = BUF(U316_1)
REG1_REG_3__3 = BUF(U316_2)
REG1_REG_2__2 = BUF(U315_1)
REG1_REG_2__3 = BUF(U315_2)
REG1_REG_1__2 = BUF(U314_1)
REG1_REG_1__3 = BUF(U314_2)
REG1_REG_0__2 = BUF(U313_1)
REG1_REG_0__3 = BUF(U313_2)
REG2_REG_7__2 = BUF(U312_1)
REG2_REG_7__3 = BUF(U312_2)
REG2_REG_6__2 = BUF(U311_1)
REG2_REG_6__3 = BUF(U311_2)
REG2_REG_5__2 = BUF(U310_1)
REG2_REG_5__3 = BUF(U310_2)
REG2_REG_4__2 = BUF(U309_1)
REG2_REG_4__3 = BUF(U309_2)
REG2_REG_3__2 = BUF(U308_1)
REG2_REG_3__3 = BUF(U308_2)
REG2_REG_2__2 = BUF(U307_1)
REG2_REG_2__3 = BUF(U307_2)
REG2_REG_1__2 = BUF(U306_1)
REG2_REG_1__3 = BUF(U306_2)
REG2_REG_0__2 = BUF(U305_1)
REG2_REG_0__3 = BUF(U305_2)
REG3_REG_7__2 = BUF(U304_1)
REG3_REG_7__3 = BUF(U304_2)
REG3_REG_6__2 = BUF(U303_1)
REG3_REG_6__3 = BUF(U303_2)
REG3_REG_5__2 = BUF(U302_1)
REG3_REG_5__3 = BUF(U302_2)
REG3_REG_4__2 = BUF(U301_1)
REG3_REG_4__3 = BUF(U301_2)
REG3_REG_3__2 = BUF(U300_1)
REG3_REG_3__3 = BUF(U300_2)
REG3_REG_2__2 = BUF(U299_1)
REG3_REG_2__3 = BUF(U299_2)
REG3_REG_1__2 = BUF(U298_1)
REG3_REG_1__3 = BUF(U298_2)
REG3_REG_0__2 = BUF(U297_1)
REG3_REG_0__3 = BUF(U297_2)
REG4_REG_7__2 = BUF(U296_1)
REG4_REG_7__3 = BUF(U296_2)
REG4_REG_6__2 = BUF(U295_1)
REG4_REG_6__3 = BUF(U295_2)
REG4_REG_5__2 = BUF(U294_1)
REG4_REG_5__3 = BUF(U294_2)
REG4_REG_4__2 = BUF(U293_1)
REG4_REG_4__3 = BUF(U293_2)
REG4_REG_3__2 = BUF(U292_1)
REG4_REG_3__3 = BUF(U292_2)
REG4_REG_2__2 = BUF(U291_1)
REG4_REG_2__3 = BUF(U291_2)
REG4_REG_1__2 = BUF(U290_1)
REG4_REG_1__3 = BUF(U290_2)
REG4_REG_0__2 = BUF(U289_1)
REG4_REG_0__3 = BUF(U289_2)
DATA_OUT_REG_7__2 = BUF(U288_1)
DATA_OUT_REG_7__3 = BUF(U288_2)
DATA_OUT_REG_6__2 = BUF(U287_1)
DATA_OUT_REG_6__3 = BUF(U287_2)
DATA_OUT_REG_5__2 = BUF(U286_1)
DATA_OUT_REG_5__3 = BUF(U286_2)
DATA_OUT_REG_4__2 = BUF(U285_1)
DATA_OUT_REG_4__3 = BUF(U285_2)
DATA_OUT_REG_3__2 = BUF(U284_1)
DATA_OUT_REG_3__3 = BUF(U284_2)
DATA_OUT_REG_2__2 = BUF(U283_1)
DATA_OUT_REG_2__3 = BUF(U283_2)
DATA_OUT_REG_1__2 = BUF(U282_1)
DATA_OUT_REG_1__3 = BUF(U282_2)
DATA_OUT_REG_0__2 = BUF(U281_1)
DATA_OUT_REG_0__3 = BUF(U281_2)
STATO_REG_1__2 = BUF(U280_1)
STATO_REG_1__3 = BUF(U280_2)
STATO_REG_0__2 = BUF(U375_1)
STATO_REG_0__3 = BUF(U375_2)
