((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . DIV) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -49) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -2) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Expr . MUL) (Reg . 2) (Expr . LT) (Expr . SUB) (Expr . MUL) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . MUL) (Reg . 1) (Expr . LT) (Expr . SUB) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . EQ) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . EQ) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr . MUL) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . -61) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . DIV) (Reg . 2) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . OR) (Reg . 1) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . OR) (Expr . OR) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . OR) (Expr . DIV) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr . ADD) (Reg . 2) (Expr . GT) (Expr . DIV) (Expr . AND) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . SUB) (Expr . SUB) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . 10) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 20) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Expr . MUL) (Reg . 2) (Expr . LT) (Expr . SUB) (Expr . MUL) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . LT) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -19) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 2) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr Num . 15) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . AND) (Reg . 1) (Expr Num . -59) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . AND) (Reg . 2) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -59) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . OR) (Expr . OR) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 2) (Expr . GT) (Expr . EQ) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . -19) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . LT) (Reg . 1) (Expr . OR) (Expr . SUB) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . MUL) (Expr . AND) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 1) (Expr . MUL) (Expr . ADD) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . OR) (Expr . MUL) (Reg . 2) (Expr . SUB) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 1) (Expr . MUL) (Expr . AND) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . EQ) (Reg . 1) (Expr Num . -59) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . SUB) (Expr . ADD) (Expr . LT) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr Num . -16) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -59) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr Num . -59) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
