

================================================================
== Vitis HLS Report for 'decision_function_113'
================================================================
* Date:           Thu Jan 23 13:40:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.380 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_8_val_read, i18 1854" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1672 = icmp_slt  i18 %x_7_val_read, i18 10908" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1672' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1673 = icmp_slt  i18 %x_33_val_read, i18 768" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1673' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1674 = icmp_slt  i18 %x_4_val_read, i18 81900" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1674' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1675 = icmp_slt  i18 %x_11_val_read, i18 993" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1675' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1676 = icmp_slt  i18 %x_9_val_read, i18 1139" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1676' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1677 = icmp_slt  i18 %x_2_val_read, i18 279" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1677' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1678 = icmp_slt  i18 %x_4_val_read, i18 80964" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1678' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1679 = icmp_slt  i18 %x_50_val_read, i18 86863" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1679' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1680 = icmp_slt  i18 %x_25_val_read, i18 137" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1680' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1681 = icmp_slt  i18 %x_11_val_read, i18 561" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1681' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1682 = icmp_slt  i18 %x_23_val_read, i18 24" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1682' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1683 = icmp_slt  i18 %x_9_val_read, i18 610" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1683' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1684 = icmp_slt  i18 %x_10_val_read, i18 734" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1684' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1685 = icmp_slt  i18 %x_28_val_read, i18 13550" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1685' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1686 = icmp_slt  i18 %x_3_val_read, i18 98544" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1686' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1687 = icmp_slt  i18 %x_36_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1687' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1688 = icmp_slt  i18 %x_51_val_read, i18 146" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1688' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1689 = icmp_slt  i18 %x_47_val_read, i18 211706" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1689' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %x_25_val_read, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "%icmp_ln86_1690 = icmp_slt  i11 %tmp, i11 1" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1690' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1691 = icmp_slt  i18 %x_45_val_read, i18 399" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1691' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1692 = icmp_slt  i18 %x_52_val_read, i18 49665" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1692' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1693 = icmp_slt  i18 %x_40_val_read, i18 412" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1693' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1694 = icmp_slt  i18 %x_34_val_read, i18 438" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1694' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1695 = icmp_slt  i18 %x_1_val_read, i18 70530" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1695' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1696 = icmp_slt  i18 %x_12_val_read, i18 258418" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1696' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1697 = icmp_slt  i18 %x_2_val_read, i18 359" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1697' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1672, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_799 = xor i1 %icmp_ln86_1672, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_799" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_1861 = and i1 %icmp_ln86_1674, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1861' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_316)   --->   "%xor_ln104_801 = xor i1 %icmp_ln86_1674, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_316 = and i1 %and_ln102, i1 %xor_ln104_801" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1862 = and i1 %icmp_ln86_1675, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1862' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_802 = xor i1 %icmp_ln86_1675, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_317 = and i1 %and_ln104, i1 %xor_ln104_802" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1865 = and i1 %icmp_ln86_1678, i1 %and_ln102_1861" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1865' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1624)   --->   "%xor_ln104_805 = xor i1 %icmp_ln86_1678, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1866 = and i1 %icmp_ln86_1679, i1 %and_ln104_316" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1866' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1628)   --->   "%xor_ln104_806 = xor i1 %icmp_ln86_1679, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_807 = xor i1 %icmp_ln86_1680, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_320 = and i1 %and_ln102_1862, i1 %xor_ln104_807" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1622)   --->   "%and_ln102_1871 = and i1 %icmp_ln86_1685, i1 %and_ln102_1865" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1624)   --->   "%and_ln102_1872 = and i1 %icmp_ln86_1686, i1 %xor_ln104_805" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1624)   --->   "%and_ln102_1873 = and i1 %and_ln102_1872, i1 %and_ln102_1861" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1626)   --->   "%and_ln102_1874 = and i1 %icmp_ln86_1687, i1 %and_ln102_1866" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1628)   --->   "%and_ln102_1875 = and i1 %icmp_ln86_1688, i1 %xor_ln104_806" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1628)   --->   "%and_ln102_1876 = and i1 %and_ln102_1875, i1 %and_ln104_316" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1630)   --->   "%and_ln102_1877 = and i1 %and_ln102_1862, i1 %icmp_ln86_1689" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1630)   --->   "%and_ln102_1878 = and i1 %and_ln102_1877, i1 %icmp_ln86_1680" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_317, i1 %and_ln104_320" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1508 = or i1 %icmp_ln86_1672, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1509 = or i1 %icmp_ln86_1675, i1 %or_ln117_1508" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1509" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1622)   --->   "%or_ln117_1510 = or i1 %or_ln117, i1 %and_ln102_1871" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln117_1511 = or i1 %or_ln117, i1 %and_ln102_1865" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1622)   --->   "%select_ln117_1621 = select i1 %or_ln117_1510, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1622)   --->   "%zext_ln117_180 = zext i2 %select_ln117_1621" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1624)   --->   "%or_ln117_1512 = or i1 %or_ln117_1511, i1 %and_ln102_1873" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1622 = select i1 %or_ln117_1511, i3 %zext_ln117_180, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1622' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln117_1513 = or i1 %or_ln117, i1 %and_ln102_1861" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1513' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1624)   --->   "%select_ln117_1623 = select i1 %or_ln117_1512, i3 %select_ln117_1622, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1626)   --->   "%or_ln117_1514 = or i1 %or_ln117_1513, i1 %and_ln102_1874" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1624 = select i1 %or_ln117_1513, i3 %select_ln117_1623, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1624' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln117_1515 = or i1 %or_ln117_1513, i1 %and_ln102_1866" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1626)   --->   "%select_ln117_1625 = select i1 %or_ln117_1514, i3 %select_ln117_1624, i3 7" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1626)   --->   "%zext_ln117_181 = zext i3 %select_ln117_1625" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1628)   --->   "%or_ln117_1516 = or i1 %or_ln117_1515, i1 %and_ln102_1876" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1626 = select i1 %or_ln117_1515, i4 %zext_ln117_181, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1626' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1517 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1517' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1628)   --->   "%select_ln117_1627 = select i1 %or_ln117_1516, i4 %select_ln117_1626, i4 9" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1630)   --->   "%or_ln117_1518 = or i1 %or_ln117_1517, i1 %and_ln102_1878" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1628 = select i1 %or_ln117_1517, i4 %select_ln117_1627, i4 10" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1628' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1630)   --->   "%select_ln117_1629 = select i1 %or_ln117_1518, i4 %select_ln117_1628, i4 11" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1630 = select i1 %icmp_ln86, i4 %select_ln117_1629, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1630' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 103 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.12ns)   --->   "%and_ln102_1860 = and i1 %icmp_ln86_1673, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_1860' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_315)   --->   "%xor_ln104_800 = xor i1 %icmp_ln86_1673, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_315 = and i1 %xor_ln104_800, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 106 'and' 'and_ln104_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%and_ln102_1863 = and i1 %icmp_ln86_1676, i1 %and_ln102_1860" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_318)   --->   "%xor_ln104_803 = xor i1 %icmp_ln86_1676, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_318 = and i1 %and_ln102_1860, i1 %xor_ln104_803" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns)   --->   "%and_ln102_1864 = and i1 %icmp_ln86_1677, i1 %and_ln104_315" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1864' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_319)   --->   "%xor_ln104_804 = xor i1 %icmp_ln86_1677, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_319 = and i1 %and_ln104_315, i1 %xor_ln104_804" [firmware/BDT.h:104]   --->   Operation 112 'and' 'and_ln104_319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln102_1867 = and i1 %icmp_ln86_1681, i1 %and_ln102_1863" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1867' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%xor_ln104_808 = xor i1 %icmp_ln86_1681, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%and_ln102_1868 = and i1 %icmp_ln86_1682, i1 %and_ln104_318" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1868' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1638)   --->   "%xor_ln104_809 = xor i1 %icmp_ln86_1682, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1869 = and i1 %icmp_ln86_1683, i1 %and_ln102_1864" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1642)   --->   "%xor_ln104_810 = xor i1 %icmp_ln86_1683, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_1870 = and i1 %icmp_ln86_1684, i1 %and_ln104_319" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_811 = xor i1 %icmp_ln86_1684, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1632)   --->   "%and_ln102_1879 = and i1 %icmp_ln86_1690, i1 %and_ln102_1867" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%and_ln102_1880 = and i1 %icmp_ln86_1691, i1 %xor_ln104_808" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%and_ln102_1881 = and i1 %and_ln102_1880, i1 %and_ln102_1863" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1636)   --->   "%and_ln102_1882 = and i1 %icmp_ln86_1692, i1 %and_ln102_1868" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1638)   --->   "%and_ln102_1883 = and i1 %icmp_ln86_1693, i1 %xor_ln104_809" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1638)   --->   "%and_ln102_1884 = and i1 %and_ln102_1883, i1 %and_ln104_318" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1640)   --->   "%and_ln102_1885 = and i1 %icmp_ln86_1694, i1 %and_ln102_1869" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1642)   --->   "%and_ln102_1886 = and i1 %icmp_ln86_1695, i1 %xor_ln104_810" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1642)   --->   "%and_ln102_1887 = and i1 %and_ln102_1886, i1 %and_ln102_1864" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1644)   --->   "%and_ln102_1888 = and i1 %icmp_ln86_1696, i1 %and_ln102_1870" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1889 = and i1 %icmp_ln86_1697, i1 %xor_ln104_811" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1890 = and i1 %and_ln102_1889, i1 %and_ln104_319" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1632)   --->   "%or_ln117_1519 = or i1 %icmp_ln86, i1 %and_ln102_1879" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns)   --->   "%or_ln117_1520 = or i1 %icmp_ln86, i1 %and_ln102_1867" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1520' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1632)   --->   "%select_ln117_1631 = select i1 %or_ln117_1519, i4 %select_ln117_1630, i4 13" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%or_ln117_1521 = or i1 %or_ln117_1520, i1 %and_ln102_1881" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1632 = select i1 %or_ln117_1520, i4 %select_ln117_1631, i4 14" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1632' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.12ns)   --->   "%or_ln117_1522 = or i1 %icmp_ln86, i1 %and_ln102_1863" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%select_ln117_1633 = select i1 %or_ln117_1521, i4 %select_ln117_1632, i4 15" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1634)   --->   "%zext_ln117_182 = zext i4 %select_ln117_1633" [firmware/BDT.h:117]   --->   Operation 140 'zext' 'zext_ln117_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1636)   --->   "%or_ln117_1523 = or i1 %or_ln117_1522, i1 %and_ln102_1882" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1634 = select i1 %or_ln117_1522, i5 %zext_ln117_182, i5 16" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1634' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln117_1524 = or i1 %or_ln117_1522, i1 %and_ln102_1868" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1636)   --->   "%select_ln117_1635 = select i1 %or_ln117_1523, i5 %select_ln117_1634, i5 17" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1638)   --->   "%or_ln117_1525 = or i1 %or_ln117_1524, i1 %and_ln102_1884" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1636 = select i1 %or_ln117_1524, i5 %select_ln117_1635, i5 18" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1636' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln117_1526 = or i1 %icmp_ln86, i1 %and_ln102_1860" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1638)   --->   "%select_ln117_1637 = select i1 %or_ln117_1525, i5 %select_ln117_1636, i5 19" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1640)   --->   "%or_ln117_1527 = or i1 %or_ln117_1526, i1 %and_ln102_1885" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1638 = select i1 %or_ln117_1526, i5 %select_ln117_1637, i5 20" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1638' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_1528 = or i1 %or_ln117_1526, i1 %and_ln102_1869" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1528' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1640)   --->   "%select_ln117_1639 = select i1 %or_ln117_1527, i5 %select_ln117_1638, i5 21" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1642)   --->   "%or_ln117_1529 = or i1 %or_ln117_1528, i1 %and_ln102_1887" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1640 = select i1 %or_ln117_1528, i5 %select_ln117_1639, i5 22" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1640' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln117_1530 = or i1 %or_ln117_1526, i1 %and_ln102_1864" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1642)   --->   "%select_ln117_1641 = select i1 %or_ln117_1529, i5 %select_ln117_1640, i5 23" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1644)   --->   "%or_ln117_1531 = or i1 %or_ln117_1530, i1 %and_ln102_1888" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1642 = select i1 %or_ln117_1530, i5 %select_ln117_1641, i5 24" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1642' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.12ns)   --->   "%or_ln117_1532 = or i1 %or_ln117_1530, i1 %and_ln102_1870" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1532' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1644)   --->   "%select_ln117_1643 = select i1 %or_ln117_1531, i5 %select_ln117_1642, i5 25" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1533 = or i1 %or_ln117_1532, i1 %and_ln102_1890" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1644 = select i1 %or_ln117_1532, i5 %select_ln117_1643, i5 26" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1644' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1645 = select i1 %or_ln117_1533, i5 %select_ln117_1644, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.80ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.28i12.i12.i5, i5 0, i12 462, i5 1, i12 248, i5 2, i12 4092, i5 3, i12 4023, i5 4, i12 3674, i5 5, i12 281, i5 6, i12 1255, i5 7, i12 225, i5 8, i12 4088, i5 9, i12 264, i5 10, i12 3627, i5 11, i12 252, i5 12, i12 523, i5 13, i12 93, i5 14, i12 333, i5 15, i12 1566, i5 16, i12 62, i5 17, i12 3822, i5 18, i12 355, i5 19, i12 25, i5 20, i12 822, i5 21, i12 4024, i5 22, i12 3911, i5 23, i12 77, i5 24, i12 1437, i5 25, i12 3942, i5 26, i12 768, i5 27, i12 112, i12 0, i5 %select_ln117_1645" [firmware/BDT.h:118]   --->   Operation 164 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 165 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.050ns
The critical path consists of the following:
	wire read operation ('x_8_val_read', firmware/BDT.h:86) on port 'x_8_val' (firmware/BDT.h:86) [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [46]  (0.797 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [77]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1862', firmware/BDT.h:102) [84]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_320', firmware/BDT.h:104) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [127]  (0.122 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [132]  (0.278 ns)
	'select' operation 2 bit ('select_ln117_1621', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1622', firmware/BDT.h:117) [137]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1623', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1624', firmware/BDT.h:117) [141]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1625', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1626', firmware/BDT.h:117) [146]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1627', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1628', firmware/BDT.h:117) [150]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1629', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1630', firmware/BDT.h:117) [153]  (0.351 ns)

 <State 2>: 3.380ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1860', firmware/BDT.h:102) [78]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1863', firmware/BDT.h:102) [87]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1867', firmware/BDT.h:102) [99]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1520', firmware/BDT.h:117) [154]  (0.122 ns)
	'select' operation 4 bit ('select_ln117_1632', firmware/BDT.h:117) [157]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1633', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1634', firmware/BDT.h:117) [162]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_1635', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1636', firmware/BDT.h:117) [166]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1637', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1638', firmware/BDT.h:117) [170]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1639', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1640', firmware/BDT.h:117) [174]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1641', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1642', firmware/BDT.h:117) [178]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1643', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1644', firmware/BDT.h:117) [182]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1645', firmware/BDT.h:117) [183]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [184]  (0.800 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
