#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug 25 02:31:57 2022
# Process ID: 7836
# Current directory: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6344 C:\Users\Dharma\Desktop\InternPreps\Projects\FPGA_ImageProc\FPGA_ImageProc.xpr
# Log file: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/vivado.log
# Journal file: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/dharma/desktop/internpreps/projects/fpga_imageproc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Simulations/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.957 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Aug 25 02:36:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 25 02:37:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 25 02:38:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Aug 25 02:44:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Simulations/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Simulations/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.gen/sources_1/ip/output_buffer/sim/output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/image_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
"xvhdl --incr --relax -prj test_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim'
"xelab -wto 51058ec269c541e0b80deb132a3f4194 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Simulations/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 51058ec269c541e0b80deb132a3f4194 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'in_read' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:214]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'out_data' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:215]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'in_read' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'out_data' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:224]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'in_read' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'out_data' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:233]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'in_read' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'out_data' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:242]
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sim_1/new/test.v" Line 70. Undefined system task '$fscan'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.957 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 25 02:58:36 2022...
