

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Sat Dec 11 19:30:53 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.915 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      755|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       98|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      793|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      793|     1102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_3ns_9ns_10_1_1_U1016  |mul_3ns_9ns_10_1_1  |        0|   0|  0|  49|    0|
    |mul_3ns_9ns_11_1_1_U1017  |mul_3ns_9ns_11_1_1  |        0|   0|  0|  49|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0|  98|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------------------+-----------------------------------------+---------------------+
    |                    Instance                   |                  Module                 |      Expression     |
    +-----------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019  |ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_3ns_8ns_10ns_10_4_1_U1018           |mac_muladd_3ns_8ns_10ns_10_4_1           |         i0 * i1 + i2|
    |mul_mul_28s_16ns_45_4_1_U1020                  |mul_mul_28s_16ns_45_4_1                  |              i0 * i1|
    +-----------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_396_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln91_1_fu_212_p2     |         +|   0|  0|  73|          66|           1|
    |add_ln91_fu_221_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln92_1_fu_240_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln92_fu_362_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln93_fu_304_p2       |         +|   0|  0|  25|          18|           1|
    |add_ln95_fu_443_p2       |         +|   0|  0|  34|          27|          27|
    |empty_101_fu_376_p2      |         +|   0|  0|  17|          10|          10|
    |ret_V_fu_500_p2          |         +|   0|  0|  53|          46|          46|
    |temp_V_fu_437_p2         |         +|   0|  0|  35|          28|          28|
    |icmp_ln1548_fu_449_p2    |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln91_fu_207_p2      |      icmp|   0|  0|  29|          66|          66|
    |icmp_ln92_fu_227_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln93_1_fu_192_p2    |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln93_fu_276_p2      |      icmp|   0|  0|  20|          32|          32|
    |or_ln92_fu_287_p2        |        or|   0|  0|   2|           1|           1|
    |min_V_fu_463_p3          |    select|   0|  0|  28|           1|          28|
    |select_ln91_1_fu_232_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln91_2_fu_355_p3  |    select|   0|  0|  18|           1|           1|
    |select_ln91_3_fu_409_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln91_4_fu_281_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln91_fu_326_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln92_1_fu_382_p3  |    select|   0|  0|  18|           1|          18|
    |select_ln92_2_fu_414_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln92_3_fu_389_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln92_4_fu_246_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln92_fu_292_p3    |    select|   0|  0|  18|           1|           1|
    |select_ln96_fu_479_p3    |    select|   0|  0|  27|           1|          27|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 755|         540|         426|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |indvar_flatten22_fu_96   |   9|          2|   66|        132|
    |indvar_flatten_fu_88     |   9|          2|   64|        128|
    |n1_fu_84                 |   9|          2|   32|         64|
    |n2_fu_80                 |   9|          2|   18|         36|
    |nh_fu_92                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  89|         19|  186|        375|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln712_reg_673                    |  10|   0|   10|          0|
    |add_ln91_reg_612                     |   3|   0|    3|          0|
    |add_ln91_reg_612_pp0_iter1_reg       |   3|   0|    3|          0|
    |add_ln95_reg_688                     |  27|   0|   27|          0|
    |add_ln98_1_reg_703                   |  18|   0|   18|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |bound_reg_588                        |  64|   0|   64|          0|
    |empty_101_reg_663                    |  10|   0|   10|          0|
    |icmp_ln1548_reg_693                  |   1|   0|    1|          0|
    |icmp_ln91_reg_608                    |   1|   0|    1|          0|
    |icmp_ln92_reg_617                    |   1|   0|    1|          0|
    |icmp_ln93_1_reg_598                  |   1|   0|    1|          0|
    |indvar_flatten22_fu_96               |  66|   0|   66|          0|
    |indvar_flatten_fu_88                 |  64|   0|   64|          0|
    |mul_ln91_1_reg_653                   |  10|   0|   10|          0|
    |mul_ln98_reg_658                     |  11|   0|   11|          0|
    |n1_fu_84                             |  32|   0|   32|          0|
    |n2_fu_80                             |  18|   0|   18|          0|
    |nh_fu_92                             |   3|   0|    3|          0|
    |select_ln91_1_reg_626                |   3|   0|    3|          0|
    |select_ln91_1_reg_626_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln91_4_reg_631                |   1|   0|    1|          0|
    |select_ln91_4_reg_631_pp0_iter2_reg  |   1|   0|    1|          0|
    |select_ln92_1_reg_668                |  18|   0|   18|          0|
    |select_ln92_reg_638                  |  18|   0|   18|          0|
    |tmp_reg_593                          |  64|   0|   66|          2|
    |trunc_ln98_reg_643                   |  10|   0|   10|          0|
    |add_ln95_reg_688                     |  64|  32|   27|          0|
    |icmp_ln1548_reg_693                  |  64|  32|    1|          0|
    |icmp_ln91_reg_608                    |  64|  32|    1|          0|
    |icmp_ln92_reg_617                    |  64|  32|    1|          0|
    |select_ln92_reg_638                  |  64|  32|   18|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 793| 160|  523|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|grp_fu_2450_p_din0        |  out|   32|  ap_ctrl_hs|  compute_all_scores|  return value|
|grp_fu_2450_p_din1        |  out|   32|  ap_ctrl_hs|  compute_all_scores|  return value|
|grp_fu_2450_p_dout0       |   in|   64|  ap_ctrl_hs|  compute_all_scores|  return value|
|grp_fu_2450_p_ce          |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|num_of_nodes              |   in|   32|     ap_none|        num_of_nodes|        scalar|
|scores_source_V_address0  |  out|   10|   ap_memory|     scores_source_V|         array|
|scores_source_V_ce0       |  out|    1|   ap_memory|     scores_source_V|         array|
|scores_source_V_q0        |   in|   28|   ap_memory|     scores_source_V|         array|
|scores_target_V_address0  |  out|   10|   ap_memory|     scores_target_V|         array|
|scores_target_V_ce0       |  out|    1|   ap_memory|     scores_target_V|         array|
|scores_target_V_q0        |   in|   28|   ap_memory|     scores_target_V|         array|
|all_scores_V_address1     |  out|   18|   ap_memory|        all_scores_V|         array|
|all_scores_V_ce1          |  out|    1|   ap_memory|        all_scores_V|         array|
|all_scores_V_we1          |  out|    1|   ap_memory|        all_scores_V|         array|
|all_scores_V_d1           |  out|   28|   ap_memory|        all_scores_V|         array|
+--------------------------+-----+-----+------------+--------------------+--------------+

