#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* timerClock */
timerClock__DIVIDER_MASK EQU 0x0000FFFF
timerClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
timerClock__ENABLE_MASK EQU 0x80000000
timerClock__MASK EQU 0x80000000
timerClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* timer_ISR */
timer_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
timer_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
timer_ISR__INTC_MASK EQU 0x10000
timer_ISR__INTC_NUMBER EQU 16
timer_ISR__INTC_PRIOR_MASK EQU 0xC0
timer_ISR__INTC_PRIOR_NUM EQU 3
timer_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
timer_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
timer_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* P0_2_LED */
P0_2_LED__0__DM__MASK EQU 0x1C0
P0_2_LED__0__DM__SHIFT EQU 6
P0_2_LED__0__DR EQU CYREG_PRT0_DR
P0_2_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2_LED__0__HSIOM_MASK EQU 0x00000F00
P0_2_LED__0__HSIOM_SHIFT EQU 8
P0_2_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_LED__0__MASK EQU 0x04
P0_2_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_LED__0__PC EQU CYREG_PRT0_PC
P0_2_LED__0__PC2 EQU CYREG_PRT0_PC2
P0_2_LED__0__PORT EQU 0
P0_2_LED__0__PS EQU CYREG_PRT0_PS
P0_2_LED__0__SHIFT EQU 2
P0_2_LED__DR EQU CYREG_PRT0_DR
P0_2_LED__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_LED__MASK EQU 0x04
P0_2_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_LED__PC EQU CYREG_PRT0_PC
P0_2_LED__PC2 EQU CYREG_PRT0_PC2
P0_2_LED__PORT EQU 0
P0_2_LED__PS EQU CYREG_PRT0_PS
P0_2_LED__SHIFT EQU 2

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
