static inline T_1 F_1 ( T_2 * V_1 )\r\n{\r\nreturn V_1 -> V_2 ;\r\n}\r\nstatic inline void F_2 ( T_2 * V_1 , T_1 V_2 )\r\n{\r\nV_1 -> V_2 = V_2 ;\r\nF_3 ( V_2 , V_1 -> V_3 + V_4 ) ;\r\n}\r\nstatic inline void F_4 ( T_3 * V_5 )\r\n{\r\nif ( ! ( F_5 ( V_6 + V_7 , V_5 ) & V_8 ) )\r\nF_6 ( F_7 ( V_5 ) ) ;\r\nelse\r\nF_8 ( F_7 ( V_5 ) ) ;\r\n}\r\nstatic void F_9 ( T_3 * V_5 )\r\n{\r\nT_1 V_9 = F_5 ( V_10 + V_11 , V_5 ) ;\r\nF_10 ( V_9 & ( V_12 | V_13 ) , V_10 + V_11 , V_5 ) ;\r\nif ( V_9 & V_12 ) {\r\nF_7 ( V_5 ) -> V_14 . V_15 ++ ;\r\nF_7 ( V_5 ) -> V_14 . V_16 ++ ;\r\n}\r\nV_9 = F_5 ( V_6 + V_11 , V_5 ) ;\r\nF_10 ( V_9 & V_13 , V_6 + V_11 , V_5 ) ;\r\nif ( V_9 & V_13 )\r\nF_4 ( V_5 ) ;\r\n}\r\nstatic void F_11 ( T_3 * V_5 )\r\n{\r\nT_1 V_17 = V_5 -> V_17 & V_18 ;\r\nT_1 V_19 = V_5 -> V_19 & V_18 ;\r\nswitch( V_5 -> V_20 . V_21 ) {\r\ncase V_22 :\r\nV_17 |= V_23 ;\r\nV_19 |= V_24 ;\r\nbreak;\r\ncase V_25 :\r\nV_17 |= V_26 ;\r\nV_19 |= V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_17 |= V_26 ;\r\nV_19 |= V_24 ;\r\nbreak;\r\ndefault:\r\nV_17 |= V_26 ;\r\nV_19 |= V_29 ;\r\n}\r\nV_5 -> V_17 = V_17 ;\r\nV_5 -> V_19 = V_19 ;\r\nF_10 ( V_17 , V_6 + V_30 , V_5 ) ;\r\nF_10 ( V_19 , V_6 + V_31 , V_5 ) ;\r\nF_12 ( V_5 ) ;\r\n}\r\nstatic int F_13 ( struct V_32 * V_33 )\r\n{\r\nT_3 * V_5 = F_14 ( V_33 ) ;\r\nint V_34 ;\r\nV_34 = F_15 ( V_33 ) ;\r\nif ( V_34 )\r\nreturn V_34 ;\r\nF_3 ( 1 , V_5 -> V_3 + V_35 ) ;\r\nF_10 ( 0 , V_6 + V_36 , V_5 ) ;\r\nF_16 ( V_33 ) ;\r\nF_10 ( V_37 , V_10 + V_38 , V_5 ) ;\r\nF_10 ( V_39 , V_10 + V_40 , V_5 ) ;\r\nF_4 ( V_5 ) ;\r\nF_10 ( V_41 , V_6 + V_38 , V_5 ) ;\r\nF_10 ( V_42 , V_6 + V_40 , V_5 ) ;\r\nF_10 ( 0x48 , V_43 , V_5 ) ;\r\nF_11 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( struct V_32 * V_33 )\r\n{\r\nT_3 * V_5 = F_14 ( V_33 ) ;\r\nF_18 ( V_33 ) ;\r\nF_3 ( 0 , V_5 -> V_3 + V_35 ) ;\r\nF_10 ( V_44 , V_6 + V_36 , V_5 ) ;\r\nF_19 ( V_33 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( struct V_32 * V_33 , struct V_45 * V_46 , int V_47 )\r\n{\r\nconst T_4 V_48 = sizeof( V_49 ) ;\r\nV_49 V_50 ;\r\nV_49 T_5 * line = V_46 -> V_51 . V_52 . V_53 ;\r\nT_3 * V_5 = F_14 ( V_33 ) ;\r\n#ifdef F_21\r\nif ( V_47 == V_54 ) {\r\nF_22 ( V_33 ) ;\r\nF_23 ( V_55 L_1 ,\r\nF_5 ( V_6 + V_56 , V_5 ) ,\r\nF_5 ( V_6 + V_11 , V_5 ) ,\r\nF_5 ( V_6 + V_57 , V_5 ) ,\r\nF_5 ( V_6 + V_7 , V_5 ) ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\nif ( V_47 != V_58 )\r\nreturn F_24 ( V_33 , V_46 , V_47 ) ;\r\nswitch( V_46 -> V_51 . type ) {\r\ncase V_59 :\r\nV_46 -> V_51 . type = V_60 ;\r\nif ( V_46 -> V_51 . V_48 < V_48 ) {\r\nV_46 -> V_51 . V_48 = V_48 ;\r\nreturn - V_61 ;\r\n}\r\nif ( F_25 ( line , & V_5 -> V_20 , V_48 ) )\r\nreturn - V_62 ;\r\nreturn 0 ;\r\ncase V_60 :\r\nif( ! F_26 ( V_63 ) )\r\nreturn - V_64 ;\r\nif ( F_27 ( & V_50 , line , V_48 ) )\r\nreturn - V_62 ;\r\nif ( V_50 . V_21 != V_65 &&\r\nV_50 . V_21 != V_28 &&\r\nV_50 . V_21 != V_22 &&\r\nV_50 . V_21 != V_25 )\r\nreturn - V_66 ;\r\nif ( V_50 . V_67 != 0 && V_50 . V_67 != 1 )\r\nreturn - V_66 ;\r\nmemcpy ( & V_5 -> V_20 , & V_50 , V_48 ) ;\r\nF_11 ( V_5 ) ;\r\nreturn 0 ;\r\ndefault:\r\nreturn F_24 ( V_33 , V_46 , V_47 ) ;\r\n}\r\n}\r\nstatic void F_28 ( T_2 * V_1 )\r\n{\r\nF_29 ( V_1 -> V_3 + V_4 ) ;\r\nif ( V_1 -> V_68 )\r\nF_30 ( V_1 -> V_68 , V_1 ) ;\r\nif ( V_1 -> V_3 ) {\r\nF_31 ( V_1 -> V_3 ) ;\r\nF_32 ( V_1 -> V_69 , V_70 ) ;\r\n}\r\nF_33 ( V_1 -> V_33 ) ;\r\nF_34 ( V_1 ) ;\r\n}\r\nstatic int T_6 F_35 ( unsigned long V_68 , unsigned long V_71 )\r\n{\r\nstruct V_32 * V_33 ;\r\nT_7 * V_72 ;\r\nT_2 * V_1 ;\r\nint V_34 ;\r\nif ( V_68 < 3 || V_68 > 15 || V_68 == 6 ) {\r\nF_36 ( L_2 ) ;\r\nreturn - V_73 ;\r\n}\r\nif ( V_71 < 0xC0000 || V_71 > 0xDFFFF || ( V_71 & 0x3FFF ) != 0 ) {\r\nF_36 ( L_3 ) ;\r\nreturn - V_73 ;\r\n}\r\nV_1 = F_37 ( sizeof( T_2 ) , V_74 ) ;\r\nif ( V_1 == NULL )\r\nreturn - V_61 ;\r\nV_1 -> V_33 = F_38 ( V_1 ) ;\r\nif ( ! V_1 -> V_33 ) {\r\nF_36 ( L_4 ) ;\r\nF_34 ( V_1 ) ;\r\nreturn - V_61 ;\r\n}\r\nif ( F_39 ( V_68 , V_75 , 0 , V_76 , V_1 ) ) {\r\nF_36 ( L_5 ) ;\r\nF_28 ( V_1 ) ;\r\nreturn - V_77 ;\r\n}\r\nV_1 -> V_68 = V_68 ;\r\nif ( ! F_40 ( V_71 , V_70 , V_76 ) ) {\r\nF_36 ( L_6 ) ;\r\nF_28 ( V_1 ) ;\r\nreturn - V_77 ;\r\n}\r\nV_1 -> V_69 = V_71 ;\r\nV_1 -> V_3 = F_41 ( V_71 , V_70 ) ;\r\nif ( ! V_1 -> V_3 ) {\r\nF_36 ( L_7 ) ;\r\nF_28 ( V_1 ) ;\r\nreturn - V_62 ;\r\n}\r\nV_1 -> V_78 = V_79 ;\r\nV_1 -> V_80 = V_81 ;\r\nV_1 -> V_82 = V_83 ;\r\nF_29 ( V_1 -> V_3 + V_4 ) ;\r\nF_42 ( 100 ) ;\r\nF_3 ( 0 , V_1 -> V_3 + V_4 ) ;\r\nF_3 ( 0 , V_1 -> V_3 + V_35 ) ;\r\nF_43 ( V_1 , 0 ) ;\r\nV_33 = F_7 ( V_1 ) ;\r\nV_72 = F_44 ( V_33 ) ;\r\nF_45 ( & V_1 -> V_84 ) ;\r\nV_33 -> V_68 = V_68 ;\r\nV_33 -> V_85 = V_71 ;\r\nV_33 -> V_86 = V_71 + V_70 - 1 ;\r\nV_33 -> V_87 = 50 ;\r\nV_33 -> V_88 = & V_89 ;\r\nV_72 -> V_90 = V_91 ;\r\nV_72 -> V_92 = V_93 ;\r\nV_1 -> V_20 . V_21 = V_65 ;\r\nV_34 = F_46 ( V_33 ) ;\r\nif ( V_34 ) {\r\nF_47 ( L_8 ) ;\r\nF_28 ( V_1 ) ;\r\nreturn V_34 ;\r\n}\r\nF_48 ( V_1 ) ;\r\nF_4 ( V_1 ) ;\r\nF_49 ( V_33 , L_9 ,\r\nV_1 -> V_68 , V_1 -> V_78 , V_1 -> V_80 ) ;\r\n* V_94 = V_1 ;\r\nV_94 = & V_1 -> V_95 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_50 ( void )\r\n{\r\nif ( V_96 == NULL ) {\r\n#ifdef F_51\r\nF_52 ( L_10 ) ;\r\n#endif\r\nreturn - V_66 ;\r\n}\r\nF_52 ( L_11 , V_97 ) ;\r\ndo {\r\nunsigned long V_68 , V_98 ;\r\nV_68 = F_53 ( V_96 , & V_96 , 0 ) ;\r\nif ( * V_96 ++ != ',' )\r\nbreak;\r\nV_98 = F_53 ( V_96 , & V_96 , 0 ) ;\r\nif ( * V_96 == ':' || * V_96 == '\x0' )\r\nF_35 ( V_68 , V_98 ) ;\r\nif ( * V_96 == '\x0' )\r\nreturn V_99 ? 0 : - V_66 ;\r\n}while( * V_96 ++ == ':' );\r\nF_36 ( L_12 ) ;\r\nreturn V_99 ? 0 : - V_66 ;\r\n}\r\nstatic void T_8 F_54 ( void )\r\n{\r\nT_2 * V_1 = V_99 ;\r\nwhile ( V_1 ) {\r\nT_2 * V_100 = V_1 ;\r\nV_1 = V_1 -> V_95 ;\r\nF_55 ( F_7 ( V_100 ) ) ;\r\nF_28 ( V_100 ) ;\r\n}\r\n}
