{
  "questions": [
    {
      "question": "In synchronous digital circuit design, what are \"setup time\" and \"hold time\" primarily concerned with, for a flip-flop?",
      "options": [
        "The time it takes for a signal to propagate through the circuit.",
        "The minimum and maximum time a clock signal should be high.",
        "The data input stability requirements relative to the clock edge for reliable sampling.",
        "The time required for the flip-flop to switch its output state.",
        "The delay introduced by the interconnect wires between logic gates."
      ],
      "correct": 2
    },
    {
      "question": "Which principle states that if a particular memory location is accessed, it is likely that nearby memory locations will be accessed soon?",
      "options": [
        "Temporal Locality",
        "Spatial Locality",
        "Cache Coherence",
        "Write-Back Policy",
        "Amdahl's Law"
      ],
      "correct": 1
    },
    {
      "question": "Beyond functional correctness, what aspect of a digital IC design is primarily verified by \"Power Integrity (PI) analysis\"?",
      "options": [
        "The timing performance of the critical path.",
        "The absence of design rule violations in the layout.",
        "The robustness of the power delivery network to ensure stable voltage levels.",
        "The thermal dissipation characteristics of the chip.",
        "The logical equivalence between RTL and gate-level netlists."
      ],
      "correct": 2
    },
    {
      "question": "What architectural model is characterized by multiple identical processors sharing a single, uniform main memory via a common bus or interconnect, where any processor can access any memory location with the same latency, and cache coherence protocols maintain data consistency across individual processor caches?",
      "options": [
        "Distributed Shared Memory (DSM)",
        "Symmetric Multiprocessing (SMP)",
        "Massively Parallel Processing (MPP)",
        "Non-Uniform Memory Access (NUMA)",
        "Vector Processing Unit (VPU)"
      ],
      "correct": 1
    },
    {
      "question": "Which phenomenon in semiconductor devices refers to the gradual degradation of device performance (e.g., threshold voltage shift, reduced current drive) due to the trapping of hot carriers (electrons or holes) in the gate dielectric, often exacerbated by high electric fields and switching activity?",
      "options": [
        "Electrostatic Discharge (ESD)",
        "Negative Bias Temperature Instability (NBTI)",
        "Hot Carrier Injection (HCI)",
        "Latch-up",
        "Random Telegraph Noise (RTN)"
      ],
      "correct": 2
    }
  ]
}