

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Wed May 29 12:58:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a = alloca i32 1"   --->   Operation 12 'alloca' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln32_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln32_1"   --->   Operation 14 'read' 'shl_ln32_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln32_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln32_2"   --->   Operation 15 'read' 'zext_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln30_1"   --->   Operation 16 'read' 'shl_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_1"   --->   Operation 17 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_memory_assign_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_memory_assign"   --->   Operation 18 'read' 'out_memory_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%even_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %even"   --->   Operation 19 'read' 'even_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_1"   --->   Operation 20 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln32_2_cast = zext i6 %zext_ln32_2_read"   --->   Operation 21 'zext' 'zext_ln32_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i6 %zext_ln30_1_read"   --->   Operation 22 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %a"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%high = phi i1 0, void %newFuncRoot, i1 %high_1, void %if.end"   --->   Operation 28 'phi' 'high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:25]   --->   Operation 29 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %i_load" [userdma.cpp:25]   --->   Operation 30 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp_slt  i32 %zext_ln25, i32 %tmp_1_read" [userdma.cpp:25]   --->   Operation 31 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.52ns)   --->   "%add_ln25 = add i31 %i_load, i31 1" [userdma.cpp:25]   --->   Operation 32 'add' 'add_ln25' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.end.loopexit_ifconv.exitStub, void %for.body.split" [userdma.cpp:25]   --->   Operation 33 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %high, void %if.else, void %if.then" [userdma.cpp:29]   --->   Operation 34 'br' 'br_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node high_1)   --->   "%xor_ln33 = xor i1 %high, i1 1" [userdma.cpp:33]   --->   Operation 35 'xor' 'xor_ln33' <Predicate = (icmp_ln25 & even_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns) (out node of the LUT)   --->   "%high_1 = select i1 %even_read, i1 %xor_ln33, i1 %high" [userdma.cpp:33]   --->   Operation 36 'select' 'high_1' <Predicate = (icmp_ln25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 %add_ln25, i31 %i" [userdma.cpp:25]   --->   Operation 37 'store' 'store_ln25' <Predicate = (icmp_ln25)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 38 [1/1] (3.50ns)   --->   "%inbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %inbuf" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'inbuf_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i33 %inbuf_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_load_1 = load i32 %a" [userdma.cpp:30]   --->   Operation 40 'load' 'a_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %a_load_1, i3 0" [userdma.cpp:32]   --->   Operation 41 'bitconcatenate' 'shl_ln2' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i35 %shl_ln2" [userdma.cpp:32]   --->   Operation 42 'sext' 'sext_ln32' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %out_memory_assign_read, i64 %sext_ln32" [userdma.cpp:32]   --->   Operation 43 'add' 'add_ln32' <Predicate = (!high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln32, i32 3, i32 63" [userdma.cpp:32]   --->   Operation 44 'partselect' 'trunc_ln3' <Predicate = (!high)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %a_load_1, i32 4294967295" [userdma.cpp:30]   --->   Operation 45 'add' 'add_ln30' <Predicate = (high)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_1)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %add_ln30, i3 0" [userdma.cpp:30]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_1)   --->   "%or_ln30 = or i35 %shl_ln1, i35 4" [userdma.cpp:30]   --->   Operation 47 'or' 'or_ln30' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_1)   --->   "%sext_ln30 = sext i35 %or_ln30" [userdma.cpp:30]   --->   Operation 48 'sext' 'sext_ln30' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln30_1 = add i64 %sext_ln30, i64 %out_memory_assign_read" [userdma.cpp:30]   --->   Operation 49 'add' 'add_ln30_1' <Predicate = (high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln30_1, i32 3, i32 63" [userdma.cpp:30]   --->   Operation 50 'partselect' 'trunc_ln30_1' <Predicate = (high)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_load = load i32 %a" [userdma.cpp:35]   --->   Operation 51 'load' 'a_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %a_load, i32 1" [userdma.cpp:35]   --->   Operation 52 'add' 'add_ln35' <Predicate = (icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%select_ln35 = select i1 %high_1, i32 %add_ln35, i32 %a_load" [userdma.cpp:35]   --->   Operation 53 'select' 'select_ln35' <Predicate = (icmp_ln25 & even_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns) (out node of the LUT)   --->   "%a_1 = select i1 %even_read, i32 %select_ln35, i32 %add_ln35" [userdma.cpp:35]   --->   Operation 54 'select' 'a_1' <Predicate = (icmp_ln25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %a_1, i32 %a" [userdma.cpp:25]   --->   Operation 55 'store' 'store_ln25' <Predicate = (icmp_ln25)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [userdma.cpp:25]   --->   Operation 56 'br' 'br_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [userdma.cpp:26]   --->   Operation 57 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [userdma.cpp:18]   --->   Operation 58 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %trunc_ln145" [userdma.cpp:32]   --->   Operation 59 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.42ns)   --->   "%shl_ln32 = shl i64 %zext_ln32, i64 %zext_ln32_2_cast" [userdma.cpp:32]   --->   Operation 60 'shl' 'shl_ln32' <Predicate = (!high)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i61 %trunc_ln3" [userdma.cpp:32]   --->   Operation 61 'sext' 'sext_ln32_1' <Predicate = (!high)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln32_1" [userdma.cpp:32]   --->   Operation 62 'getelementptr' 'gmem0_addr_1' <Predicate = (!high)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 1" [userdma.cpp:32]   --->   Operation 63 'writereq' 'empty_40' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 64 [1/1] (4.42ns)   --->   "%shl_ln30 = shl i64 %zext_ln32, i64 %zext_ln30_1_cast" [userdma.cpp:30]   --->   Operation 64 'shl' 'shl_ln30' <Predicate = (high)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i61 %trunc_ln30_1" [userdma.cpp:30]   --->   Operation 65 'sext' 'sext_ln30_1' <Predicate = (high)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln30_1" [userdma.cpp:30]   --->   Operation 66 'getelementptr' 'gmem0_addr' <Predicate = (high)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 1" [userdma.cpp:30]   --->   Operation 67 'writereq' 'empty' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr_1, i64 %shl_ln32, i8 %shl_ln32_1_read" [userdma.cpp:32]   --->   Operation 68 'write' 'write_ln32' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %shl_ln30, i8 %shl_ln30_1_read" [userdma.cpp:30]   --->   Operation 69 'write' 'write_ln30' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [5/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:32]   --->   Operation 70 'writeresp' 'empty_41' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 71 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:30]   --->   Operation 71 'writeresp' 'empty_39' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [4/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:32]   --->   Operation 72 'writeresp' 'empty_41' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 73 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:30]   --->   Operation 73 'writeresp' 'empty_39' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:32]   --->   Operation 74 'writeresp' 'empty_41' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 75 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:30]   --->   Operation 75 'writeresp' 'empty_39' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [2/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:32]   --->   Operation 76 'writeresp' 'empty_41' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 77 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:30]   --->   Operation 77 'writeresp' 'empty_39' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 78 [1/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1" [userdma.cpp:32]   --->   Operation 78 'writeresp' 'empty_41' <Predicate = (!high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!high)> <Delay = 0.00>
ST_9 : Operation 80 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [userdma.cpp:30]   --->   Operation 80 'writeresp' 'empty_39' <Predicate = (high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln30 = br void %if.end" [userdma.cpp:30]   --->   Operation 81 'br' 'br_ln30' <Predicate = (high)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ even]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_memory_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ shl_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zext_ln32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln32_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a                      (alloca        ) [ 0110000000]
i                      (alloca        ) [ 0100000000]
shl_ln32_1_read        (read          ) [ 0111100000]
zext_ln32_2_read       (read          ) [ 0000000000]
shl_ln30_1_read        (read          ) [ 0111100000]
zext_ln30_1_read       (read          ) [ 0000000000]
out_memory_assign_read (read          ) [ 0110000000]
even_read              (read          ) [ 0110000000]
tmp_1_read             (read          ) [ 0000000000]
zext_ln32_2_cast       (zext          ) [ 0111000000]
zext_ln30_1_cast       (zext          ) [ 0111000000]
specinterface_ln0      (specinterface ) [ 0000000000]
specinterface_ln0      (specinterface ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
store_ln0              (store         ) [ 0000000000]
br_ln0                 (br            ) [ 0000000000]
high                   (phi           ) [ 0111111111]
i_load                 (load          ) [ 0000000000]
zext_ln25              (zext          ) [ 0000000000]
icmp_ln25              (icmp          ) [ 0111111111]
add_ln25               (add           ) [ 0000000000]
br_ln25                (br            ) [ 0000000000]
br_ln29                (br            ) [ 0000000000]
xor_ln33               (xor           ) [ 0000000000]
high_1                 (select        ) [ 0110000000]
store_ln25             (store         ) [ 0000000000]
inbuf_read             (read          ) [ 0000000000]
trunc_ln145            (trunc         ) [ 0101000000]
a_load_1               (load          ) [ 0000000000]
shl_ln2                (bitconcatenate) [ 0000000000]
sext_ln32              (sext          ) [ 0000000000]
add_ln32               (add           ) [ 0000000000]
trunc_ln3              (partselect    ) [ 0101000000]
add_ln30               (add           ) [ 0000000000]
shl_ln1                (bitconcatenate) [ 0000000000]
or_ln30                (or            ) [ 0000000000]
sext_ln30              (sext          ) [ 0000000000]
add_ln30_1             (add           ) [ 0000000000]
trunc_ln30_1           (partselect    ) [ 0101000000]
a_load                 (load          ) [ 0000000000]
add_ln35               (add           ) [ 0000000000]
select_ln35            (select        ) [ 0000000000]
a_1                    (select        ) [ 0000000000]
store_ln25             (store         ) [ 0000000000]
br_ln25                (br            ) [ 0110000000]
specpipeline_ln26      (specpipeline  ) [ 0000000000]
specloopname_ln18      (specloopname  ) [ 0000000000]
zext_ln32              (zext          ) [ 0000000000]
shl_ln32               (shl           ) [ 0100100000]
sext_ln32_1            (sext          ) [ 0000000000]
gmem0_addr_1           (getelementptr ) [ 0100111111]
empty_40               (writereq      ) [ 0000000000]
shl_ln30               (shl           ) [ 0100100000]
sext_ln30_1            (sext          ) [ 0000000000]
gmem0_addr             (getelementptr ) [ 0100111111]
empty                  (writereq      ) [ 0000000000]
write_ln32             (write         ) [ 0000000000]
write_ln30             (write         ) [ 0000000000]
empty_41               (writeresp     ) [ 0000000000]
br_ln0                 (br            ) [ 0000000000]
empty_39               (writeresp     ) [ 0000000000]
br_ln30                (br            ) [ 0000000000]
ret_ln0                (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="even">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="even"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_memory_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shl_ln30_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln32_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shl_ln32_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln32_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="a_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln32_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln32_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln32_2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln32_2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shl_ln30_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln30_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_memory_assign_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_assign_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="even_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="even_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inbuf_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="33" slack="0"/>
<pin id="138" dir="0" index="1" bw="33" slack="0"/>
<pin id="139" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inbuf_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/3 empty_41/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_writeresp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_39/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln32_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="0" index="2" bw="64" slack="1"/>
<pin id="160" dir="0" index="3" bw="8" slack="3"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln30_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="0" index="2" bw="64" slack="1"/>
<pin id="167" dir="0" index="3" bw="8" slack="3"/>
<pin id="168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="high_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="high (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="high_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="high/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln32_2_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln30_1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="31" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln25_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln25_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln25_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln33_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="high_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="high_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln25_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln145_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="33" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="a_load_1_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="35" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln32_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="35" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="0" index="1" bw="35" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="61" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln30_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="35" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln30_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="35" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln30_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="35" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln30_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="35" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="1"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln30_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="61" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="a_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln35_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln35_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="a_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln25_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln32_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln32_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="2"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln32/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln32_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="61" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="gmem0_addr_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="61" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln30_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="2"/>
<pin id="361" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln30/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln30_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="61" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="gmem0_addr_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="61" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="a_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="388" class="1005" name="shl_ln32_1_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="3"/>
<pin id="390" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln32_1_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="shl_ln30_1_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="3"/>
<pin id="395" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln30_1_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="out_memory_assign_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_assign_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="even_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="even_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="zext_ln32_2_cast_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="2"/>
<pin id="411" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln32_2_cast "/>
</bind>
</comp>

<comp id="414" class="1005" name="zext_ln30_1_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="2"/>
<pin id="416" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln25_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="423" class="1005" name="high_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="high_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln145_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln3_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="61" slack="1"/>
<pin id="436" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln30_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="61" slack="1"/>
<pin id="441" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="shl_ln32_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln32 "/>
</bind>
</comp>

<comp id="449" class="1005" name="gmem0_addr_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="shl_ln30_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln30 "/>
</bind>
</comp>

<comp id="460" class="1005" name="gmem0_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="100" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="112" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="130" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="201" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="175" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="124" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="175" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="214" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="136" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="243" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="312" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="315" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="362"><net_src comp="340" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="8" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="376"><net_src comp="86" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="384"><net_src comp="90" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="391"><net_src comp="94" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="396"><net_src comp="106" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="401"><net_src comp="118" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="407"><net_src comp="124" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="412"><net_src comp="183" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="417"><net_src comp="187" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="422"><net_src comp="208" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="226" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="432"><net_src comp="239" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="437"><net_src comp="263" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="442"><net_src comp="302" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="447"><net_src comp="343" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="452"><net_src comp="351" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="458"><net_src comp="358" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="463"><net_src comp="366" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : tmp_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : even | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : out_memory_assign | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : zext_ln30_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : shl_ln30_1 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : inbuf | {2 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : zext_ln32_2 | {1 }
	Port: streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 : shl_ln32_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		high : 1
		i_load : 1
		zext_ln25 : 2
		icmp_ln25 : 3
		add_ln25 : 2
		br_ln25 : 4
		br_ln29 : 2
		xor_ln33 : 2
		high_1 : 2
		store_ln25 : 3
	State 2
		shl_ln2 : 1
		sext_ln32 : 2
		add_ln32 : 3
		trunc_ln3 : 4
		add_ln30 : 1
		shl_ln1 : 2
		or_ln30 : 3
		sext_ln30 : 3
		add_ln30_1 : 4
		trunc_ln30_1 : 5
		add_ln35 : 1
		select_ln35 : 2
		a_1 : 3
		store_ln25 : 4
	State 3
		shl_ln32 : 1
		gmem0_addr_1 : 1
		empty_40 : 2
		shl_ln30 : 1
		gmem0_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           add_ln25_fu_214          |    0    |    38   |
|          |           add_ln32_fu_258          |    0    |    71   |
|    add   |           add_ln30_fu_273          |    0    |    39   |
|          |          add_ln30_1_fu_297         |    0    |    71   |
|          |           add_ln35_fu_315          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|    shl   |           shl_ln32_fu_343          |    0    |   100   |
|          |           shl_ln30_fu_358          |    0    |   100   |
|----------|------------------------------------|---------|---------|
|          |            high_1_fu_226           |    0    |    2    |
|  select  |         select_ln35_fu_321         |    0    |    32   |
|          |             a_1_fu_328             |    0    |    32   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln25_fu_208          |    0    |    18   |
|----------|------------------------------------|---------|---------|
|    xor   |           xor_ln33_fu_220          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |     shl_ln32_1_read_read_fu_94     |    0    |    0    |
|          |    zext_ln32_2_read_read_fu_100    |    0    |    0    |
|          |     shl_ln30_1_read_read_fu_106    |    0    |    0    |
|   read   |    zext_ln30_1_read_read_fu_112    |    0    |    0    |
|          | out_memory_assign_read_read_fu_118 |    0    |    0    |
|          |        even_read_read_fu_124       |    0    |    0    |
|          |       tmp_1_read_read_fu_130       |    0    |    0    |
|          |       inbuf_read_read_fu_136       |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_142        |    0    |    0    |
|          |        grp_writeresp_fu_149        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln32_write_fu_156      |    0    |    0    |
|          |       write_ln30_write_fu_163      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       zext_ln32_2_cast_fu_183      |    0    |    0    |
|   zext   |       zext_ln30_1_cast_fu_187      |    0    |    0    |
|          |          zext_ln25_fu_204          |    0    |    0    |
|          |          zext_ln32_fu_340          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln145_fu_239         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|           shl_ln2_fu_246           |    0    |    0    |
|          |           shl_ln1_fu_279           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          sext_ln32_fu_254          |    0    |    0    |
|   sext   |          sext_ln30_fu_293          |    0    |    0    |
|          |         sext_ln32_1_fu_348         |    0    |    0    |
|          |         sext_ln30_1_fu_363         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|          trunc_ln3_fu_263          |    0    |    0    |
|          |         trunc_ln30_1_fu_302        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln30_fu_287           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   544   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|           a_reg_373          |   32   |
|       even_read_reg_404      |    1   |
|     gmem0_addr_1_reg_449     |   64   |
|      gmem0_addr_reg_460      |   64   |
|        high_1_reg_423        |    1   |
|         high_reg_172         |    1   |
|           i_reg_381          |   31   |
|       icmp_ln25_reg_419      |    1   |
|out_memory_assign_read_reg_398|   64   |
|    shl_ln30_1_read_reg_393   |    8   |
|       shl_ln30_reg_455       |   64   |
|    shl_ln32_1_read_reg_388   |    8   |
|       shl_ln32_reg_444       |   64   |
|      trunc_ln145_reg_429     |   32   |
|     trunc_ln30_1_reg_439     |   61   |
|       trunc_ln3_reg_434      |   61   |
|   zext_ln30_1_cast_reg_414   |   64   |
|   zext_ln32_2_cast_reg_409   |   64   |
+------------------------------+--------+
|             Total            |   685  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_142 |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_149 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_149 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   260  ||  6.352  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   544  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   18   |
|  Register |    -   |   685  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   685  |   562  |
+-----------+--------+--------+--------+
