

================================================================
== Vivado HLS Report for 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s'
================================================================
* Date:           Sun Nov 14 10:24:40 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |   22|   23|   20|   20| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |   22|   22|         4|          1|          1|    20|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    303|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    325|    -|
|Memory           |        0|      -|      26|      9|    -|
|Multiplexer      |        -|      -|       -|    984|    -|
|Register         |        0|      -|     772|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     798|   1653|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_14_1_1_U2148  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_164_14_1_1_U2149  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_164_14_1_1_U2150  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_14_1_1_U2151   |myproject_axi_mux_42_14_1_1   |        0|      0|  0|  65|    0|
    |myproject_axi_mux_53_6_1_1_U2147    |myproject_axi_mux_53_6_1_1    |        0|      0|  0|  65|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0| 325|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s  |        0|   2|   1|    0|    20|    2|     1|           40|
    |w22_V_U   |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V   |        0|  24|   8|    0|    20|   24|     1|          480|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        0|  26|   9|    0|    40|   26|     2|          520|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_24_fu_969_p2   |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_25_fu_1036_p2  |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_26_fu_1110_p2  |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_fu_947_p2      |     *    |      0|  0|  26|           6|           6|
    |acc_0_V_fu_1190_p2        |     +    |      0|  0|  19|          14|          14|
    |acc_12_V_fu_1168_p2       |     +    |      0|  0|  19|          14|          14|
    |acc_4_V_fu_1027_p2        |     +    |      0|  0|  19|          14|          14|
    |acc_8_V_fu_1101_p2        |     +    |      0|  0|  19|          14|          14|
    |in_index_fu_863_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_857_p2         |     +    |      0|  0|  15|           1|           5|
    |ap_condition_217          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_242          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_41           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_875_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln168_fu_869_p2      |   icmp   |      0|  0|  18|          32|           3|
    |select_ln168_fu_935_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 303|         155|         100|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                           |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_0_1_phi_fu_567_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_10_1_phi_fu_747_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_11_1_phi_fu_765_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_12_1_phi_fu_783_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_13_1_phi_fu_801_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_14_1_phi_fu_819_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_15_1_phi_fu_837_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_1_1_phi_fu_585_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_2_1_phi_fu_603_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_3_1_phi_fu_621_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_4_1_phi_fu_639_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_5_1_phi_fu_657_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_6_1_phi_fu_675_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_7_1_phi_fu_693_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_8_1_phi_fu_711_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_9_1_phi_fu_729_p8                |  15|          3|   14|         42|
    |ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6   |   9|          2|    6|         12|
    |ap_phi_mux_do_init_phi_fu_156_p6                  |  15|          3|    1|          3|
    |ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6         |  15|          3|   32|         96|
    |ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6   |  15|          3|   14|         42|
    |ap_phi_mux_w_index49_phi_fu_187_p6                |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315  |   9|          2|    6|         12|
    |ap_return_0                                       |   9|          2|   14|         28|
    |ap_return_1                                       |   9|          2|   14|         28|
    |ap_return_10                                      |   9|          2|   14|         28|
    |ap_return_11                                      |   9|          2|   14|         28|
    |ap_return_12                                      |   9|          2|   14|         28|
    |ap_return_13                                      |   9|          2|   14|         28|
    |ap_return_14                                      |   9|          2|   14|         28|
    |ap_return_15                                      |   9|          2|   14|         28|
    |ap_return_2                                       |   9|          2|   14|         28|
    |ap_return_3                                       |   9|          2|   14|         28|
    |ap_return_4                                       |   9|          2|   14|         28|
    |ap_return_5                                       |   9|          2|   14|         28|
    |ap_return_6                                       |   9|          2|   14|         28|
    |ap_return_7                                       |   9|          2|   14|         28|
    |ap_return_8                                       |   9|          2|   14|         28|
    |ap_return_9                                       |   9|          2|   14|         28|
    |data_0_V_read51_phi_reg_267                       |   9|          2|    6|         12|
    |data_1_V_read52_phi_reg_279                       |   9|          2|    6|         12|
    |data_2_V_read53_phi_reg_291                       |   9|          2|    6|         12|
    |data_3_V_read54_phi_reg_303                       |   9|          2|    6|         12|
    |data_4_V_read55_phi_reg_315                       |   9|          2|    6|         12|
    |in_index_0_i_i50_reg_168                          |   9|          2|   32|         64|
    |res_0_V_write_assign18_reg_549                    |   9|          2|   14|         28|
    |res_10_V_write_assign38_reg_402                   |   9|          2|   14|         28|
    |res_11_V_write_assign40_reg_387                   |   9|          2|   14|         28|
    |res_12_V_write_assign42_reg_372                   |   9|          2|   14|         28|
    |res_13_V_write_assign44_reg_357                   |   9|          2|   14|         28|
    |res_14_V_write_assign46_reg_342                   |   9|          2|   14|         28|
    |res_15_V_write_assign48_reg_327                   |   9|          2|   14|         28|
    |res_1_V_write_assign20_reg_535                    |   9|          2|   14|         28|
    |res_2_V_write_assign22_reg_521                    |   9|          2|   14|         28|
    |res_3_V_write_assign24_reg_507                    |   9|          2|   14|         28|
    |res_4_V_write_assign26_reg_492                    |   9|          2|   14|         28|
    |res_5_V_write_assign28_reg_477                    |   9|          2|   14|         28|
    |res_6_V_write_assign30_reg_462                    |   9|          2|   14|         28|
    |res_7_V_write_assign32_reg_447                    |   9|          2|   14|         28|
    |res_8_V_write_assign34_reg_432                    |   9|          2|   14|         28|
    |res_9_V_write_assign36_reg_417                    |   9|          2|   14|         28|
    |w_index49_reg_183                                 |   9|          2|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 984|        208| 1038|       2507|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |acc_12_V_reg_1416                                 |  14|   0|   14|          0|
    |acc_4_V_reg_1396                                  |  14|   0|   14|          0|
    |acc_8_V_reg_1408                                  |  14|   0|   14|          0|
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315  |   6|   0|    6|          0|
    |ap_return_0_preg                                  |  14|   0|   14|          0|
    |ap_return_10_preg                                 |  14|   0|   14|          0|
    |ap_return_11_preg                                 |  14|   0|   14|          0|
    |ap_return_12_preg                                 |  14|   0|   14|          0|
    |ap_return_13_preg                                 |  14|   0|   14|          0|
    |ap_return_14_preg                                 |  14|   0|   14|          0|
    |ap_return_15_preg                                 |  14|   0|   14|          0|
    |ap_return_1_preg                                  |  14|   0|   14|          0|
    |ap_return_2_preg                                  |  14|   0|   14|          0|
    |ap_return_3_preg                                  |  14|   0|   14|          0|
    |ap_return_4_preg                                  |  14|   0|   14|          0|
    |ap_return_5_preg                                  |  14|   0|   14|          0|
    |ap_return_6_preg                                  |  14|   0|   14|          0|
    |ap_return_7_preg                                  |  14|   0|   14|          0|
    |ap_return_8_preg                                  |  14|   0|   14|          0|
    |ap_return_9_preg                                  |  14|   0|   14|          0|
    |data_0_V_read51_phi_reg_267                       |   6|   0|    6|          0|
    |data_0_V_read51_rewind_reg_197                    |   6|   0|    6|          0|
    |data_1_V_read52_phi_reg_279                       |   6|   0|    6|          0|
    |data_1_V_read52_rewind_reg_211                    |   6|   0|    6|          0|
    |data_2_V_read53_phi_reg_291                       |   6|   0|    6|          0|
    |data_2_V_read53_rewind_reg_225                    |   6|   0|    6|          0|
    |data_3_V_read54_phi_reg_303                       |   6|   0|    6|          0|
    |data_3_V_read54_rewind_reg_239                    |   6|   0|    6|          0|
    |data_4_V_read55_phi_reg_315                       |   6|   0|    6|          0|
    |data_4_V_read55_rewind_reg_253                    |   6|   0|    6|          0|
    |do_init_reg_152                                   |   1|   0|    1|          0|
    |icmp_ln151_reg_1350                               |   1|   0|    1|          0|
    |icmp_ln168_reg_1345                               |   1|   0|    1|          0|
    |in_index_0_i_i50_reg_168                          |  32|   0|   32|          0|
    |in_index_reg_1340                                 |  32|   0|   32|          0|
    |or_ln_reg_1404                                    |   2|   0|    4|          2|
    |out_index_reg_1354                                |   2|   0|    2|          0|
    |out_index_reg_1354_pp0_iter2_reg                  |   2|   0|    2|          0|
    |res_0_V_write_assign18_reg_549                    |  14|   0|   14|          0|
    |res_10_V_write_assign38_reg_402                   |  14|   0|   14|          0|
    |res_11_V_write_assign40_reg_387                   |  14|   0|   14|          0|
    |res_12_V_write_assign42_reg_372                   |  14|   0|   14|          0|
    |res_13_V_write_assign44_reg_357                   |  14|   0|   14|          0|
    |res_14_V_write_assign46_reg_342                   |  14|   0|   14|          0|
    |res_15_V_write_assign48_reg_327                   |  14|   0|   14|          0|
    |res_1_V_write_assign20_reg_535                    |  14|   0|   14|          0|
    |res_2_V_write_assign22_reg_521                    |  14|   0|   14|          0|
    |res_3_V_write_assign24_reg_507                    |  14|   0|   14|          0|
    |res_4_V_write_assign26_reg_492                    |  14|   0|   14|          0|
    |res_5_V_write_assign28_reg_477                    |  14|   0|   14|          0|
    |res_6_V_write_assign30_reg_462                    |  14|   0|   14|          0|
    |res_7_V_write_assign32_reg_447                    |  14|   0|   14|          0|
    |res_8_V_write_assign34_reg_432                    |  14|   0|   14|          0|
    |res_9_V_write_assign36_reg_417                    |  14|   0|   14|          0|
    |tmp_2_reg_1371                                    |   6|   0|    6|          0|
    |tmp_3_reg_1376                                    |   6|   0|    6|          0|
    |tmp_4_reg_1381                                    |   6|   0|    6|          0|
    |tmp_6_reg_1361                                    |   6|   0|    6|          0|
    |trunc_ln160_1_reg_1366                            |   6|   0|    6|          0|
    |trunc_ln8_reg_1391                                |  10|   0|   10|          0|
    |w_index49_reg_183                                 |   5|   0|    5|          0|
    |w_index_reg_1335                                  |   5|   0|    5|          0|
    |icmp_ln151_reg_1350                               |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 772|  32|  711|          2|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_0    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_1    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_2    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_3    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_4    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_5    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_6    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_7    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_8    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_9    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_10   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_11   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_12   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_13   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_14   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_15   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|data_0_V_read  |  in |    6|   ap_none  |                     data_0_V_read                     |    scalar    |
|data_1_V_read  |  in |    6|   ap_none  |                     data_1_V_read                     |    scalar    |
|data_2_V_read  |  in |    6|   ap_none  |                     data_2_V_read                     |    scalar    |
|data_3_V_read  |  in |    6|   ap_none  |                     data_3_V_read                     |    scalar    |
|data_4_V_read  |  in |    6|   ap_none  |                     data_4_V_read                     |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

