<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>EDMA3 Driver: EDMA3 Driver Optional Setup for EDMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3 Driver Optional Setup for EDMA<br>
<small>
[<a class="el" href="group__Edma3DrvMain.html">EDMA3 Driver Interface Definition</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html">EDMA3_DRV_ParamentryRegs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 PaRAM Set.  <a href="structEDMA3__DRV__ParamentryRegs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html">EDMA3_DRV_PaRAMRegs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 Parameter RAM Set in User Configurable format.  <a href="structEDMA3__DRV__PaRAMRegs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__EvtQuePriority.html">EDMA3_DRV_EvtQuePriority</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event queue priorities setup.  <a href="structEDMA3__DRV__EvtQuePriority.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac65cb3c2eda075435c8f48ef685a28971b">EDMA3_DRV_PARAM_ENTRY_OPT</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac608d5dcf368b15427e1b63023be97c699">EDMA3_DRV_PARAM_ENTRY_SRC</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac680beff4474df6d7a8d217d86bd0faac9">EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac674640bb1fe574606fb7a0266e32c43fb">EDMA3_DRV_PARAM_ENTRY_DST</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac6d644f9995a90ea8a52c8c25a84550c64">EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac6360b634a41639c9f7ce60f402d346393">EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD</a> =  5, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac603c6fd4b46aec54aee8f21ba515ff35b">EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg82b01ec2292a13ad48a5bfcc724dfac6e4ef2bad3f40788bfd46f198e646d3be">EDMA3_DRV_PARAM_ENTRY_CCNT</a> =  7
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PaRAM Set Entry type.  <a href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef54664e5f6bbfb68c8a5981b321ea2c96400f">EDMA3_DRV_PARAM_FIELD_OPT</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef5466ce688d06479875eed547e49c7c53a7dd">EDMA3_DRV_PARAM_FIELD_SRCADDR</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef5466331bd6b991f25211c9e330dca0df0f9c">EDMA3_DRV_PARAM_FIELD_ACNT</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef54666b1fa5f67bb599bcb53511d709f4b0b4">EDMA3_DRV_PARAM_FIELD_BCNT</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef5466ac116996738f643163f45ae1472aa84b">EDMA3_DRV_PARAM_FIELD_DESTADDR</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef546660a6dbf01d64675758281d3ac8d30791">EDMA3_DRV_PARAM_FIELD_SRCBIDX</a> =  5, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef5466e1e0807fd4f93c272585e417136ece9d">EDMA3_DRV_PARAM_FIELD_DESTBIDX</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef546699f25744315b46aa4de1e11011f9d334">EDMA3_DRV_PARAM_FIELD_LINKADDR</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef546610933409050bda13b4650123a9fed111">EDMA3_DRV_PARAM_FIELD_BCNTRELOAD</a> =  8, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef546601814312c8c7dd46d18c3d315fad737f">EDMA3_DRV_PARAM_FIELD_SRCCIDX</a> =  9, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef54664be8857b84549ceb9ae2f533f8db3923">EDMA3_DRV_PARAM_FIELD_DESTCIDX</a> =  10, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg3e31ba1b02dcbace3044c11c83ef5466ffd4ae69a7feb876b6b4aa40d5099017">EDMA3_DRV_PARAM_FIELD_CCNT</a> =  11
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PaRAM Set Field type.  <a href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g8577940463f7ca5a8977b2fb65fae19a">EDMA3_DRV_IoctlCmd</a> { <br>
&nbsp;&nbsp;<b>EDMA3_DRV_IOCTL_MIN_IOCTL</b> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg8577940463f7ca5a8977b2fb65fae19ac79f621f036d0e97746c5776ccc18a2e">EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupOpt.html#gg8577940463f7ca5a8977b2fb65fae19a9ef62634a561e221c136e62de9694f48">EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION</a>, 
<br>
&nbsp;&nbsp;<b>EDMA3_DRV_IOCTL_MAX_IOCTL</b>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 Driver IOCTL commands.  <a href="group__Edma3DrvTransferSetupOpt.html#g8577940463f7ca5a8977b2fb65fae19a">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g669ea0f2097604af17b9213a28985191">EDMA3_DRV_setQdmaTrigWord</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_RM_QdmaTrigWord trigWord)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Assign a Trigger Word to the specified QDMA channel.  <a href="#g669ea0f2097604af17b9213a28985191"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g77841fc83e3876a3014963404cfc08ba">EDMA3_DRV_setPaRAM</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, const <a class="el" href="structEDMA3__DRV__PaRAMRegs.html">EDMA3_DRV_PaRAMRegs</a> *newPaRAM)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link).  <a href="#g77841fc83e3876a3014963404cfc08ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g437d851ec0eb6c05bb118886ee5c17f2">EDMA3_DRV_getPaRAM</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="structEDMA3__DRV__PaRAMRegs.html">EDMA3_DRV_PaRAMRegs</a> *currPaRAM)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link).  <a href="#g437d851ec0eb6c05bb118886ee5c17f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g83bcb5bc4e319fd6e78466ab5df5c0ac">EDMA3_DRV_setPaRAMEntry</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a> paRAMEntry, unsigned int newPaRAMEntryVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set a particular PaRAM set entry of the specified PaRAM set.  <a href="#g83bcb5bc4e319fd6e78466ab5df5c0ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g443b63758caa5383ef0f9f66b29fb5e8">EDMA3_DRV_getPaRAMEntry</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a> paRAMEntry, unsigned int *paRAMEntryVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a particular PaRAM set entry of the specified PaRAM set.  <a href="#g443b63758caa5383ef0f9f66b29fb5e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g41151895e480b66bf320ec662506f078">EDMA3_DRV_setPaRAMField</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a> paRAMField, unsigned int newPaRAMFieldVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set a particular PaRAM set field of the specified PaRAM set.  <a href="#g41151895e480b66bf320ec662506f078"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g1254ca24861fd4b580010f118f093b51">EDMA3_DRV_getPaRAMField</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a> paRAMField, unsigned int *currPaRAMFieldVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a particular PaRAM set field of the specified PaRAM set.  <a href="#g1254ca24861fd4b580010f118f093b51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g6a6c40cddb7bb7bc74635e104757e225">EDMA3_DRV_setEvtQPriority</a> (EDMA3_DRV_Handle hEdma, const <a class="el" href="structEDMA3__DRV__EvtQuePriority.html">EDMA3_DRV_EvtQuePriority</a> *evtQPriObj)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets EDMA TC priority.  <a href="#g6a6c40cddb7bb7bc74635e104757e225"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g4419ae8ba6468ec35090e2717a28f958">EDMA3_DRV_mapChToEvtQ</a> (EDMA3_DRV_Handle hEdma, unsigned int channelId, EDMA3_RM_EventQueue eventQ)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Associate Channel to Event Queue.  <a href="#g4419ae8ba6468ec35090e2717a28f958"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#gb2058b44b471c44d001035e1a38fd06d">EDMA3_DRV_getMapChToEvtQ</a> (EDMA3_DRV_Handle hEdma, unsigned int channelId, unsigned int *mappedEvtQ)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the Event Queue mapped to the specified DMA/QDMA channel.  <a href="#gb2058b44b471c44d001035e1a38fd06d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g2574c3da30322981b763e54dd1ea7fb2">EDMA3_DRV_setCCRegister</a> (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int newRegValue)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the Channel Controller (CC) Register value.  <a href="#g2574c3da30322981b763e54dd1ea7fb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g297f964f8fa3df44683e1bdedd56d928">EDMA3_DRV_getCCRegister</a> (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int *regValue)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the Channel Controller (CC) Register value.  <a href="#g297f964f8fa3df44683e1bdedd56d928"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#ga73fe4d0c29760be55306a8fc1f35161">EDMA3_DRV_waitAndClearTcc</a> (EDMA3_DRV_Handle hEdma, unsigned int tccNo)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wait for a transfer completion interrupt to occur and clear it.  <a href="#ga73fe4d0c29760be55306a8fc1f35161"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3c098a85435e55a8eff2561cbcd79a77">EDMA3_DRV_checkAndClearTcc</a> (EDMA3_DRV_Handle hEdma, unsigned int tccNo, unsigned short *tccStatus)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the status of a previously initiated transfer.  <a href="#g3c098a85435e55a8eff2561cbcd79a77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#gfeb7b2a17615b14bdac9b11af69e5142">EDMA3_DRV_getPaRAMPhyAddr</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int *paramPhyAddr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the PaRAM Set Physical Address associated with a logical channel.  <a href="#gfeb7b2a17615b14bdac9b11af69e5142"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g379162d6a5076160d4ed2e01ca8dcac6">EDMA3_DRV_Ioctl</a> (EDMA3_DRV_Handle hEdma, <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g8577940463f7ca5a8977b2fb65fae19a">EDMA3_DRV_IoctlCmd</a> cmd, void *cmdArg, void *param)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 Driver IOCTL.  <a href="#g379162d6a5076160d4ed2e01ca8dcac6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Handle&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g866c17eaf78a3e0ddc83a397b91fe850">EDMA3_DRV_getInstHandle</a> (unsigned int phyCtrllerInstId, EDMA3_RM_RegionId regionId, EDMA3_DRV_Result *errorCode)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the previously opened EDMA3 Driver Instance handle.  <a href="#g866c17eaf78a3e0ddc83a397b91fe850"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Transfer.<p>
The Optional EDMA transfer related Interface of the EDMA3 Driver <hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g8577940463f7ca5a8977b2fb65fae19a"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_IoctlCmd" ref="g8577940463f7ca5a8977b2fb65fae19a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g8577940463f7ca5a8977b2fb65fae19a">EDMA3_DRV_IoctlCmd</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver IOCTL commands. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg8577940463f7ca5a8977b2fb65fae19ac79f621f036d0e97746c5776ccc18a2e"></a><!-- doxytag: member="EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION" ref="gg8577940463f7ca5a8977b2fb65fae19ac79f621f036d0e97746c5776ccc18a2e" args="" -->EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION</em>&nbsp;</td><td>
PaRAM Sets will be cleared OR will not be cleared during allocation, depending upon this option.<p>
For e.g., To clear the PaRAM Sets during allocation, cmdArg = (void *)1;<p>
To NOT clear the PaRAM Sets during allocation, cmdArg = (void *)0;<p>
For all other values, it will return error.<p>
By default, PaRAM Sets will be cleared during allocation. Note: Since this enum can change the behavior how the resources are initialized during their allocation, user is adviced to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use start allocating resources. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8577940463f7ca5a8977b2fb65fae19a9ef62634a561e221c136e62de9694f48"></a><!-- doxytag: member="EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION" ref="gg8577940463f7ca5a8977b2fb65fae19a9ef62634a561e221c136e62de9694f48" args="" -->EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION</em>&nbsp;</td><td>
To check whether PaRAM Sets will be cleared or not during allocation. If the value read is '1', it means that PaRAM Sets are getting cleared during allocation. If the value read is '0', it means that PaRAM Sets are NOT getting cleared during allocation.<p>
For e.g., unsigned short isParamClearingDone; cmdArg =  </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g82b01ec2292a13ad48a5bfcc724dfac6"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_PaRAMEntry" ref="g82b01ec2292a13ad48a5bfcc724dfac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PaRAM Set Entry type. 
<p>
Use this enum to set or get any of the 8 DWords(unsigned int) within a Parameter RAM set <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac65cb3c2eda075435c8f48ef685a28971b"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_OPT" ref="gg82b01ec2292a13ad48a5bfcc724dfac65cb3c2eda075435c8f48ef685a28971b" args="" -->EDMA3_DRV_PARAM_ENTRY_OPT</em>&nbsp;</td><td>
The OPT field (Offset Address 0x0 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac608d5dcf368b15427e1b63023be97c699"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_SRC" ref="gg82b01ec2292a13ad48a5bfcc724dfac608d5dcf368b15427e1b63023be97c699" args="" -->EDMA3_DRV_PARAM_ENTRY_SRC</em>&nbsp;</td><td>
The SRC field (Offset Address 0x4 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac680beff4474df6d7a8d217d86bd0faac9"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT" ref="gg82b01ec2292a13ad48a5bfcc724dfac680beff4474df6d7a8d217d86bd0faac9" args="" -->EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT</em>&nbsp;</td><td>
The (ACNT+BCNT) field (Offset Address 0x8 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac674640bb1fe574606fb7a0266e32c43fb"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_DST" ref="gg82b01ec2292a13ad48a5bfcc724dfac674640bb1fe574606fb7a0266e32c43fb" args="" -->EDMA3_DRV_PARAM_ENTRY_DST</em>&nbsp;</td><td>
The DST field (Offset Address 0xC Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac6d644f9995a90ea8a52c8c25a84550c64"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX" ref="gg82b01ec2292a13ad48a5bfcc724dfac6d644f9995a90ea8a52c8c25a84550c64" args="" -->EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</em>&nbsp;</td><td>
The (SRCBIDX+DSTBIDX) field (Offset Address 0x10 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac6360b634a41639c9f7ce60f402d346393"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD" ref="gg82b01ec2292a13ad48a5bfcc724dfac6360b634a41639c9f7ce60f402d346393" args="" -->EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD</em>&nbsp;</td><td>
The (LINK+BCNTRLD) field (Offset Address 0x14 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac603c6fd4b46aec54aee8f21ba515ff35b"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX" ref="gg82b01ec2292a13ad48a5bfcc724dfac603c6fd4b46aec54aee8f21ba515ff35b" args="" -->EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</em>&nbsp;</td><td>
The (SRCCIDX+DSTCIDX) field (Offset Address 0x18 Bytes) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg82b01ec2292a13ad48a5bfcc724dfac6e4ef2bad3f40788bfd46f198e646d3be"></a><!-- doxytag: member="EDMA3_DRV_PARAM_ENTRY_CCNT" ref="gg82b01ec2292a13ad48a5bfcc724dfac6e4ef2bad3f40788bfd46f198e646d3be" args="" -->EDMA3_DRV_PARAM_ENTRY_CCNT</em>&nbsp;</td><td>
The (CCNT+RSVD) field (Offset Address 0x1C Bytes) </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g3e31ba1b02dcbace3044c11c83ef5466"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_PaRAMField" ref="g3e31ba1b02dcbace3044c11c83ef5466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PaRAM Set Field type. 
<p>
Use this enum to set or get any of the PaRAM set fields <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef54664e5f6bbfb68c8a5981b321ea2c96400f"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_OPT" ref="gg3e31ba1b02dcbace3044c11c83ef54664e5f6bbfb68c8a5981b321ea2c96400f" args="" -->EDMA3_DRV_PARAM_FIELD_OPT</em>&nbsp;</td><td>
OPT field of PaRAM Set </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef5466ce688d06479875eed547e49c7c53a7dd"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_SRCADDR" ref="gg3e31ba1b02dcbace3044c11c83ef5466ce688d06479875eed547e49c7c53a7dd" args="" -->EDMA3_DRV_PARAM_FIELD_SRCADDR</em>&nbsp;</td><td>
Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef5466331bd6b991f25211c9e330dca0df0f9c"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_ACNT" ref="gg3e31ba1b02dcbace3044c11c83ef5466331bd6b991f25211c9e330dca0df0f9c" args="" -->EDMA3_DRV_PARAM_FIELD_ACNT</em>&nbsp;</td><td>
Number of bytes in each Array (ACNT). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef54666b1fa5f67bb599bcb53511d709f4b0b4"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_BCNT" ref="gg3e31ba1b02dcbace3044c11c83ef54666b1fa5f67bb599bcb53511d709f4b0b4" args="" -->EDMA3_DRV_PARAM_FIELD_BCNT</em>&nbsp;</td><td>
Number of Arrays in each Frame (BCNT). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef5466ac116996738f643163f45ae1472aa84b"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_DESTADDR" ref="gg3e31ba1b02dcbace3044c11c83ef5466ac116996738f643163f45ae1472aa84b" args="" -->EDMA3_DRV_PARAM_FIELD_DESTADDR</em>&nbsp;</td><td>
Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef546660a6dbf01d64675758281d3ac8d30791"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_SRCBIDX" ref="gg3e31ba1b02dcbace3044c11c83ef546660a6dbf01d64675758281d3ac8d30791" args="" -->EDMA3_DRV_PARAM_FIELD_SRCBIDX</em>&nbsp;</td><td>
Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef5466e1e0807fd4f93c272585e417136ece9d"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_DESTBIDX" ref="gg3e31ba1b02dcbace3044c11c83ef5466e1e0807fd4f93c272585e417136ece9d" args="" -->EDMA3_DRV_PARAM_FIELD_DESTBIDX</em>&nbsp;</td><td>
Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef546699f25744315b46aa4de1e11011f9d334"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_LINKADDR" ref="gg3e31ba1b02dcbace3044c11c83ef546699f25744315b46aa4de1e11011f9d334" args="" -->EDMA3_DRV_PARAM_FIELD_LINKADDR</em>&nbsp;</td><td>
Address for linking (AutoReloading of a PaRAM Set) This must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef546610933409050bda13b4650123a9fed111"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_BCNTRELOAD" ref="gg3e31ba1b02dcbace3044c11c83ef546610933409050bda13b4650123a9fed111" args="" -->EDMA3_DRV_PARAM_FIELD_BCNTRELOAD</em>&nbsp;</td><td>
Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef546601814312c8c7dd46d18c3d315fad737f"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_SRCCIDX" ref="gg3e31ba1b02dcbace3044c11c83ef546601814312c8c7dd46d18c3d315fad737f" args="" -->EDMA3_DRV_PARAM_FIELD_SRCCIDX</em>&nbsp;</td><td>
Index between consecutive frames of a Source Block (SRCCIDX). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef54664be8857b84549ceb9ae2f533f8db3923"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_DESTCIDX" ref="gg3e31ba1b02dcbace3044c11c83ef54664be8857b84549ceb9ae2f533f8db3923" args="" -->EDMA3_DRV_PARAM_FIELD_DESTCIDX</em>&nbsp;</td><td>
Index between consecutive frames of a Dest Block (DSTCIDX). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3e31ba1b02dcbace3044c11c83ef5466ffd4ae69a7feb876b6b4aa40d5099017"></a><!-- doxytag: member="EDMA3_DRV_PARAM_FIELD_CCNT" ref="gg3e31ba1b02dcbace3044c11c83ef5466ffd4ae69a7feb876b6b4aa40d5099017" args="" -->EDMA3_DRV_PARAM_FIELD_CCNT</em>&nbsp;</td><td>
Number of Frames in a block (CCNT). </td></tr>
</table>
</dl>

</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="g3c098a85435e55a8eff2561cbcd79a77"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_checkAndClearTcc" ref="g3c098a85435e55a8eff2561cbcd79a77" args="(EDMA3_DRV_Handle hEdma, unsigned int tccNo, unsigned short *tccStatus)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_checkAndClearTcc           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>tccNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned short *&nbsp;</td>
          <td class="paramname"> <em>tccStatus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the status of a previously initiated transfer. 
<p>
This is a non-blocking function that returns the status of a previously initiated transfer, based on the IPR/IPRH bit. This bit corresponds to the tccNo specified by the user. It clears the corresponding bit, if SET, while returning also.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tccNo</em>&nbsp;</td><td>[IN] TCC, specific to which the function checks the status of the IPR/IPRH bit. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tccStatus</em>&nbsp;</td><td>[IN/OUT] Status of the transfer is returned here. Returns "TRUE" if the transfer has completed (IPR/IPRH bit SET), "FALSE" if the transfer has not completed successfully (IPR/IPRH bit NOT SET).</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for different tccNo. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00540">EDMA3_DRV_GblConfigParams::numTccs</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00284">EDMA3_DRV_Instance::regionId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g297f964f8fa3df44683e1bdedd56d928"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getCCRegister" ref="g297f964f8fa3df44683e1bdedd56d928" args="(EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int *regValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getCCRegister           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>regOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>regValue</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the Channel Controller (CC) Register value. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>regOffset</em>&nbsp;</td><td>[IN] CC Register offset whose value is needed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>regValue</em>&nbsp;</td><td>[IN/OUT] CC Register Value</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, and <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>.</p>

</div>
</div><p>
<a class="anchor" name="g866c17eaf78a3e0ddc83a397b91fe850"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getInstHandle" ref="g866c17eaf78a3e0ddc83a397b91fe850" args="(unsigned int phyCtrllerInstId, EDMA3_RM_RegionId regionId, EDMA3_DRV_Result *errorCode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Handle EDMA3_DRV_getInstHandle           </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>phyCtrllerInstId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">EDMA3_RM_RegionId&nbsp;</td>
          <td class="paramname"> <em>regionId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">EDMA3_DRV_Result *&nbsp;</td>
          <td class="paramname"> <em>errorCode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return the previously opened EDMA3 Driver Instance handle. 
<p>
This API is used to return the previously opened EDMA3 Driver's Instance Handle (region specific), which could be used to call other EDMA3 Driver APIs. Since EDMA3 Driver does not allow multiple instances, for a single shadow region, this API is provided. This API is meant for users who DO NOT want to / could not open a new Driver Instance and hence re-use the existing Driver Instance to allocate EDMA3 resources and use various other EDMA3 Driver APIs.<p>
In case the Driver Instance is not yet opened, NULL is returned as the function return value whereas EDMA3_DRV_E_INST_NOT_OPENED is returned in the errorCode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>phyCtrllerInstId</em>&nbsp;</td><td>[IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>regionId</em>&nbsp;</td><td>[IN] Shadow Region id for which the previously opened driver's instance handle is required. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>errorCode</em>&nbsp;</td><td>[OUT] Error code while returning Driver Instance Handle.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_Handle : If successful, this API will return the driver's instance handle.</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>1) This API returns the previously opened EDMA3 Driver's Instance handle. The instance, if exists, could have been opened by some other user (most probably) or may be by the same user calling this API. If it was opened by some other user, then that user can very well close this instance anytime, without even knowing that the same instance handle is being used by other users as well. In that case, the handle becomes INVALID and user has to open a valid driver instance for his/her use.</dd></dl>
2) This function is re-entrant. 
<p>References <a class="el" href="edma3__drv_8h_source.html#l00484">EDMA3_DRV_E_INST_NOT_OPENED</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00554">EDMA3_DRV_GblConfigParams::numRegions</a>, and <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2058b44b471c44d001035e1a38fd06d"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getMapChToEvtQ" ref="gb2058b44b471c44d001035e1a38fd06d" args="(EDMA3_DRV_Handle hEdma, unsigned int channelId, unsigned int *mappedEvtQ)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getMapChToEvtQ           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>channelId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>mappedEvtQ</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the Event Queue mapped to the specified DMA/QDMA channel. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>channelId</em>&nbsp;</td><td>[IN] Logical Channel whose associated Event Queue is needed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mappedEvtQ</em>&nbsp;</td><td>[IN/OUT] The Event Queue which is mapped to the DMA/QDMA channel</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00143">EDMA3_DRV_DMAQNUM_CLR_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00147">EDMA3_DRV_QDMAQNUM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, and <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>.</p>

</div>
</div><p>
<a class="anchor" name="g437d851ec0eb6c05bb118886ee5c17f2"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getPaRAM" ref="g437d851ec0eb6c05bb118886ee5c17f2" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMRegs *currPaRAM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getPaRAM           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html">EDMA3_DRV_PaRAMRegs</a> *&nbsp;</td>
          <td class="paramname"> <em>currPaRAM</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Instance object </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel whose PaRAM set is requested </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>currPaRAM</em>&nbsp;</td><td>[IN/OUT] User gets the existing PaRAM here</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g443b63758caa5383ef0f9f66b29fb5e8"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getPaRAMEntry" ref="g443b63758caa5383ef0f9f66b29fb5e8" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMEntry paRAMEntry, unsigned int *paRAMEntryVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getPaRAMEntry           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a>&nbsp;</td>
          <td class="paramname"> <em>paRAMEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>paRAMEntryVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get a particular PaRAM set entry of the specified PaRAM set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel bound to the Parameter RAM set whose specified field value is needed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paRAMEntry</em>&nbsp;</td><td>[IN] Specify the PaRAM set entry which needs to be obtained </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paRAMEntryVal</em>&nbsp;</td><td>[IN/OUT] The value of the field is returned here</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02279">EDMA3_DRV_PARAM_ENTRY_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02244">EDMA3_DRV_PARAM_ENTRY_OPT</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1254ca24861fd4b580010f118f093b51"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getPaRAMField" ref="g1254ca24861fd4b580010f118f093b51" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMField paRAMField, unsigned int *currPaRAMFieldVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getPaRAMField           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a>&nbsp;</td>
          <td class="paramname"> <em>paRAMField</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>currPaRAMFieldVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get a particular PaRAM set field of the specified PaRAM set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel bound to the PaRAM set whose specified field value is needed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paRAMField</em>&nbsp;</td><td>[IN] Specify the PaRAM set field which needs to be obtained </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>currPaRAMFieldVal</em>&nbsp;</td><td>[IN/OUT] The value of the field is returned here</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02254">EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02279">EDMA3_DRV_PARAM_ENTRY_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02259">EDMA3_DRV_PARAM_ENTRY_DST</a>, <a class="el" href="edma3__drv_8h_source.html#l02269">EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD</a>, <a class="el" href="edma3__drv_8h_source.html#l02244">EDMA3_DRV_PARAM_ENTRY_OPT</a>, <a class="el" href="edma3__drv_8h_source.html#l02249">EDMA3_DRV_PARAM_ENTRY_SRC</a>, <a class="el" href="edma3__drv_8h_source.html#l02264">EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02274">EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02303">EDMA3_DRV_PARAM_FIELD_ACNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02308">EDMA3_DRV_PARAM_FIELD_BCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02343">EDMA3_DRV_PARAM_FIELD_BCNTRELOAD</a>, <a class="el" href="edma3__drv_8h_source.html#l02358">EDMA3_DRV_PARAM_FIELD_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02314">EDMA3_DRV_PARAM_FIELD_DESTADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02328">EDMA3_DRV_PARAM_FIELD_DESTBIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02353">EDMA3_DRV_PARAM_FIELD_DESTCIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02337">EDMA3_DRV_PARAM_FIELD_LINKADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02292">EDMA3_DRV_PARAM_FIELD_OPT</a>, <a class="el" href="edma3__drv_8h_source.html#l02298">EDMA3_DRV_PARAM_FIELD_SRCADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02321">EDMA3_DRV_PARAM_FIELD_SRCBIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02348">EDMA3_DRV_PARAM_FIELD_SRCCIDX</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfeb7b2a17615b14bdac9b11af69e5142"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getPaRAMPhyAddr" ref="gfeb7b2a17615b14bdac9b11af69e5142" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int *paramPhyAddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getPaRAMPhyAddr           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>paramPhyAddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the PaRAM Set Physical Address associated with a logical channel. 
<p>
This function returns the PaRAM Set Phy Address (unsigned 32 bits). The returned address could be used by the advanced users to program the PaRAM Set directly without using any APIs.<p>
Least significant 16 bits of this address could be used to program the LINK field in the PaRAM Set. Users which program the LINK field directly SHOULD use this API to get the associated PaRAM Set address with the LINK channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which the PaRAM set physical address is required </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paramPhyAddr</em>&nbsp;</td><td>[IN/OUT] PaRAM Set physical address is returned here.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g379162d6a5076160d4ed2e01ca8dcac6"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_Ioctl" ref="g379162d6a5076160d4ed2e01ca8dcac6" args="(EDMA3_DRV_Handle hEdma, EDMA3_DRV_IoctlCmd cmd, void *cmdArg, void *param)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_Ioctl           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g8577940463f7ca5a8977b2fb65fae19a">EDMA3_DRV_IoctlCmd</a>&nbsp;</td>
          <td class="paramname"> <em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>cmdArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>param</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 Driver IOCTL. 
<p>
This function provides IOCTL functionality for EDMA3 Driver.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cmd</em>&nbsp;</td><td>[IN] IOCTL command to be performed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cmdArg</em>&nbsp;</td><td>[IN/OUT] IOCTL command argument (if any) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>param</em>&nbsp;</td><td>[IN/OUT] Device/Cmd specific argument</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>For 'EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION', this function is re-entrant. For 'EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION', this function is re-entrant for different EDMA3 Driver Instances (handles).</dd></dl>
This function provides IOCTL functionality for EDMA3 Driver.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cmd</em>&nbsp;</td><td>[IN] IOCTL command to be performed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cmdArg</em>&nbsp;</td><td>[IN/OUT] IOCTL command argument (if any) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>param</em>&nbsp;</td><td>[IN/OUT] Device/Cmd specific argument</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3__drv_8h_source.html#l02918">EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION</a>, <a class="el" href="edma3__drv_8h_source.html#l02904">EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION</a>, and <a class="el" href="edma3_8h_source.html#l00317">EDMA3_DRV_Instance::resMgrInstance</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4419ae8ba6468ec35090e2717a28f958"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_mapChToEvtQ" ref="g4419ae8ba6468ec35090e2717a28f958" args="(EDMA3_DRV_Handle hEdma, unsigned int channelId, EDMA3_RM_EventQueue eventQ)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_mapChToEvtQ           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>channelId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">EDMA3_RM_EventQueue&nbsp;</td>
          <td class="paramname"> <em>eventQ</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Associate Channel to Event Queue. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>channelId</em>&nbsp;</td><td>[IN] Logical Channel to which the Event Queue is to be mapped </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>eventQ</em>&nbsp;</td><td>[IN] The Event Queue which is to be mapped to the DMA channel</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>There should not be any data transfer going on while setting the mapping. Results could be unpredictable.</dd></dl>
This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant. 
<p>References <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00143">EDMA3_DRV_DMAQNUM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00145">EDMA3_DRV_DMAQNUM_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00147">EDMA3_DRV_QDMAQNUM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00149">EDMA3_DRV_QDMAQNUM_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00546">EDMA3_DRV_GblConfigParams::numEvtQueue</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2574c3da30322981b763e54dd1ea7fb2"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setCCRegister" ref="g2574c3da30322981b763e54dd1ea7fb2" args="(EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int newRegValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setCCRegister           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>regOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>newRegValue</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the Channel Controller (CC) Register value. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>regOffset</em>&nbsp;</td><td>[IN] CC Register offset whose value needs to be set </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>newRegValue</em>&nbsp;</td><td>[IN] New CC Register Value</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is non re-entrant for users using the same EDMA handle i.e. working on the same shadow region. Before modifying a register, it tries to acquire a semaphore (Driver instance specific), to protect simultaneous modification of the same register by two different users. After the successful change, it releases the semaphore. For users working on different shadow regions, thus different EDMA handles, this function is re-entrant. </dd></dl>

<p>
Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
<p>References <a class="el" href="edma3_8h_source.html#l00302">EDMA3_DRV_Instance::drvSemHandle</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, and <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6a6c40cddb7bb7bc74635e104757e225"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setEvtQPriority" ref="g6a6c40cddb7bb7bc74635e104757e225" args="(EDMA3_DRV_Handle hEdma, const EDMA3_DRV_EvtQuePriority *evtQPriObj)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setEvtQPriority           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structEDMA3__DRV__EvtQuePriority.html">EDMA3_DRV_EvtQuePriority</a> *&nbsp;</td>
          <td class="paramname"> <em>evtQPriObj</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sets EDMA TC priority. 
<p>
User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs (Transfer Ctrllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc)<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>evtQPriObj</em>&nbsp;</td><td>[IN] Priority of the Event Queues</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00184">EDMA3_DRV_QPRIORITY_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02524">EDMA3_DRV_EvtQuePriority::evtQPri</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77841fc83e3876a3014963404cfc08ba"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setPaRAM" ref="g77841fc83e3876a3014963404cfc08ba" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, const EDMA3_DRV_PaRAMRegs *newPaRAM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setPaRAM           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structEDMA3__DRV__PaRAMRegs.html">EDMA3_DRV_PaRAMRegs</a> *&nbsp;</td>
          <td class="paramname"> <em>newPaRAM</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). 
<p>
This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.<p>
Caution: It should be used carefully when programming the QDMA channels whose trigger words are not CCNT field.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Instance object </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which new PaRAM set is specified </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>newPaRAM</em>&nbsp;</td><td>[IN] Parameter RAM set to be copied onto existing PaRAM</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g83bcb5bc4e319fd6e78466ab5df5c0ac"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setPaRAMEntry" ref="g83bcb5bc4e319fd6e78466ab5df5c0ac" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMEntry paRAMEntry, unsigned int newPaRAMEntryVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setPaRAMEntry           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g82b01ec2292a13ad48a5bfcc724dfac6">EDMA3_DRV_PaRAMEntry</a>&nbsp;</td>
          <td class="paramname"> <em>paRAMEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>newPaRAMEntryVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set a particular PaRAM set entry of the specified PaRAM set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be set </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paRAMEntry</em>&nbsp;</td><td>[IN] Specify the PaRAM set entry which needs to be set </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>newPaRAMEntryVal</em>&nbsp;</td><td>[IN] The new field setting</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This API should be used while setting the PaRAM set entry for QDMA channels. If EDMA3_DRV_setPaRAMField () used, it will trigger the QDMA channel before complete PaRAM set entry is written. For DMA channels, no such constraint is there.</dd></dl>
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02279">EDMA3_DRV_PARAM_ENTRY_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02244">EDMA3_DRV_PARAM_ENTRY_OPT</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g41151895e480b66bf320ec662506f078"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setPaRAMField" ref="g41151895e480b66bf320ec662506f078" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMField paRAMField, unsigned int newPaRAMFieldVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setPaRAMField           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupOpt.html#g3e31ba1b02dcbace3044c11c83ef5466">EDMA3_DRV_PaRAMField</a>&nbsp;</td>
          <td class="paramname"> <em>paRAMField</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>newPaRAMFieldVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set a particular PaRAM set field of the specified PaRAM set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel bound to the PaRAM set whose specified field needs to be set </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paRAMField</em>&nbsp;</td><td>[IN] Specify the PaRAM set field which needs to be set </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>newPaRAMFieldVal</em>&nbsp;</td><td>[IN] The new field setting</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This API CANNOT be used while setting the PaRAM set field for QDMA channels. It can trigger the QDMA channel before complete PaRAM set ENTRY (4-bytes field) is written (for eg, as soon one sets the ACNT field for QDMA channel, transfer is started, before one modifies the BCNT field). For DMA channels, no such constraint is there.</dd></dl>
This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. 
<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02254">EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02279">EDMA3_DRV_PARAM_ENTRY_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02259">EDMA3_DRV_PARAM_ENTRY_DST</a>, <a class="el" href="edma3__drv_8h_source.html#l02269">EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD</a>, <a class="el" href="edma3__drv_8h_source.html#l02244">EDMA3_DRV_PARAM_ENTRY_OPT</a>, <a class="el" href="edma3__drv_8h_source.html#l02249">EDMA3_DRV_PARAM_ENTRY_SRC</a>, <a class="el" href="edma3__drv_8h_source.html#l02264">EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02274">EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02303">EDMA3_DRV_PARAM_FIELD_ACNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02308">EDMA3_DRV_PARAM_FIELD_BCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02343">EDMA3_DRV_PARAM_FIELD_BCNTRELOAD</a>, <a class="el" href="edma3__drv_8h_source.html#l02358">EDMA3_DRV_PARAM_FIELD_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02314">EDMA3_DRV_PARAM_FIELD_DESTADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02328">EDMA3_DRV_PARAM_FIELD_DESTBIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02353">EDMA3_DRV_PARAM_FIELD_DESTCIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02337">EDMA3_DRV_PARAM_FIELD_LINKADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02292">EDMA3_DRV_PARAM_FIELD_OPT</a>, <a class="el" href="edma3__drv_8h_source.html#l02298">EDMA3_DRV_PARAM_FIELD_SRCADDR</a>, <a class="el" href="edma3__drv_8h_source.html#l02321">EDMA3_DRV_PARAM_FIELD_SRCBIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02348">EDMA3_DRV_PARAM_FIELD_SRCCIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l01179">EDMA3_DRV_QDMA_CHANNEL_0</a>, <a class="el" href="edma3__drv_8h_source.html#l01193">EDMA3_DRV_QDMA_CHANNEL_7</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g669ea0f2097604af17b9213a28985191"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setQdmaTrigWord" ref="g669ea0f2097604af17b9213a28985191" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_RM_QdmaTrigWord trigWord)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setQdmaTrigWord           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">EDMA3_RM_QdmaTrigWord&nbsp;</td>
          <td class="paramname"> <em>trigWord</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Assign a Trigger Word to the specified QDMA channel. 
<p>
This API sets the Trigger word for the specific QDMA channel in the QCHMAP Register. Default QDMA trigger word is CCNT.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Instance object </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] QDMA Channel which needs to be assigned the Trigger Word </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigWord</em>&nbsp;</td><td>[IN] The Trigger Word for the QDMA channel. Trigger Word is the word in the PaRAM Register Set which, when written to by CPU, will start the QDMA transfer automatically.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00154">EDMA3_DRV_QCH_TRWORD_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00156">EDMA3_DRV_QCH_TRWORD_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, and <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga73fe4d0c29760be55306a8fc1f35161"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_waitAndClearTcc" ref="ga73fe4d0c29760be55306a8fc1f35161" args="(EDMA3_DRV_Handle hEdma, unsigned int tccNo)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_waitAndClearTcc           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>tccNo</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Wait for a transfer completion interrupt to occur and clear it. 
<p>
This is a blocking function that returns when the IPR/IPRH bit corresponding to the tccNo specified, is SET. It clears the corresponding bit while returning also.<p>
This function waits for the specific bit indefinitely in a tight loop, with out any delay in between. USE IT CAUTIOUSLY.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tccNo</em>&nbsp;</td><td>[IN] TCC, specific to which the function waits on a IPR/IPRH bit.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for different tccNo. </dd></dl>

<p>
Bit found SET, transfer is completed, clear the pending interrupt and return.<p>
Bit found SET, transfer is completed, clear the pending interrupt and return.
<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00540">EDMA3_DRV_GblConfigParams::numTccs</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00284">EDMA3_DRV_Instance::regionId</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jul 7 19:18:48 2009 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
